
stm32-speech-recognition-and-traduction.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016c78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00049228  08016e20  08016e20  00026e20  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08060048  08060048  000810b8  2**0
                  CONTENTS
  4 .ARM          00000008  08060048  08060048  00070048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08060050  08060050  000810b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08060050  08060050  00070050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08060054  08060054  00070054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000010b8  20000000  08060058  00080000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012c68  200010b8  08061110  000810b8  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20013d20  08061110  00083d20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000810b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002db44  00000000  00000000  000810e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005960  00000000  00000000  000aec2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  000b4590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001220  00000000  00000000  000b59f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028842  00000000  00000000  000b6c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022e9e  00000000  00000000  000df452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddb50  00000000  00000000  001022f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000014d  00000000  00000000  001dfe40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ab4  00000000  00000000  001dff90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  001e6a44  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001e6b10  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200010b8 	.word	0x200010b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08016df0 	.word	0x08016df0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200010bc 	.word	0x200010bc
 80001cc:	08016df0 	.word	0x08016df0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <audio_record>:
 *
 * @param  None
 *
 * @retval None
 */
void audio_record(void) {
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
	dma_transfer_state = OFFSET_NONE;
 8001010:	4b3f      	ldr	r3, [pc, #252]	; (8001110 <audio_record+0x104>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]

	/* Initialize audio peripheral */
	if (BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ,
 8001016:	2201      	movs	r2, #1
 8001018:	2110      	movs	r1, #16
 800101a:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 800101e:	f001 fbff 	bl	8002820 <BSP_AUDIO_IN_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <audio_record+0x20>
	DEFAULT_AUDIO_IN_BIT_RESOLUTION,
	DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK) {
		Error_Handler();
 8001028:	f001 f860 	bl	80020ec <Error_Handler>
	}

	/* Start the audio input record */
	if (BSP_AUDIO_IN_Record((uint16_t*) &pdm_buffer[0],
 800102c:	2180      	movs	r1, #128	; 0x80
 800102e:	4839      	ldr	r0, [pc, #228]	; (8001114 <audio_record+0x108>)
 8001030:	f001 fc20 	bl	8002874 <BSP_AUDIO_IN_Record>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <audio_record+0x32>
	PDM_BUFFER_SIZE) != AUDIO_OK) {
		Error_Handler();
 800103a:	f001 f857 	bl	80020ec <Error_Handler>
	}

	data_ready = 0;
 800103e:	4b36      	ldr	r3, [pc, #216]	; (8001118 <audio_record+0x10c>)
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]

	/* Wait for the data to be ready in the PCM form */
	while (data_ready != 1) {
 8001044:	e056      	b.n	80010f4 <audio_record+0xe8>
		if (dma_transfer_state == OFFSET_HALF) {
 8001046:	4b32      	ldr	r3, [pc, #200]	; (8001110 <audio_record+0x104>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d12a      	bne.n	80010a4 <audio_record+0x98>
			/* PDM to PCM data conversion */
			BSP_AUDIO_IN_PDMToPCM((uint16_t*) &pdm_buffer[0],
 800104e:	4933      	ldr	r1, [pc, #204]	; (800111c <audio_record+0x110>)
 8001050:	4830      	ldr	r0, [pc, #192]	; (8001114 <audio_record+0x108>)
 8001052:	f001 fc39 	bl	80028c8 <BSP_AUDIO_IN_PDMToPCM>

			/* Copy of PCM data into the final buffer. It copies PCM_OUT_SIZE * 2
			 * because they are uint16_t, which are 2 bytes long and memcpy
			 * expects a size in bytes.
			 */
			memcpy((uint16_t*) &pcm_buffer[pcm_offset * PCM_OUT_SIZE],
 8001056:	4b32      	ldr	r3, [pc, #200]	; (8001120 <audio_record+0x114>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800105e:	fb02 f303 	mul.w	r3, r2, r3
 8001062:	4a30      	ldr	r2, [pc, #192]	; (8001124 <audio_record+0x118>)
 8001064:	fba2 2303 	umull	r2, r3, r2, r3
 8001068:	099b      	lsrs	r3, r3, #6
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	4a2e      	ldr	r2, [pc, #184]	; (8001128 <audio_record+0x11c>)
 800106e:	4413      	add	r3, r2
 8001070:	2220      	movs	r2, #32
 8001072:	492a      	ldr	r1, [pc, #168]	; (800111c <audio_record+0x110>)
 8001074:	4618      	mov	r0, r3
 8001076:	f00f fa17 	bl	80104a8 <memcpy>
					pdmtopcm_buffer,
					PCM_OUT_SIZE * 2);

			dma_transfer_state = OFFSET_NONE;
 800107a:	4b25      	ldr	r3, [pc, #148]	; (8001110 <audio_record+0x104>)
 800107c:	2200      	movs	r2, #0
 800107e:	701a      	strb	r2, [r3, #0]

			/* if the buffer is full, audio acquisition is done */
			if (pcm_offset == (PCM_BUFFER_SIZE / (PCM_OUT_SIZE)) - 1) {
 8001080:	4b27      	ldr	r3, [pc, #156]	; (8001120 <audio_record+0x114>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8001088:	4293      	cmp	r3, r2
 800108a:	d106      	bne.n	800109a <audio_record+0x8e>
				data_ready = 1;
 800108c:	4b22      	ldr	r3, [pc, #136]	; (8001118 <audio_record+0x10c>)
 800108e:	2201      	movs	r2, #1
 8001090:	601a      	str	r2, [r3, #0]
				pcm_offset = 0;
 8001092:	4b23      	ldr	r3, [pc, #140]	; (8001120 <audio_record+0x114>)
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	e004      	b.n	80010a4 <audio_record+0x98>
			} else {
				pcm_offset++;
 800109a:	4b21      	ldr	r3, [pc, #132]	; (8001120 <audio_record+0x114>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	4a1f      	ldr	r2, [pc, #124]	; (8001120 <audio_record+0x114>)
 80010a2:	6013      	str	r3, [r2, #0]
			}

		}

		if (dma_transfer_state == OFFSET_FULL) {
 80010a4:	4b1a      	ldr	r3, [pc, #104]	; (8001110 <audio_record+0x104>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d123      	bne.n	80010f4 <audio_record+0xe8>
			/* PDM to PCM data convert */
			BSP_AUDIO_IN_PDMToPCM((uint16_t*) &pdm_buffer[PDM_BUFFER_SIZE / 2],
 80010ac:	491b      	ldr	r1, [pc, #108]	; (800111c <audio_record+0x110>)
 80010ae:	481f      	ldr	r0, [pc, #124]	; (800112c <audio_record+0x120>)
 80010b0:	f001 fc0a 	bl	80028c8 <BSP_AUDIO_IN_PDMToPCM>

			/* Copy of PCM data into the final buffer. It copies PCM_OUT_SIZE * 2
			 * because they are uint16_t, which are 2 bytes long and memcpy
			 * expects a size in bytes.
			 */
			memcpy((uint16_t*) &pcm_buffer[pcm_offset * (PCM_OUT_SIZE)],
 80010b4:	4b1a      	ldr	r3, [pc, #104]	; (8001120 <audio_record+0x114>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	011b      	lsls	r3, r3, #4
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	4a1a      	ldr	r2, [pc, #104]	; (8001128 <audio_record+0x11c>)
 80010be:	4413      	add	r3, r2
 80010c0:	2220      	movs	r2, #32
 80010c2:	4916      	ldr	r1, [pc, #88]	; (800111c <audio_record+0x110>)
 80010c4:	4618      	mov	r0, r3
 80010c6:	f00f f9ef 	bl	80104a8 <memcpy>
					pdmtopcm_buffer,
					PCM_OUT_SIZE * 2);

			dma_transfer_state = OFFSET_NONE;
 80010ca:	4b11      	ldr	r3, [pc, #68]	; (8001110 <audio_record+0x104>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]

			/* if the buffer is full, audio acquisition is done */
			if (pcm_offset == (PCM_BUFFER_SIZE / (PCM_OUT_SIZE)) - 1) {
 80010d0:	4b13      	ldr	r3, [pc, #76]	; (8001120 <audio_record+0x114>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80010d8:	4293      	cmp	r3, r2
 80010da:	d106      	bne.n	80010ea <audio_record+0xde>
				data_ready = 1;
 80010dc:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <audio_record+0x10c>)
 80010de:	2201      	movs	r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
				pcm_offset = 0;
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <audio_record+0x114>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	e004      	b.n	80010f4 <audio_record+0xe8>
			} else {
				pcm_offset++;
 80010ea:	4b0d      	ldr	r3, [pc, #52]	; (8001120 <audio_record+0x114>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	4a0b      	ldr	r2, [pc, #44]	; (8001120 <audio_record+0x114>)
 80010f2:	6013      	str	r3, [r2, #0]
	while (data_ready != 1) {
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <audio_record+0x10c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d1a4      	bne.n	8001046 <audio_record+0x3a>
			}
		}
	}

	/* Stop audio record */
	if (BSP_AUDIO_IN_Stop() != AUDIO_OK) {
 80010fc:	f001 fbd2 	bl	80028a4 <BSP_AUDIO_IN_Stop>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <audio_record+0xfe>
		Error_Handler();
 8001106:	f000 fff1 	bl	80020ec <Error_Handler>
	}
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	2000132c 	.word	0x2000132c
 8001114:	200010f8 	.word	0x200010f8
 8001118:	200011fc 	.word	0x200011fc
 800111c:	200010d8 	.word	0x200010d8
 8001120:	200011f8 	.word	0x200011f8
 8001124:	10624dd3 	.word	0x10624dd3
 8001128:	20001330 	.word	0x20001330
 800112c:	20001178 	.word	0x20001178

08001130 <BSP_AUDIO_IN_TransferComplete_CallBack>:
/**
 * @brief Manages the DMA Transfer complete interrupt
 * @param  None
 * @retval None
 */
void BSP_AUDIO_IN_TransferComplete_CallBack(void) {
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
	dma_transfer_state = OFFSET_FULL;
 8001134:	4b03      	ldr	r3, [pc, #12]	; (8001144 <BSP_AUDIO_IN_TransferComplete_CallBack+0x14>)
 8001136:	2202      	movs	r2, #2
 8001138:	701a      	strb	r2, [r3, #0]
}
 800113a:	bf00      	nop
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	2000132c 	.word	0x2000132c

08001148 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
 * @brief  Manages the DMA Half Transfer complete interrupt
 * @param  None
 * @retval None
 */
void BSP_AUDIO_IN_HalfTransfer_CallBack(void) {
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
	dma_transfer_state = OFFSET_HALF;
 800114c:	4b03      	ldr	r3, [pc, #12]	; (800115c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x14>)
 800114e:	2201      	movs	r2, #1
 8001150:	701a      	strb	r2, [r3, #0]
}
 8001152:	bf00      	nop
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	2000132c 	.word	0x2000132c

08001160 <BSP_AUDIO_IN_Error_Callback>:
/**
 * @brief  Audio IN Error callback function
 * @param  pData
 * @retval None
 */
void BSP_AUDIO_IN_Error_Callback(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
	Error_Handler();
 8001164:	f000 ffc2 	bl	80020ec <Error_Handler>
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}

0800116c <argmax>:
 * @param  arr   output array of neural network predictions
 * @param  size  arr size. It must be positive and less than `DICTIONARY_SIZE`
 *
 * @retval idx:  arr maximum value index
 */
uint8_t argmax(const ai_float arr[], uint8_t size) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	460b      	mov	r3, r1
 8001176:	70fb      	strb	r3, [r7, #3]
	assert(size > 0 && size <= DICTIONARY_SIZE);
 8001178:	78fb      	ldrb	r3, [r7, #3]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d002      	beq.n	8001184 <argmax+0x18>
 800117e:	78fb      	ldrb	r3, [r7, #3]
 8001180:	2b26      	cmp	r3, #38	; 0x26
 8001182:	d905      	bls.n	8001190 <argmax+0x24>
 8001184:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <argmax+0x74>)
 8001186:	4a17      	ldr	r2, [pc, #92]	; (80011e4 <argmax+0x78>)
 8001188:	2154      	movs	r1, #84	; 0x54
 800118a:	4817      	ldr	r0, [pc, #92]	; (80011e8 <argmax+0x7c>)
 800118c:	f00f f92a 	bl	80103e4 <__assert_func>
	uint8_t idx = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	75fb      	strb	r3, [r7, #23]
	ai_float max = arr[0];
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	613b      	str	r3, [r7, #16]
	ai_float tmp;

	for (uint8_t i = 1; i < size; i++) {
 800119a:	2301      	movs	r3, #1
 800119c:	73fb      	strb	r3, [r7, #15]
 800119e:	e015      	b.n	80011cc <argmax+0x60>
		tmp = arr[i];
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	687a      	ldr	r2, [r7, #4]
 80011a6:	4413      	add	r3, r2
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	60bb      	str	r3, [r7, #8]
		if (tmp > max) {
 80011ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80011b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80011b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011bc:	dd03      	ble.n	80011c6 <argmax+0x5a>
			max = tmp;
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	613b      	str	r3, [r7, #16]
			idx = i;
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
 80011c4:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 1; i < size; i++) {
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	3301      	adds	r3, #1
 80011ca:	73fb      	strb	r3, [r7, #15]
 80011cc:	7bfa      	ldrb	r2, [r7, #15]
 80011ce:	78fb      	ldrb	r3, [r7, #3]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d3e5      	bcc.n	80011a0 <argmax+0x34>
		}
	}

	return idx;
 80011d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	08016e20 	.word	0x08016e20
 80011e4:	08017190 	.word	0x08017190
 80011e8:	08016e44 	.word	0x08016e44

080011ec <get_word>:
 *
 * @param  idx   word index. It must be less than `DICTIONARY_SIZE`
 *
 * @retval       the dictionary word corresponding to the input index
 */
char* get_word(uint8_t idx) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
	assert(idx < DICTIONARY_SIZE);
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	2b25      	cmp	r3, #37	; 0x25
 80011fa:	d905      	bls.n	8001208 <get_word+0x1c>
 80011fc:	4b06      	ldr	r3, [pc, #24]	; (8001218 <get_word+0x2c>)
 80011fe:	4a07      	ldr	r2, [pc, #28]	; (800121c <get_word+0x30>)
 8001200:	216d      	movs	r1, #109	; 0x6d
 8001202:	4807      	ldr	r0, [pc, #28]	; (8001220 <get_word+0x34>)
 8001204:	f00f f8ee 	bl	80103e4 <__assert_func>
	return dictionary[idx];
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	4a06      	ldr	r2, [pc, #24]	; (8001224 <get_word+0x38>)
 800120c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	08016e5c 	.word	0x08016e5c
 800121c:	08017198 	.word	0x08017198
 8001220:	08016e44 	.word	0x08016e44
 8001224:	20000400 	.word	0x20000400

08001228 <execution_time_init>:
 *
 * @param  None
 *
 * @retval None
 */
void execution_time_init(void) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
	uint32_t i;

	if (ARM_CM_DWT_CTRL != 0) {
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <execution_time_init+0x50>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00e      	beq.n	8001254 <execution_time_init+0x2c>
		ARM_CM_DEMCR |= 1 << 24; /* enable DWT and set bit 24 */
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <execution_time_init+0x54>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a10      	ldr	r2, [pc, #64]	; (800127c <execution_time_init+0x54>)
 800123c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001240:	6013      	str	r3, [r2, #0]
		ARM_CM_DWT_CYCCNT = 0; /* clear DWT cycle counter   */
 8001242:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <execution_time_init+0x58>)
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
		ARM_CM_DWT_CTRL |= 1; /* enable DWT cycle counter  */
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <execution_time_init+0x50>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a0a      	ldr	r2, [pc, #40]	; (8001278 <execution_time_init+0x50>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6013      	str	r3, [r2, #0]
	}

	for (i = 0; i < EXECUTION_TIME_MAX_SECTIONS; i++) {
 8001254:	2300      	movs	r3, #0
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	e005      	b.n	8001266 <execution_time_init+0x3e>
		execution_time_clear(i);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f000 f85e 	bl	800131c <execution_time_clear>
	for (i = 0; i < EXECUTION_TIME_MAX_SECTIONS; i++) {
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3301      	adds	r3, #1
 8001264:	607b      	str	r3, [r7, #4]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d9f6      	bls.n	800125a <execution_time_init+0x32>
	}
}
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	e0001000 	.word	0xe0001000
 800127c:	e000edfc 	.word	0xe000edfc
 8001280:	e0001004 	.word	0xe0001004

08001284 <execution_time_start>:
 * @param  i   number of the code block to measure. It must be less than
 * 			   `EXECUTION_TIME_MAX_SECTIONS`.
 *
 * @retval None
 */
void execution_time_start(uint32_t i) {
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
	if (i < EXECUTION_TIME_MAX_SECTIONS)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b02      	cmp	r3, #2
 8001290:	d806      	bhi.n	80012a0 <execution_time_start+0x1c>
		time_statistics_blocks[i].start = ARM_CM_DWT_CYCCNT;
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <execution_time_start+0x28>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	4906      	ldr	r1, [pc, #24]	; (80012b0 <execution_time_start+0x2c>)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	011b      	lsls	r3, r3, #4
 800129c:	440b      	add	r3, r1
 800129e:	601a      	str	r2, [r3, #0]
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	e0001004 	.word	0xe0001004
 80012b0:	20009310 	.word	0x20009310

080012b4 <execution_time_stop>:
 * @param  i   number of the code block to measure. It must be less than
 * 			   `EXECUTION_TIME_MAX_SECTIONS`.
 *
 * @retval None
 */
void execution_time_stop(uint32_t i) {
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	if (i < EXECUTION_TIME_MAX_SECTIONS) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d821      	bhi.n	8001306 <execution_time_stop+0x52>
		uint32_t stop;
		Time_Statistics *p_tbl;

		stop = ARM_CM_DWT_CYCCNT;
 80012c2:	4b14      	ldr	r3, [pc, #80]	; (8001314 <execution_time_stop+0x60>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	60fb      	str	r3, [r7, #12]
		p_tbl = &time_statistics_blocks[i];
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	011b      	lsls	r3, r3, #4
 80012cc:	4a12      	ldr	r2, [pc, #72]	; (8001318 <execution_time_stop+0x64>)
 80012ce:	4413      	add	r3, r2
 80012d0:	60bb      	str	r3, [r7, #8]
		p_tbl->elapsed = stop - p_tbl->start;
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	1ad2      	subs	r2, r2, r3
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	605a      	str	r2, [r3, #4]
		if (p_tbl->max < p_tbl->elapsed) {
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	689a      	ldr	r2, [r3, #8]
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d203      	bcs.n	80012f2 <execution_time_stop+0x3e>
			p_tbl->max = p_tbl->elapsed;
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	685a      	ldr	r2, [r3, #4]
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	609a      	str	r2, [r3, #8]
		}
		if (p_tbl->min > p_tbl->elapsed) {
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	68da      	ldr	r2, [r3, #12]
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d903      	bls.n	8001306 <execution_time_stop+0x52>
			p_tbl->min = p_tbl->elapsed;
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	60da      	str	r2, [r3, #12]
		}
	}
}
 8001306:	bf00      	nop
 8001308:	3714      	adds	r7, #20
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	e0001004 	.word	0xe0001004
 8001318:	20009310 	.word	0x20009310

0800131c <execution_time_clear>:
 * @param  i   number of the code block to measure. It must be less than
 * 			   `EXECUTION_TIME_MAX_SECTIONS`.
 *
 * @retval None
 */
void execution_time_clear(uint32_t i) {
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	if (i < EXECUTION_TIME_MAX_SECTIONS) {
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b02      	cmp	r3, #2
 8001328:	d811      	bhi.n	800134e <execution_time_clear+0x32>
		Time_Statistics *p_tbl;

		p_tbl = &time_statistics_blocks[i];
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	011b      	lsls	r3, r3, #4
 800132e:	4a0b      	ldr	r2, [pc, #44]	; (800135c <execution_time_clear+0x40>)
 8001330:	4413      	add	r3, r2
 8001332:	60fb      	str	r3, [r7, #12]
		p_tbl->start = 0;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
		p_tbl->elapsed = 0;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	2200      	movs	r2, #0
 800133e:	605a      	str	r2, [r3, #4]
		p_tbl->min = 0xFFFFFFFF;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001346:	60da      	str	r2, [r3, #12]
		p_tbl->max = 0;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
	}
}
 800134e:	bf00      	nop
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	20009310 	.word	0x20009310

08001360 <preprocess_audio>:
 * @param  signal_len      length of the input signal
 *
 * @retval None
 */
void preprocess_audio(int16_t *input_signal, float32_t *out_mfcc,
		uint32_t signal_len) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]

	for (uint32_t frame_index = 0; frame_index < num_frames; frame_index++) {
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	e02a      	b.n	80013c8 <preprocess_audio+0x68>

		/* Convert 16-bit PCM into normalized floating point values */
		buf_to_float_normed(&input_signal[HOP_LEN * frame_index], frame_buffer,
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	029b      	lsls	r3, r3, #10
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	4413      	add	r3, r2
 800137a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800137e:	4917      	ldr	r1, [pc, #92]	; (80013dc <preprocess_audio+0x7c>)
 8001380:	4618      	mov	r0, r3
 8001382:	f008 fac7 	bl	8009914 <buf_to_float_normed>
		FRAME_LEN);

		MfccColumn(&mfcc, frame_buffer, mfcc_col_buffer);
 8001386:	4a16      	ldr	r2, [pc, #88]	; (80013e0 <preprocess_audio+0x80>)
 8001388:	4914      	ldr	r1, [pc, #80]	; (80013dc <preprocess_audio+0x7c>)
 800138a:	4816      	ldr	r0, [pc, #88]	; (80013e4 <preprocess_audio+0x84>)
 800138c:	f008 fc43 	bl	8009c16 <MfccColumn>

		/* Reshape column into `out_mfcc` */
		for (uint32_t i = 0; i < NUM_MFCC; i++) {
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	e012      	b.n	80013bc <preprocess_audio+0x5c>
			out_mfcc[i * num_frames + frame_index] = mfcc_col_buffer[i];
 8001396:	4b14      	ldr	r3, [pc, #80]	; (80013e8 <preprocess_audio+0x88>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	fb02 f203 	mul.w	r2, r2, r3
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	4413      	add	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	4413      	add	r3, r2
 80013aa:	490d      	ldr	r1, [pc, #52]	; (80013e0 <preprocess_audio+0x80>)
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	0092      	lsls	r2, r2, #2
 80013b0:	440a      	add	r2, r1
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < NUM_MFCC; i++) {
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	3301      	adds	r3, #1
 80013ba:	613b      	str	r3, [r7, #16]
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	2b0f      	cmp	r3, #15
 80013c0:	d9e9      	bls.n	8001396 <preprocess_audio+0x36>
	for (uint32_t frame_index = 0; frame_index < num_frames; frame_index++) {
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	3301      	adds	r3, #1
 80013c6:	617b      	str	r3, [r7, #20]
 80013c8:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <preprocess_audio+0x88>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d3cf      	bcc.n	8001372 <preprocess_audio+0x12>
		}
	}
}
 80013d2:	bf00      	nop
 80013d4:	bf00      	nop
 80013d6:	3718      	adds	r7, #24
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200118c8 	.word	0x200118c8
 80013e0:	20009550 	.word	0x20009550
 80013e4:	20009590 	.word	0x20009590
 80013e8:	20000498 	.word	0x20000498

080013ec <recognize_commands>:
 * @param  out_mfcc*       MFCCs output buffer
 * @param  signal_len      length of the input signal
 *
 * @retval None
 */
void recognize_commands(const char *word) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	if (strcmp(word, ONE) == 0) {
 80013f4:	49ac      	ldr	r1, [pc, #688]	; (80016a8 <recognize_commands+0x2bc>)
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7fe feea 	bl	80001d0 <strcmp>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d12a      	bne.n	8001458 <recognize_commands+0x6c>
		if (led_status != Green) {
 8001402:	4baa      	ldr	r3, [pc, #680]	; (80016ac <recognize_commands+0x2c0>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b01      	cmp	r3, #1
 8001408:	f000 8201 	beq.w	800180e <recognize_commands+0x422>
			if (led_status == Blue) {
 800140c:	4ba7      	ldr	r3, [pc, #668]	; (80016ac <recognize_commands+0x2c0>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b02      	cmp	r3, #2
 8001412:	d105      	bne.n	8001420 <recognize_commands+0x34>
				HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 8001414:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001418:	48a5      	ldr	r0, [pc, #660]	; (80016b0 <recognize_commands+0x2c4>)
 800141a:	f005 fb14 	bl	8006a46 <HAL_GPIO_TogglePin>
 800141e:	e012      	b.n	8001446 <recognize_commands+0x5a>
			} else if (led_status == Red) {
 8001420:	4ba2      	ldr	r3, [pc, #648]	; (80016ac <recognize_commands+0x2c0>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b03      	cmp	r3, #3
 8001426:	d105      	bne.n	8001434 <recognize_commands+0x48>
				HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 8001428:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800142c:	48a0      	ldr	r0, [pc, #640]	; (80016b0 <recognize_commands+0x2c4>)
 800142e:	f005 fb0a 	bl	8006a46 <HAL_GPIO_TogglePin>
 8001432:	e008      	b.n	8001446 <recognize_commands+0x5a>
			} else if (led_status == Orange) {
 8001434:	4b9d      	ldr	r3, [pc, #628]	; (80016ac <recognize_commands+0x2c0>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b04      	cmp	r3, #4
 800143a:	d104      	bne.n	8001446 <recognize_commands+0x5a>
				HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 800143c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001440:	489b      	ldr	r0, [pc, #620]	; (80016b0 <recognize_commands+0x2c4>)
 8001442:	f005 fb00 	bl	8006a46 <HAL_GPIO_TogglePin>
			}
			// GREEN LED
			HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8001446:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800144a:	4899      	ldr	r0, [pc, #612]	; (80016b0 <recognize_commands+0x2c4>)
 800144c:	f005 fafb 	bl	8006a46 <HAL_GPIO_TogglePin>
			led_status = Green;
 8001450:	4b96      	ldr	r3, [pc, #600]	; (80016ac <recognize_commands+0x2c0>)
 8001452:	2201      	movs	r2, #1
 8001454:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i < EXECUTION_TIME_MAX_SECTIONS; i++) {
				execution_time_clear(i);
			}
		}
	}
}
 8001456:	e1da      	b.n	800180e <recognize_commands+0x422>
	} else if (strcmp(word, TWO) == 0) {
 8001458:	4996      	ldr	r1, [pc, #600]	; (80016b4 <recognize_commands+0x2c8>)
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7fe feb8 	bl	80001d0 <strcmp>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d12a      	bne.n	80014bc <recognize_commands+0xd0>
		if (led_status != Blue) {
 8001466:	4b91      	ldr	r3, [pc, #580]	; (80016ac <recognize_commands+0x2c0>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b02      	cmp	r3, #2
 800146c:	f000 81cf 	beq.w	800180e <recognize_commands+0x422>
			if (led_status == Green) {
 8001470:	4b8e      	ldr	r3, [pc, #568]	; (80016ac <recognize_commands+0x2c0>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d105      	bne.n	8001484 <recognize_commands+0x98>
				HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8001478:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800147c:	488c      	ldr	r0, [pc, #560]	; (80016b0 <recognize_commands+0x2c4>)
 800147e:	f005 fae2 	bl	8006a46 <HAL_GPIO_TogglePin>
 8001482:	e012      	b.n	80014aa <recognize_commands+0xbe>
			} else if (led_status == Red) {
 8001484:	4b89      	ldr	r3, [pc, #548]	; (80016ac <recognize_commands+0x2c0>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b03      	cmp	r3, #3
 800148a:	d105      	bne.n	8001498 <recognize_commands+0xac>
				HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 800148c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001490:	4887      	ldr	r0, [pc, #540]	; (80016b0 <recognize_commands+0x2c4>)
 8001492:	f005 fad8 	bl	8006a46 <HAL_GPIO_TogglePin>
 8001496:	e008      	b.n	80014aa <recognize_commands+0xbe>
			} else if (led_status == Orange) {
 8001498:	4b84      	ldr	r3, [pc, #528]	; (80016ac <recognize_commands+0x2c0>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b04      	cmp	r3, #4
 800149e:	d104      	bne.n	80014aa <recognize_commands+0xbe>
				HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 80014a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014a4:	4882      	ldr	r0, [pc, #520]	; (80016b0 <recognize_commands+0x2c4>)
 80014a6:	f005 face 	bl	8006a46 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 80014aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014ae:	4880      	ldr	r0, [pc, #512]	; (80016b0 <recognize_commands+0x2c4>)
 80014b0:	f005 fac9 	bl	8006a46 <HAL_GPIO_TogglePin>
			led_status = Blue;
 80014b4:	4b7d      	ldr	r3, [pc, #500]	; (80016ac <recognize_commands+0x2c0>)
 80014b6:	2202      	movs	r2, #2
 80014b8:	701a      	strb	r2, [r3, #0]
}
 80014ba:	e1a8      	b.n	800180e <recognize_commands+0x422>
	} else if (strcmp(word, THREE) == 0) {
 80014bc:	497e      	ldr	r1, [pc, #504]	; (80016b8 <recognize_commands+0x2cc>)
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7fe fe86 	bl	80001d0 <strcmp>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d12a      	bne.n	8001520 <recognize_commands+0x134>
		if (led_status != Red) {
 80014ca:	4b78      	ldr	r3, [pc, #480]	; (80016ac <recognize_commands+0x2c0>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b03      	cmp	r3, #3
 80014d0:	f000 819d 	beq.w	800180e <recognize_commands+0x422>
			if (led_status == Green) {
 80014d4:	4b75      	ldr	r3, [pc, #468]	; (80016ac <recognize_commands+0x2c0>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d105      	bne.n	80014e8 <recognize_commands+0xfc>
				HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 80014dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014e0:	4873      	ldr	r0, [pc, #460]	; (80016b0 <recognize_commands+0x2c4>)
 80014e2:	f005 fab0 	bl	8006a46 <HAL_GPIO_TogglePin>
 80014e6:	e012      	b.n	800150e <recognize_commands+0x122>
			} else if (led_status == Blue) {
 80014e8:	4b70      	ldr	r3, [pc, #448]	; (80016ac <recognize_commands+0x2c0>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d105      	bne.n	80014fc <recognize_commands+0x110>
				HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 80014f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014f4:	486e      	ldr	r0, [pc, #440]	; (80016b0 <recognize_commands+0x2c4>)
 80014f6:	f005 faa6 	bl	8006a46 <HAL_GPIO_TogglePin>
 80014fa:	e008      	b.n	800150e <recognize_commands+0x122>
			} else if (led_status == Orange) {
 80014fc:	4b6b      	ldr	r3, [pc, #428]	; (80016ac <recognize_commands+0x2c0>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b04      	cmp	r3, #4
 8001502:	d104      	bne.n	800150e <recognize_commands+0x122>
				HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 8001504:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001508:	4869      	ldr	r0, [pc, #420]	; (80016b0 <recognize_commands+0x2c4>)
 800150a:	f005 fa9c 	bl	8006a46 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 800150e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001512:	4867      	ldr	r0, [pc, #412]	; (80016b0 <recognize_commands+0x2c4>)
 8001514:	f005 fa97 	bl	8006a46 <HAL_GPIO_TogglePin>
			led_status = Red;
 8001518:	4b64      	ldr	r3, [pc, #400]	; (80016ac <recognize_commands+0x2c0>)
 800151a:	2203      	movs	r2, #3
 800151c:	701a      	strb	r2, [r3, #0]
}
 800151e:	e176      	b.n	800180e <recognize_commands+0x422>
	} else if (strcmp(word, FOUR) == 0) {
 8001520:	4966      	ldr	r1, [pc, #408]	; (80016bc <recognize_commands+0x2d0>)
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7fe fe54 	bl	80001d0 <strcmp>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d12a      	bne.n	8001584 <recognize_commands+0x198>
		if (led_status != Orange) {
 800152e:	4b5f      	ldr	r3, [pc, #380]	; (80016ac <recognize_commands+0x2c0>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b04      	cmp	r3, #4
 8001534:	f000 816b 	beq.w	800180e <recognize_commands+0x422>
			if (led_status == Green) {
 8001538:	4b5c      	ldr	r3, [pc, #368]	; (80016ac <recognize_commands+0x2c0>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d105      	bne.n	800154c <recognize_commands+0x160>
				HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8001540:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001544:	485a      	ldr	r0, [pc, #360]	; (80016b0 <recognize_commands+0x2c4>)
 8001546:	f005 fa7e 	bl	8006a46 <HAL_GPIO_TogglePin>
 800154a:	e012      	b.n	8001572 <recognize_commands+0x186>
			} else if (led_status == Blue) {
 800154c:	4b57      	ldr	r3, [pc, #348]	; (80016ac <recognize_commands+0x2c0>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b02      	cmp	r3, #2
 8001552:	d105      	bne.n	8001560 <recognize_commands+0x174>
				HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 8001554:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001558:	4855      	ldr	r0, [pc, #340]	; (80016b0 <recognize_commands+0x2c4>)
 800155a:	f005 fa74 	bl	8006a46 <HAL_GPIO_TogglePin>
 800155e:	e008      	b.n	8001572 <recognize_commands+0x186>
			} else if (led_status == Red) {
 8001560:	4b52      	ldr	r3, [pc, #328]	; (80016ac <recognize_commands+0x2c0>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b03      	cmp	r3, #3
 8001566:	d104      	bne.n	8001572 <recognize_commands+0x186>
				HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 8001568:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800156c:	4850      	ldr	r0, [pc, #320]	; (80016b0 <recognize_commands+0x2c4>)
 800156e:	f005 fa6a 	bl	8006a46 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 8001572:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001576:	484e      	ldr	r0, [pc, #312]	; (80016b0 <recognize_commands+0x2c4>)
 8001578:	f005 fa65 	bl	8006a46 <HAL_GPIO_TogglePin>
			led_status = Orange;
 800157c:	4b4b      	ldr	r3, [pc, #300]	; (80016ac <recognize_commands+0x2c0>)
 800157e:	2204      	movs	r2, #4
 8001580:	701a      	strb	r2, [r3, #0]
}
 8001582:	e144      	b.n	800180e <recognize_commands+0x422>
		if (led_status == Green) {
 8001584:	4b49      	ldr	r3, [pc, #292]	; (80016ac <recognize_commands+0x2c0>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d105      	bne.n	8001598 <recognize_commands+0x1ac>
			HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 800158c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001590:	4847      	ldr	r0, [pc, #284]	; (80016b0 <recognize_commands+0x2c4>)
 8001592:	f005 fa58 	bl	8006a46 <HAL_GPIO_TogglePin>
 8001596:	e01c      	b.n	80015d2 <recognize_commands+0x1e6>
		} else if (led_status == Blue) {
 8001598:	4b44      	ldr	r3, [pc, #272]	; (80016ac <recognize_commands+0x2c0>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b02      	cmp	r3, #2
 800159e:	d105      	bne.n	80015ac <recognize_commands+0x1c0>
			HAL_GPIO_TogglePin(GPIOD, LD6_Pin);
 80015a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015a4:	4842      	ldr	r0, [pc, #264]	; (80016b0 <recognize_commands+0x2c4>)
 80015a6:	f005 fa4e 	bl	8006a46 <HAL_GPIO_TogglePin>
 80015aa:	e012      	b.n	80015d2 <recognize_commands+0x1e6>
		} else if (led_status == Red) {
 80015ac:	4b3f      	ldr	r3, [pc, #252]	; (80016ac <recognize_commands+0x2c0>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b03      	cmp	r3, #3
 80015b2:	d105      	bne.n	80015c0 <recognize_commands+0x1d4>
			HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 80015b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015b8:	483d      	ldr	r0, [pc, #244]	; (80016b0 <recognize_commands+0x2c4>)
 80015ba:	f005 fa44 	bl	8006a46 <HAL_GPIO_TogglePin>
 80015be:	e008      	b.n	80015d2 <recognize_commands+0x1e6>
		} else if (led_status == Orange) {
 80015c0:	4b3a      	ldr	r3, [pc, #232]	; (80016ac <recognize_commands+0x2c0>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b04      	cmp	r3, #4
 80015c6:	d104      	bne.n	80015d2 <recognize_commands+0x1e6>
			HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 80015c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015cc:	4838      	ldr	r0, [pc, #224]	; (80016b0 <recognize_commands+0x2c4>)
 80015ce:	f005 fa3a 	bl	8006a46 <HAL_GPIO_TogglePin>
		led_status = Off;
 80015d2:	4b36      	ldr	r3, [pc, #216]	; (80016ac <recognize_commands+0x2c0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
		if (strcmp(word, ON) == 0) {
 80015d8:	4939      	ldr	r1, [pc, #228]	; (80016c0 <recognize_commands+0x2d4>)
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7fe fdf8 	bl	80001d0 <strcmp>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d129      	bne.n	800163a <recognize_commands+0x24e>
			print_words = 0;
 80015e6:	4b37      	ldr	r3, [pc, #220]	; (80016c4 <recognize_commands+0x2d8>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
			if (!display_words_enabled) {	// We need to enable words display
 80015ec:	4b36      	ldr	r3, [pc, #216]	; (80016c8 <recognize_commands+0x2dc>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d10f      	bne.n	8001614 <recognize_commands+0x228>
				usart_buffer_length = sprintf(usart_buffer,
 80015f4:	4935      	ldr	r1, [pc, #212]	; (80016cc <recognize_commands+0x2e0>)
 80015f6:	4836      	ldr	r0, [pc, #216]	; (80016d0 <recognize_commands+0x2e4>)
 80015f8:	f010 f800 	bl	80115fc <siprintf>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4a35      	ldr	r2, [pc, #212]	; (80016d4 <recognize_commands+0x2e8>)
 8001600:	6013      	str	r3, [r2, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 8001602:	4b34      	ldr	r3, [pc, #208]	; (80016d4 <recognize_commands+0x2e8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	b29a      	uxth	r2, r3
 8001608:	2364      	movs	r3, #100	; 0x64
 800160a:	4931      	ldr	r1, [pc, #196]	; (80016d0 <recognize_commands+0x2e4>)
 800160c:	4832      	ldr	r0, [pc, #200]	; (80016d8 <recognize_commands+0x2ec>)
 800160e:	f007 fa4e 	bl	8008aae <HAL_UART_Transmit>
 8001612:	e00e      	b.n	8001632 <recognize_commands+0x246>
				usart_buffer_length = sprintf(usart_buffer,
 8001614:	4931      	ldr	r1, [pc, #196]	; (80016dc <recognize_commands+0x2f0>)
 8001616:	482e      	ldr	r0, [pc, #184]	; (80016d0 <recognize_commands+0x2e4>)
 8001618:	f00f fff0 	bl	80115fc <siprintf>
 800161c:	4603      	mov	r3, r0
 800161e:	4a2d      	ldr	r2, [pc, #180]	; (80016d4 <recognize_commands+0x2e8>)
 8001620:	6013      	str	r3, [r2, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 8001622:	4b2c      	ldr	r3, [pc, #176]	; (80016d4 <recognize_commands+0x2e8>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	b29a      	uxth	r2, r3
 8001628:	2364      	movs	r3, #100	; 0x64
 800162a:	4929      	ldr	r1, [pc, #164]	; (80016d0 <recognize_commands+0x2e4>)
 800162c:	482a      	ldr	r0, [pc, #168]	; (80016d8 <recognize_commands+0x2ec>)
 800162e:	f007 fa3e 	bl	8008aae <HAL_UART_Transmit>
			display_words_enabled = 1;
 8001632:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <recognize_commands+0x2dc>)
 8001634:	2201      	movs	r2, #1
 8001636:	701a      	strb	r2, [r3, #0]
}
 8001638:	e0e9      	b.n	800180e <recognize_commands+0x422>
		} else if (strcmp(word, OFF) == 0) {
 800163a:	4929      	ldr	r1, [pc, #164]	; (80016e0 <recognize_commands+0x2f4>)
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7fe fdc7 	bl	80001d0 <strcmp>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d117      	bne.n	8001678 <recognize_commands+0x28c>
			if (display_words_enabled) {
 8001648:	4b1f      	ldr	r3, [pc, #124]	; (80016c8 <recognize_commands+0x2dc>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	f000 80de 	beq.w	800180e <recognize_commands+0x422>
				display_words_enabled = 0;
 8001652:	4b1d      	ldr	r3, [pc, #116]	; (80016c8 <recognize_commands+0x2dc>)
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
				usart_buffer_length = sprintf(usart_buffer,
 8001658:	4922      	ldr	r1, [pc, #136]	; (80016e4 <recognize_commands+0x2f8>)
 800165a:	481d      	ldr	r0, [pc, #116]	; (80016d0 <recognize_commands+0x2e4>)
 800165c:	f00f ffce 	bl	80115fc <siprintf>
 8001660:	4603      	mov	r3, r0
 8001662:	4a1c      	ldr	r2, [pc, #112]	; (80016d4 <recognize_commands+0x2e8>)
 8001664:	6013      	str	r3, [r2, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 8001666:	4b1b      	ldr	r3, [pc, #108]	; (80016d4 <recognize_commands+0x2e8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	b29a      	uxth	r2, r3
 800166c:	2364      	movs	r3, #100	; 0x64
 800166e:	4918      	ldr	r1, [pc, #96]	; (80016d0 <recognize_commands+0x2e4>)
 8001670:	4819      	ldr	r0, [pc, #100]	; (80016d8 <recognize_commands+0x2ec>)
 8001672:	f007 fa1c 	bl	8008aae <HAL_UART_Transmit>
}
 8001676:	e0ca      	b.n	800180e <recognize_commands+0x422>
		} else if (strcmp(word, VISUAL) == 0) {
 8001678:	491b      	ldr	r1, [pc, #108]	; (80016e8 <recognize_commands+0x2fc>)
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7fe fda8 	bl	80001d0 <strcmp>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	f040 809d 	bne.w	80017c2 <recognize_commands+0x3d6>
			print_words = 0;
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <recognize_commands+0x2d8>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 0; i < EXECUTION_TIME_MAX_SECTIONS; i++) {
 800168e:	2300      	movs	r3, #0
 8001690:	73fb      	strb	r3, [r7, #15]
 8001692:	e091      	b.n	80017b8 <recognize_commands+0x3cc>
				switch (i) {
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	2b02      	cmp	r3, #2
 8001698:	d038      	beq.n	800170c <recognize_commands+0x320>
 800169a:	2b02      	cmp	r3, #2
 800169c:	dc3e      	bgt.n	800171c <recognize_commands+0x330>
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d024      	beq.n	80016ec <recognize_commands+0x300>
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d02a      	beq.n	80016fc <recognize_commands+0x310>
					break;
 80016a6:	e039      	b.n	800171c <recognize_commands+0x330>
 80016a8:	08017138 	.word	0x08017138
 80016ac:	20001205 	.word	0x20001205
 80016b0:	40020c00 	.word	0x40020c00
 80016b4:	08017170 	.word	0x08017170
 80016b8:	08017160 	.word	0x08017160
 80016bc:	080170f0 	.word	0x080170f0
 80016c0:	08017134 	.word	0x08017134
 80016c4:	2000049c 	.word	0x2000049c
 80016c8:	20001204 	.word	0x20001204
 80016cc:	08016e74 	.word	0x08016e74
 80016d0:	2000b85c 	.word	0x2000b85c
 80016d4:	20001200 	.word	0x20001200
 80016d8:	200138c8 	.word	0x200138c8
 80016dc:	08016e98 	.word	0x08016e98
 80016e0:	08017130 	.word	0x08017130
 80016e4:	08016ebc 	.word	0x08016ebc
 80016e8:	08017178 	.word	0x08017178
					usart_buffer_length = sprintf(usart_buffer,
 80016ec:	494a      	ldr	r1, [pc, #296]	; (8001818 <recognize_commands+0x42c>)
 80016ee:	484b      	ldr	r0, [pc, #300]	; (800181c <recognize_commands+0x430>)
 80016f0:	f00f ff84 	bl	80115fc <siprintf>
 80016f4:	4603      	mov	r3, r0
 80016f6:	4a4a      	ldr	r2, [pc, #296]	; (8001820 <recognize_commands+0x434>)
 80016f8:	6013      	str	r3, [r2, #0]
					break;
 80016fa:	e010      	b.n	800171e <recognize_commands+0x332>
					usart_buffer_length = sprintf(usart_buffer,
 80016fc:	4949      	ldr	r1, [pc, #292]	; (8001824 <recognize_commands+0x438>)
 80016fe:	4847      	ldr	r0, [pc, #284]	; (800181c <recognize_commands+0x430>)
 8001700:	f00f ff7c 	bl	80115fc <siprintf>
 8001704:	4603      	mov	r3, r0
 8001706:	4a46      	ldr	r2, [pc, #280]	; (8001820 <recognize_commands+0x434>)
 8001708:	6013      	str	r3, [r2, #0]
					break;
 800170a:	e008      	b.n	800171e <recognize_commands+0x332>
					usart_buffer_length = sprintf(usart_buffer,
 800170c:	4946      	ldr	r1, [pc, #280]	; (8001828 <recognize_commands+0x43c>)
 800170e:	4843      	ldr	r0, [pc, #268]	; (800181c <recognize_commands+0x430>)
 8001710:	f00f ff74 	bl	80115fc <siprintf>
 8001714:	4603      	mov	r3, r0
 8001716:	4a42      	ldr	r2, [pc, #264]	; (8001820 <recognize_commands+0x434>)
 8001718:	6013      	str	r3, [r2, #0]
					break;
 800171a:	e000      	b.n	800171e <recognize_commands+0x332>
					break;
 800171c:	bf00      	nop
				HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 800171e:	4b40      	ldr	r3, [pc, #256]	; (8001820 <recognize_commands+0x434>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	b29a      	uxth	r2, r3
 8001724:	2364      	movs	r3, #100	; 0x64
 8001726:	493d      	ldr	r1, [pc, #244]	; (800181c <recognize_commands+0x430>)
 8001728:	4840      	ldr	r0, [pc, #256]	; (800182c <recognize_commands+0x440>)
 800172a:	f007 f9c0 	bl	8008aae <HAL_UART_Transmit>
				usart_buffer_length = sprintf(usart_buffer, "\telapsed=%lu\r\n",
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	4a3f      	ldr	r2, [pc, #252]	; (8001830 <recognize_commands+0x444>)
 8001732:	011b      	lsls	r3, r3, #4
 8001734:	4413      	add	r3, r2
 8001736:	3304      	adds	r3, #4
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	493d      	ldr	r1, [pc, #244]	; (8001834 <recognize_commands+0x448>)
 800173e:	4837      	ldr	r0, [pc, #220]	; (800181c <recognize_commands+0x430>)
 8001740:	f00f ff5c 	bl	80115fc <siprintf>
 8001744:	4603      	mov	r3, r0
 8001746:	4a36      	ldr	r2, [pc, #216]	; (8001820 <recognize_commands+0x434>)
 8001748:	6013      	str	r3, [r2, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 800174a:	4b35      	ldr	r3, [pc, #212]	; (8001820 <recognize_commands+0x434>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	b29a      	uxth	r2, r3
 8001750:	2364      	movs	r3, #100	; 0x64
 8001752:	4932      	ldr	r1, [pc, #200]	; (800181c <recognize_commands+0x430>)
 8001754:	4835      	ldr	r0, [pc, #212]	; (800182c <recognize_commands+0x440>)
 8001756:	f007 f9aa 	bl	8008aae <HAL_UART_Transmit>
				usart_buffer_length = sprintf(usart_buffer, "\tmax=%lu\r\n",
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	4a34      	ldr	r2, [pc, #208]	; (8001830 <recognize_commands+0x444>)
 800175e:	011b      	lsls	r3, r3, #4
 8001760:	4413      	add	r3, r2
 8001762:	3308      	adds	r3, #8
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	461a      	mov	r2, r3
 8001768:	4933      	ldr	r1, [pc, #204]	; (8001838 <recognize_commands+0x44c>)
 800176a:	482c      	ldr	r0, [pc, #176]	; (800181c <recognize_commands+0x430>)
 800176c:	f00f ff46 	bl	80115fc <siprintf>
 8001770:	4603      	mov	r3, r0
 8001772:	4a2b      	ldr	r2, [pc, #172]	; (8001820 <recognize_commands+0x434>)
 8001774:	6013      	str	r3, [r2, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 8001776:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <recognize_commands+0x434>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	b29a      	uxth	r2, r3
 800177c:	2364      	movs	r3, #100	; 0x64
 800177e:	4927      	ldr	r1, [pc, #156]	; (800181c <recognize_commands+0x430>)
 8001780:	482a      	ldr	r0, [pc, #168]	; (800182c <recognize_commands+0x440>)
 8001782:	f007 f994 	bl	8008aae <HAL_UART_Transmit>
				usart_buffer_length = sprintf(usart_buffer, "\tmin=%lu\r\n",
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	4a29      	ldr	r2, [pc, #164]	; (8001830 <recognize_commands+0x444>)
 800178a:	011b      	lsls	r3, r3, #4
 800178c:	4413      	add	r3, r2
 800178e:	330c      	adds	r3, #12
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	461a      	mov	r2, r3
 8001794:	4929      	ldr	r1, [pc, #164]	; (800183c <recognize_commands+0x450>)
 8001796:	4821      	ldr	r0, [pc, #132]	; (800181c <recognize_commands+0x430>)
 8001798:	f00f ff30 	bl	80115fc <siprintf>
 800179c:	4603      	mov	r3, r0
 800179e:	4a20      	ldr	r2, [pc, #128]	; (8001820 <recognize_commands+0x434>)
 80017a0:	6013      	str	r3, [r2, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 80017a2:	4b1f      	ldr	r3, [pc, #124]	; (8001820 <recognize_commands+0x434>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	2364      	movs	r3, #100	; 0x64
 80017aa:	491c      	ldr	r1, [pc, #112]	; (800181c <recognize_commands+0x430>)
 80017ac:	481f      	ldr	r0, [pc, #124]	; (800182c <recognize_commands+0x440>)
 80017ae:	f007 f97e 	bl	8008aae <HAL_UART_Transmit>
			for (uint8_t i = 0; i < EXECUTION_TIME_MAX_SECTIONS; i++) {
 80017b2:	7bfb      	ldrb	r3, [r7, #15]
 80017b4:	3301      	adds	r3, #1
 80017b6:	73fb      	strb	r3, [r7, #15]
 80017b8:	7bfb      	ldrb	r3, [r7, #15]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	f67f af6a 	bls.w	8001694 <recognize_commands+0x2a8>
}
 80017c0:	e025      	b.n	800180e <recognize_commands+0x422>
		} else if (strcmp(word, STOP) == 0) {
 80017c2:	491f      	ldr	r1, [pc, #124]	; (8001840 <recognize_commands+0x454>)
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f7fe fd03 	bl	80001d0 <strcmp>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d11e      	bne.n	800180e <recognize_commands+0x422>
			print_words = 0;
 80017d0:	4b1c      	ldr	r3, [pc, #112]	; (8001844 <recognize_commands+0x458>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
			usart_buffer_length = sprintf(usart_buffer,
 80017d6:	491c      	ldr	r1, [pc, #112]	; (8001848 <recognize_commands+0x45c>)
 80017d8:	4810      	ldr	r0, [pc, #64]	; (800181c <recognize_commands+0x430>)
 80017da:	f00f ff0f 	bl	80115fc <siprintf>
 80017de:	4603      	mov	r3, r0
 80017e0:	4a0f      	ldr	r2, [pc, #60]	; (8001820 <recognize_commands+0x434>)
 80017e2:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 80017e4:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <recognize_commands+0x434>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	b29a      	uxth	r2, r3
 80017ea:	2364      	movs	r3, #100	; 0x64
 80017ec:	490b      	ldr	r1, [pc, #44]	; (800181c <recognize_commands+0x430>)
 80017ee:	480f      	ldr	r0, [pc, #60]	; (800182c <recognize_commands+0x440>)
 80017f0:	f007 f95d 	bl	8008aae <HAL_UART_Transmit>
			for (uint8_t i = 0; i < EXECUTION_TIME_MAX_SECTIONS; i++) {
 80017f4:	2300      	movs	r3, #0
 80017f6:	73bb      	strb	r3, [r7, #14]
 80017f8:	e006      	b.n	8001808 <recognize_commands+0x41c>
				execution_time_clear(i);
 80017fa:	7bbb      	ldrb	r3, [r7, #14]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fd8d 	bl	800131c <execution_time_clear>
			for (uint8_t i = 0; i < EXECUTION_TIME_MAX_SECTIONS; i++) {
 8001802:	7bbb      	ldrb	r3, [r7, #14]
 8001804:	3301      	adds	r3, #1
 8001806:	73bb      	strb	r3, [r7, #14]
 8001808:	7bbb      	ldrb	r3, [r7, #14]
 800180a:	2b02      	cmp	r3, #2
 800180c:	d9f5      	bls.n	80017fa <recognize_commands+0x40e>
}
 800180e:	bf00      	nop
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	08016eec 	.word	0x08016eec
 800181c:	2000b85c 	.word	0x2000b85c
 8001820:	20001200 	.word	0x20001200
 8001824:	08016f10 	.word	0x08016f10
 8001828:	08016f34 	.word	0x08016f34
 800182c:	200138c8 	.word	0x200138c8
 8001830:	20009310 	.word	0x20009310
 8001834:	08016f50 	.word	0x08016f50
 8001838:	08016f60 	.word	0x08016f60
 800183c:	08016f6c 	.word	0x08016f6c
 8001840:	08017158 	.word	0x08017158
 8001844:	2000049c 	.word	0x2000049c
 8001848:	08016f78 	.word	0x08016f78

0800184c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800184c:	b5b0      	push	{r4, r5, r7, lr}
 800184e:	f5ad 4da7 	sub.w	sp, sp, #21376	; 0x5380
 8001852:	b09e      	sub	sp, #120	; 0x78
 8001854:	af00      	add	r7, sp, #0
	// Buffers used to store input and output tensors
	AI_ALIGNED(4) ai_float in_data[AI_SPEECH_COMMANDS_MODEL_IN_1_SIZE_BYTES];
	AI_ALIGNED(4) ai_float out_data[AI_SPEECH_COMMANDS_MODEL_OUT_1_SIZE_BYTES];

	// Pointer to our model
	ai_handle speech_commands_model = AI_HANDLE_NULL;
 8001856:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800185a:	3b14      	subs	r3, #20
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]

	// Initialize wrapper structs that hold pointers to data and info about the
	// data (tensor height, width, channels)
	ai_buffer ai_input[AI_SPEECH_COMMANDS_MODEL_IN_NUM] =
 8001860:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001864:	3b2c      	subs	r3, #44	; 0x2c
 8001866:	4aba      	ldr	r2, [pc, #744]	; (8001b50 <main+0x304>)
 8001868:	461c      	mov	r4, r3
 800186a:	4615      	mov	r5, r2
 800186c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800186e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001870:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001874:	e884 0003 	stmia.w	r4, {r0, r1}
	AI_SPEECH_COMMANDS_MODEL_IN;
	ai_buffer ai_output[AI_SPEECH_COMMANDS_MODEL_OUT_NUM] =
 8001878:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800187c:	3b44      	subs	r3, #68	; 0x44
 800187e:	4ab5      	ldr	r2, [pc, #724]	; (8001b54 <main+0x308>)
 8001880:	461c      	mov	r4, r3
 8001882:	4615      	mov	r5, r2
 8001884:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001886:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001888:	e895 0003 	ldmia.w	r5, {r0, r1}
 800188c:	e884 0003 	stmia.w	r4, {r0, r1}
	AI_SPEECH_COMMANDS_MODEL_OUT;

	// Set working memory and get weights/biases from model
	ai_network_params ai_params =
 8001890:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001894:	3b74      	subs	r3, #116	; 0x74
 8001896:	4ab0      	ldr	r2, [pc, #704]	; (8001b58 <main+0x30c>)
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800189e:	3b74      	subs	r3, #116	; 0x74
 80018a0:	2201      	movs	r2, #1
 80018a2:	809a      	strh	r2, [r3, #4]
 80018a4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018a8:	3b74      	subs	r3, #116	; 0x74
 80018aa:	2201      	movs	r2, #1
 80018ac:	80da      	strh	r2, [r3, #6]
 80018ae:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018b2:	3b74      	subs	r3, #116	; 0x74
 80018b4:	2201      	movs	r2, #1
 80018b6:	811a      	strh	r2, [r3, #8]
 80018b8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018bc:	3b74      	subs	r3, #116	; 0x74
 80018be:	4aa7      	ldr	r2, [pc, #668]	; (8001b5c <main+0x310>)
 80018c0:	60da      	str	r2, [r3, #12]
					AI_NETWORK_PARAMS_INIT(
 80018c2:	f008 ff67 	bl	800a794 <ai_speech_commands_model_data_weights_get>
 80018c6:	4602      	mov	r2, r0
	ai_network_params ai_params =
 80018c8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018cc:	3b74      	subs	r3, #116	; 0x74
 80018ce:	611a      	str	r2, [r3, #16]
 80018d0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018d4:	3b74      	subs	r3, #116	; 0x74
 80018d6:	2200      	movs	r2, #0
 80018d8:	615a      	str	r2, [r3, #20]
 80018da:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018de:	3b74      	subs	r3, #116	; 0x74
 80018e0:	4a9f      	ldr	r2, [pc, #636]	; (8001b60 <main+0x314>)
 80018e2:	619a      	str	r2, [r3, #24]
 80018e4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018e8:	3b74      	subs	r3, #116	; 0x74
 80018ea:	2201      	movs	r2, #1
 80018ec:	839a      	strh	r2, [r3, #28]
 80018ee:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018f2:	3b74      	subs	r3, #116	; 0x74
 80018f4:	2201      	movs	r2, #1
 80018f6:	83da      	strh	r2, [r3, #30]
 80018f8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018fc:	3b74      	subs	r3, #116	; 0x74
 80018fe:	2201      	movs	r2, #1
 8001900:	841a      	strh	r2, [r3, #32]
 8001902:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001906:	3b74      	subs	r3, #116	; 0x74
 8001908:	f243 5220 	movw	r2, #13600	; 0x3520
 800190c:	625a      	str	r2, [r3, #36]	; 0x24
 800190e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001912:	3b74      	subs	r3, #116	; 0x74
 8001914:	f507 52f7 	add.w	r2, r7, #7904	; 0x1ee0
 8001918:	f102 0218 	add.w	r2, r2, #24
 800191c:	3a30      	subs	r2, #48	; 0x30
 800191e:	629a      	str	r2, [r3, #40]	; 0x28
 8001920:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001924:	3b74      	subs	r3, #116	; 0x74
 8001926:	2200      	movs	r2, #0
 8001928:	62da      	str	r2, [r3, #44]	; 0x2c
							AI_SPEECH_COMMANDS_MODEL_DATA_WEIGHTS(ai_speech_commands_model_data_weights_get()),
							AI_SPEECH_COMMANDS_MODEL_DATA_ACTIVATIONS(activations)
					);

	// Set pointers wrapper structs to our data buffers
	ai_input[0].n_batches = 1;
 800192a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800192e:	3b2c      	subs	r3, #44	; 0x2c
 8001930:	2201      	movs	r2, #1
 8001932:	809a      	strh	r2, [r3, #4]
	ai_input[0].data = AI_HANDLE_PTR(in_data);
 8001934:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001938:	3b2c      	subs	r3, #44	; 0x2c
 800193a:	f507 723e 	add.w	r2, r7, #760	; 0x2f8
 800193e:	3a30      	subs	r2, #48	; 0x30
 8001940:	611a      	str	r2, [r3, #16]
	ai_output[0].n_batches = 1;
 8001942:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001946:	3b44      	subs	r3, #68	; 0x44
 8001948:	2201      	movs	r2, #1
 800194a:	809a      	strh	r2, [r3, #4]
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 800194c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001950:	3b44      	subs	r3, #68	; 0x44
 8001952:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8001956:	3a10      	subs	r2, #16
 8001958:	611a      	str	r2, [r3, #16]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800195a:	f003 ffc5 	bl	80058e8 <HAL_Init>

	/* USER CODE BEGIN Init */

	// Initialize leds
	BSP_LED_Init(LED3);
 800195e:	2001      	movs	r0, #1
 8001960:	f000 fe6e 	bl	8002640 <BSP_LED_Init>
	BSP_LED_Init(LED4);
 8001964:	2000      	movs	r0, #0
 8001966:	f000 fe6b 	bl	8002640 <BSP_LED_Init>
	BSP_LED_Init(LED5);
 800196a:	2002      	movs	r0, #2
 800196c:	f000 fe68 	bl	8002640 <BSP_LED_Init>
	BSP_LED_Init(LED6);
 8001970:	2003      	movs	r0, #3
 8001972:	f000 fe65 	bl	8002640 <BSP_LED_Init>

	Preprocessing_Init();
 8001976:	f000 fae7 	bl	8001f48 <Preprocessing_Init>

	execution_time_init();
 800197a:	f7ff fc55 	bl	8001228 <execution_time_init>

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800197e:	f000 f905 	bl	8001b8c <SystemClock_Config>

	/* USER CODE BEGIN SysInit */

	// Initialize button
	BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8001982:	2101      	movs	r1, #1
 8001984:	2000      	movs	r0, #0
 8001986:	f000 fed3 	bl	8002730 <BSP_PB_Init>

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800198a:	f000 fa65 	bl	8001e58 <MX_GPIO_Init>
	MX_DMA_Init();
 800198e:	f000 fa43 	bl	8001e18 <MX_DMA_Init>
	MX_I2S2_Init();
 8001992:	f000 f9b3 	bl	8001cfc <MX_I2S2_Init>
	MX_CRC_Init();
 8001996:	f000 f967 	bl	8001c68 <MX_CRC_Init>
	MX_PDM2PCM_Init();
 800199a:	f008 fd15 	bl	800a3c8 <MX_PDM2PCM_Init>
	MX_USART2_UART_Init();
 800199e:	f000 fa11 	bl	8001dc4 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 80019a2:	f000 f97d 	bl	8001ca0 <MX_I2C1_Init>
	MX_SPI1_Init();
 80019a6:	f000 f9d7 	bl	8001d58 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	// Create instance of neural network
	ai_err = ai_speech_commands_model_create(&speech_commands_model,
 80019aa:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80019ae:	3b14      	subs	r3, #20
 80019b0:	2100      	movs	r1, #0
 80019b2:	4618      	mov	r0, r3
 80019b4:	f008 fe8c 	bl	800a6d0 <ai_speech_commands_model_create>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f507 42a7 	add.w	r2, r7, #21376	; 0x5380
 80019be:	f102 0268 	add.w	r2, r2, #104	; 0x68
 80019c2:	6013      	str	r3, [r2, #0]
	AI_SPEECH_COMMANDS_MODEL_DATA_CONFIG);
	if (ai_err.type != AI_ERROR_NONE) {
 80019c4:	f507 43a7 	add.w	r3, r7, #21376	; 0x5380
 80019c8:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d00f      	beq.n	80019f2 <main+0x1a6>
		usart_buffer_length = sprintf(usart_buffer,
 80019d2:	4964      	ldr	r1, [pc, #400]	; (8001b64 <main+0x318>)
 80019d4:	4864      	ldr	r0, [pc, #400]	; (8001b68 <main+0x31c>)
 80019d6:	f00f fe11 	bl	80115fc <siprintf>
 80019da:	4603      	mov	r3, r0
 80019dc:	4a63      	ldr	r2, [pc, #396]	; (8001b6c <main+0x320>)
 80019de:	6013      	str	r3, [r2, #0]
				"Error: could not create NN instance\r\n");
		HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer, usart_buffer_length,
 80019e0:	4b62      	ldr	r3, [pc, #392]	; (8001b6c <main+0x320>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	2364      	movs	r3, #100	; 0x64
 80019e8:	495f      	ldr	r1, [pc, #380]	; (8001b68 <main+0x31c>)
 80019ea:	4861      	ldr	r0, [pc, #388]	; (8001b70 <main+0x324>)
 80019ec:	f007 f85f 	bl	8008aae <HAL_UART_Transmit>
				100);
		while (1)
 80019f0:	e7fe      	b.n	80019f0 <main+0x1a4>
			;
	}

	// Initialize neural network
	if (!ai_speech_commands_model_init(speech_commands_model, &ai_params)) {
 80019f2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80019f6:	3b14      	subs	r3, #20
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80019fe:	3b74      	subs	r3, #116	; 0x74
 8001a00:	4619      	mov	r1, r3
 8001a02:	4610      	mov	r0, r2
 8001a04:	f008 fe7a 	bl	800a6fc <ai_speech_commands_model_init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	f083 0301 	eor.w	r3, r3, #1
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d00f      	beq.n	8001a34 <main+0x1e8>
		usart_buffer_length = sprintf(usart_buffer,
 8001a14:	4957      	ldr	r1, [pc, #348]	; (8001b74 <main+0x328>)
 8001a16:	4854      	ldr	r0, [pc, #336]	; (8001b68 <main+0x31c>)
 8001a18:	f00f fdf0 	bl	80115fc <siprintf>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	4a53      	ldr	r2, [pc, #332]	; (8001b6c <main+0x320>)
 8001a20:	6013      	str	r3, [r2, #0]
				"Error: could not initialize NN\r\n");
		HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer, usart_buffer_length,
 8001a22:	4b52      	ldr	r3, [pc, #328]	; (8001b6c <main+0x320>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	2364      	movs	r3, #100	; 0x64
 8001a2a:	494f      	ldr	r1, [pc, #316]	; (8001b68 <main+0x31c>)
 8001a2c:	4850      	ldr	r0, [pc, #320]	; (8001b70 <main+0x324>)
 8001a2e:	f007 f83e 	bl	8008aae <HAL_UART_Transmit>
				100);
		while (1)
 8001a32:	e7fe      	b.n	8001a32 <main+0x1e6>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		SleepMode();
 8001a34:	f000 fb46 	bl	80020c4 <SleepMode>

		execution_time_start(0);
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f7ff fc23 	bl	8001284 <execution_time_start>
		audio_record();
 8001a3e:	f7ff fae5 	bl	800100c <audio_record>
		execution_time_stop(0);
 8001a42:	2000      	movs	r0, #0
 8001a44:	f7ff fc36 	bl	80012b4 <execution_time_stop>

		execution_time_start(1);
 8001a48:	2001      	movs	r0, #1
 8001a4a:	f7ff fc1b 	bl	8001284 <execution_time_start>
		preprocess_audio((int16_t*) &pcm_buffer[0], (ai_float*) &in_data[0],
 8001a4e:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 8001a52:	3b30      	subs	r3, #48	; 0x30
 8001a54:	f643 72f0 	movw	r2, #16368	; 0x3ff0
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4847      	ldr	r0, [pc, #284]	; (8001b78 <main+0x32c>)
 8001a5c:	f7ff fc80 	bl	8001360 <preprocess_audio>
		PCM_BUFFER_SIZE);
		execution_time_stop(1);
 8001a60:	2001      	movs	r0, #1
 8001a62:	f7ff fc27 	bl	80012b4 <execution_time_stop>

		// Perform inference
		execution_time_start(2);
 8001a66:	2002      	movs	r0, #2
 8001a68:	f7ff fc0c 	bl	8001284 <execution_time_start>
		nbatch = ai_speech_commands_model_run(speech_commands_model,
 8001a6c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001a70:	3b14      	subs	r3, #20
 8001a72:	6818      	ldr	r0, [r3, #0]
 8001a74:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8001a78:	3a44      	subs	r2, #68	; 0x44
 8001a7a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001a7e:	3b2c      	subs	r3, #44	; 0x2c
 8001a80:	4619      	mov	r1, r3
 8001a82:	f008 fe77 	bl	800a774 <ai_speech_commands_model_run>
 8001a86:	f507 43a7 	add.w	r3, r7, #21376	; 0x5380
 8001a8a:	f103 0374 	add.w	r3, r3, #116	; 0x74
 8001a8e:	6018      	str	r0, [r3, #0]
				&ai_input[0], &ai_output[0]);
		execution_time_stop(2);
 8001a90:	2002      	movs	r0, #2
 8001a92:	f7ff fc0f 	bl	80012b4 <execution_time_stop>

		if (nbatch != 1) {
 8001a96:	f507 43a7 	add.w	r3, r7, #21376	; 0x5380
 8001a9a:	f103 0374 	add.w	r3, r3, #116	; 0x74
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d00e      	beq.n	8001ac2 <main+0x276>
			usart_buffer_length = sprintf(usart_buffer,
 8001aa4:	4935      	ldr	r1, [pc, #212]	; (8001b7c <main+0x330>)
 8001aa6:	4830      	ldr	r0, [pc, #192]	; (8001b68 <main+0x31c>)
 8001aa8:	f00f fda8 	bl	80115fc <siprintf>
 8001aac:	4603      	mov	r3, r0
 8001aae:	4a2f      	ldr	r2, [pc, #188]	; (8001b6c <main+0x320>)
 8001ab0:	6013      	str	r3, [r2, #0]
					"Error: could not run inference\r\n");
			HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 8001ab2:	4b2e      	ldr	r3, [pc, #184]	; (8001b6c <main+0x320>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	2364      	movs	r3, #100	; 0x64
 8001aba:	492b      	ldr	r1, [pc, #172]	; (8001b68 <main+0x31c>)
 8001abc:	482c      	ldr	r0, [pc, #176]	; (8001b70 <main+0x324>)
 8001abe:	f006 fff6 	bl	8008aae <HAL_UART_Transmit>
					usart_buffer_length, 100);
		}

		uint8_t idx = argmax(out_data, AI_SPEECH_COMMANDS_MODEL_OUT_1_SIZE);
 8001ac2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001ac6:	3b10      	subs	r3, #16
 8001ac8:	2126      	movs	r1, #38	; 0x26
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff fb4e 	bl	800116c <argmax>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	f507 42a7 	add.w	r2, r7, #21376	; 0x5380
 8001ad6:	f102 0273 	add.w	r2, r2, #115	; 0x73
 8001ada:	7013      	strb	r3, [r2, #0]

		char *word = get_word(idx);
 8001adc:	f507 43a7 	add.w	r3, r7, #21376	; 0x5380
 8001ae0:	f103 0373 	add.w	r3, r3, #115	; 0x73
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff fb80 	bl	80011ec <get_word>
 8001aec:	f507 43a7 	add.w	r3, r7, #21376	; 0x5380
 8001af0:	f103 036c 	add.w	r3, r3, #108	; 0x6c
 8001af4:	6018      	str	r0, [r3, #0]

		print_words = 1;
 8001af6:	4b22      	ldr	r3, [pc, #136]	; (8001b80 <main+0x334>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	701a      	strb	r2, [r3, #0]

		recognize_commands(word);
 8001afc:	f507 43a7 	add.w	r3, r7, #21376	; 0x5380
 8001b00:	f103 036c 	add.w	r3, r3, #108	; 0x6c
 8001b04:	6818      	ldr	r0, [r3, #0]
 8001b06:	f7ff fc71 	bl	80013ec <recognize_commands>
		//display_words_enabled = 1; // only for debug -> to remove

		if (display_words_enabled) {
 8001b0a:	4b1e      	ldr	r3, [pc, #120]	; (8001b84 <main+0x338>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d090      	beq.n	8001a34 <main+0x1e8>
			// Do not print ON and VISUAL, since `recognize_commands` prints special messages for them
			if (print_words) {
 8001b12:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <main+0x334>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d08c      	beq.n	8001a34 <main+0x1e8>
				// Print output of neural network
				usart_buffer_length = sprintf(usart_buffer, "%d %s\r\n", idx,
 8001b1a:	f507 43a7 	add.w	r3, r7, #21376	; 0x5380
 8001b1e:	f103 0373 	add.w	r3, r3, #115	; 0x73
 8001b22:	781a      	ldrb	r2, [r3, #0]
 8001b24:	f507 43a7 	add.w	r3, r7, #21376	; 0x5380
 8001b28:	f103 036c 	add.w	r3, r3, #108	; 0x6c
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4916      	ldr	r1, [pc, #88]	; (8001b88 <main+0x33c>)
 8001b30:	480d      	ldr	r0, [pc, #52]	; (8001b68 <main+0x31c>)
 8001b32:	f00f fd63 	bl	80115fc <siprintf>
 8001b36:	4603      	mov	r3, r0
 8001b38:	4a0c      	ldr	r2, [pc, #48]	; (8001b6c <main+0x320>)
 8001b3a:	6013      	str	r3, [r2, #0]
						word);
				HAL_UART_Transmit(&huart2, (uint8_t*) usart_buffer,
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <main+0x320>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	2364      	movs	r3, #100	; 0x64
 8001b44:	4908      	ldr	r1, [pc, #32]	; (8001b68 <main+0x31c>)
 8001b46:	480a      	ldr	r0, [pc, #40]	; (8001b70 <main+0x324>)
 8001b48:	f006 ffb1 	bl	8008aae <HAL_UART_Transmit>
	while (1) {
 8001b4c:	e772      	b.n	8001a34 <main+0x1e8>
 8001b4e:	bf00      	nop
 8001b50:	08017010 	.word	0x08017010
 8001b54:	08017028 	.word	0x08017028
 8001b58:	40040440 	.word	0x40040440
 8001b5c:	0002b2f8 	.word	0x0002b2f8
 8001b60:	00040440 	.word	0x00040440
 8001b64:	08016f98 	.word	0x08016f98
 8001b68:	2000b85c 	.word	0x2000b85c
 8001b6c:	20001200 	.word	0x20001200
 8001b70:	200138c8 	.word	0x200138c8
 8001b74:	08016fc0 	.word	0x08016fc0
 8001b78:	20001330 	.word	0x20001330
 8001b7c:	08016fe4 	.word	0x08016fe4
 8001b80:	2000049c 	.word	0x2000049c
 8001b84:	20001204 	.word	0x20001204
 8001b88:	08017008 	.word	0x08017008

08001b8c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b094      	sub	sp, #80	; 0x50
 8001b90:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b92:	f107 0320 	add.w	r3, r7, #32
 8001b96:	2230      	movs	r2, #48	; 0x30
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f00e fc92 	bl	80104c4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001ba0:	f107 030c 	add.w	r3, r7, #12
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]

	/** Macro to configure the PLL multiplication factor
	 */
	__HAL_RCC_PLL_PLLM_CONFIG(10);
 8001bb0:	4b2b      	ldr	r3, [pc, #172]	; (8001c60 <SystemClock_Config+0xd4>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bb8:	4a29      	ldr	r2, [pc, #164]	; (8001c60 <SystemClock_Config+0xd4>)
 8001bba:	f043 030a 	orr.w	r3, r3, #10
 8001bbe:	6053      	str	r3, [r2, #4]
	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8001bc0:	4b27      	ldr	r3, [pc, #156]	; (8001c60 <SystemClock_Config+0xd4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	4a26      	ldr	r2, [pc, #152]	; (8001c60 <SystemClock_Config+0xd4>)
 8001bc6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001bca:	6053      	str	r3, [r2, #4]
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	4b23      	ldr	r3, [pc, #140]	; (8001c60 <SystemClock_Config+0xd4>)
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd4:	4a22      	ldr	r2, [pc, #136]	; (8001c60 <SystemClock_Config+0xd4>)
 8001bd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bda:	6413      	str	r3, [r2, #64]	; 0x40
 8001bdc:	4b20      	ldr	r3, [pc, #128]	; (8001c60 <SystemClock_Config+0xd4>)
 8001bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be4:	60bb      	str	r3, [r7, #8]
 8001be6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001be8:	2300      	movs	r3, #0
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <SystemClock_Config+0xd8>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a1c      	ldr	r2, [pc, #112]	; (8001c64 <SystemClock_Config+0xd8>)
 8001bf2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	4b1a      	ldr	r3, [pc, #104]	; (8001c64 <SystemClock_Config+0xd8>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c00:	607b      	str	r3, [r7, #4]
 8001c02:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c04:	2302      	movs	r3, #2
 8001c06:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c0c:	2310      	movs	r3, #16
 8001c0e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c10:	2300      	movs	r3, #0
 8001c12:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c14:	2300      	movs	r3, #0
 8001c16:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001c18:	f107 0320 	add.w	r3, r7, #32
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f006 f865 	bl	8007cec <HAL_RCC_OscConfig>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <SystemClock_Config+0xa0>
		Error_Handler();
 8001c28:	f000 fa60 	bl	80020ec <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001c2c:	230f      	movs	r3, #15
 8001c2e:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c30:	2300      	movs	r3, #0
 8001c32:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001c40:	f107 030c 	add.w	r3, r7, #12
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f006 fac8 	bl	80081dc <HAL_RCC_ClockConfig>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <SystemClock_Config+0xca>
		Error_Handler();
 8001c52:	f000 fa4b 	bl	80020ec <Error_Handler>
	}
}
 8001c56:	bf00      	nop
 8001c58:	3750      	adds	r7, #80	; 0x50
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40007000 	.word	0x40007000

08001c68 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8001c6c:	4b0a      	ldr	r3, [pc, #40]	; (8001c98 <MX_CRC_Init+0x30>)
 8001c6e:	4a0b      	ldr	r2, [pc, #44]	; (8001c9c <MX_CRC_Init+0x34>)
 8001c70:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 8001c72:	4809      	ldr	r0, [pc, #36]	; (8001c98 <MX_CRC_Init+0x30>)
 8001c74:	f003 ffdb 	bl	8005c2e <HAL_CRC_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_CRC_Init+0x1a>
		Error_Handler();
 8001c7e:	f000 fa35 	bl	80020ec <Error_Handler>
	}
	__HAL_CRC_DR_RESET(&hcrc);
 8001c82:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <MX_CRC_Init+0x30>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	4b03      	ldr	r3, [pc, #12]	; (8001c98 <MX_CRC_Init+0x30>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f042 0201 	orr.w	r2, r2, #1
 8001c90:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	200095f4 	.word	0x200095f4
 8001c9c:	40023000 	.word	0x40023000

08001ca0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001ca4:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001ca6:	4a13      	ldr	r2, [pc, #76]	; (8001cf4 <MX_I2C1_Init+0x54>)
 8001ca8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001caa:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001cac:	4a12      	ldr	r2, [pc, #72]	; (8001cf8 <MX_I2C1_Init+0x58>)
 8001cae:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cb0:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001cbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cc2:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001cca:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cd0:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cd6:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001cdc:	4804      	ldr	r0, [pc, #16]	; (8001cf0 <MX_I2C1_Init+0x50>)
 8001cde:	f004 fef1 	bl	8006ac4 <HAL_I2C_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001ce8:	f000 fa00 	bl	80020ec <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001cec:	bf00      	nop
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	200095a0 	.word	0x200095a0
 8001cf4:	40005400 	.word	0x40005400
 8001cf8:	000186a0 	.word	0x000186a0

08001cfc <MX_I2S2_Init>:
/**
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 8001d00:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d02:	4a14      	ldr	r2, [pc, #80]	; (8001d54 <MX_I2S2_Init+0x58>)
 8001d04:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8001d06:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d08:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001d0c:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001d0e:	4b10      	ldr	r3, [pc, #64]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001d14:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d16:	2203      	movs	r2, #3
 8001d18:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001d1a:	4b0d      	ldr	r3, [pc, #52]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8001d20:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d22:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001d26:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001d28:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 8001d3a:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_I2S2_Init+0x54>)
 8001d3c:	f005 f806 	bl	8006d4c <HAL_I2S_Init>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_I2S2_Init+0x4e>
		Error_Handler();
 8001d46:	f000 f9d1 	bl	80020ec <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20013b3c 	.word	0x20013b3c
 8001d54:	40003800 	.word	0x40003800

08001d58 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001d5c:	4b17      	ldr	r3, [pc, #92]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d5e:	4a18      	ldr	r2, [pc, #96]	; (8001dc0 <MX_SPI1_Init+0x68>)
 8001d60:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d62:	4b16      	ldr	r3, [pc, #88]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d68:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d6a:	4b14      	ldr	r3, [pc, #80]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d76:	4b11      	ldr	r3, [pc, #68]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d82:	4b0e      	ldr	r3, [pc, #56]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d88:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d8a:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d90:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d96:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d9c:	4b07      	ldr	r3, [pc, #28]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001da4:	220a      	movs	r2, #10
 8001da6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001da8:	4804      	ldr	r0, [pc, #16]	; (8001dbc <MX_SPI1_Init+0x64>)
 8001daa:	f006 fd7b 	bl	80088a4 <HAL_SPI_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_SPI1_Init+0x60>
		Error_Handler();
 8001db4:	f000 f99a 	bl	80020ec <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001db8:	bf00      	nop
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20011870 	.word	0x20011870
 8001dc0:	40013000 	.word	0x40013000

08001dc4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001dc8:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001dca:	4a12      	ldr	r2, [pc, #72]	; (8001e14 <MX_USART2_UART_Init+0x50>)
 8001dcc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001dce:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001dd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dd4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001ddc:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001de2:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001de8:	4b09      	ldr	r3, [pc, #36]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001dea:	220c      	movs	r2, #12
 8001dec:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dee:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df4:	4b06      	ldr	r3, [pc, #24]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001dfa:	4805      	ldr	r0, [pc, #20]	; (8001e10 <MX_USART2_UART_Init+0x4c>)
 8001dfc:	f006 fddb 	bl	80089b6 <HAL_UART_Init>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8001e06:	f000 f971 	bl	80020ec <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	200138c8 	.word	0x200138c8
 8001e14:	40004400 	.word	0x40004400

08001e18 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	607b      	str	r3, [r7, #4]
 8001e22:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <MX_DMA_Init+0x3c>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	4a0b      	ldr	r2, [pc, #44]	; (8001e54 <MX_DMA_Init+0x3c>)
 8001e28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <MX_DMA_Init+0x3c>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	200e      	movs	r0, #14
 8001e40:	f003 febf 	bl	8005bc2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001e44:	200e      	movs	r0, #14
 8001e46:	f003 fed8 	bl	8005bfa <HAL_NVIC_EnableIRQ>

}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40023800 	.word	0x40023800

08001e58 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b08a      	sub	sp, #40	; 0x28
 8001e5c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	60da      	str	r2, [r3, #12]
 8001e6c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
 8001e72:	4b32      	ldr	r3, [pc, #200]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	4a31      	ldr	r2, [pc, #196]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001e78:	f043 0304 	orr.w	r3, r3, #4
 8001e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7e:	4b2f      	ldr	r3, [pc, #188]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f003 0304 	and.w	r3, r3, #4
 8001e86:	613b      	str	r3, [r7, #16]
 8001e88:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	4b2b      	ldr	r3, [pc, #172]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	4a2a      	ldr	r2, [pc, #168]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001e94:	f043 0301 	orr.w	r3, r3, #1
 8001e98:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9a:	4b28      	ldr	r3, [pc, #160]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	4b24      	ldr	r3, [pc, #144]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a23      	ldr	r2, [pc, #140]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001eb0:	f043 0302 	orr.w	r3, r3, #2
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b21      	ldr	r3, [pc, #132]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	4b1d      	ldr	r3, [pc, #116]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	4a1c      	ldr	r2, [pc, #112]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001ecc:	f043 0308 	orr.w	r3, r3, #8
 8001ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed2:	4b1a      	ldr	r3, [pc, #104]	; (8001f3c <MX_GPIO_Init+0xe4>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f003 0308 	and.w	r3, r3, #8
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin,
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001ee4:	4816      	ldr	r0, [pc, #88]	; (8001f40 <MX_GPIO_Init+0xe8>)
 8001ee6:	f004 fd95 	bl	8006a14 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001eea:	2301      	movs	r3, #1
 8001eec:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001eee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001ef2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef8:	f107 0314 	add.w	r3, r7, #20
 8001efc:	4619      	mov	r1, r3
 8001efe:	4811      	ldr	r0, [pc, #68]	; (8001f44 <MX_GPIO_Init+0xec>)
 8001f00:	f004 faf0 	bl	80064e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin;
 8001f04:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001f08:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f12:	2300      	movs	r3, #0
 8001f14:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f16:	f107 0314 	add.w	r3, r7, #20
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4808      	ldr	r0, [pc, #32]	; (8001f40 <MX_GPIO_Init+0xe8>)
 8001f1e:	f004 fae1 	bl	80064e4 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001f22:	2200      	movs	r2, #0
 8001f24:	2100      	movs	r1, #0
 8001f26:	2006      	movs	r0, #6
 8001f28:	f003 fe4b 	bl	8005bc2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001f2c:	2006      	movs	r0, #6
 8001f2e:	f003 fe64 	bl	8005bfa <HAL_NVIC_EnableIRQ>

}
 8001f32:	bf00      	nop
 8001f34:	3728      	adds	r7, #40	; 0x28
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020c00 	.word	0x40020c00
 8001f44:	40020000 	.word	0x40020000

08001f48 <Preprocessing_Init>:

/* USER CODE BEGIN 4 */

void Preprocessing_Init(void) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	/* Init window function */
	if (Window_Init(window_func_buffer, FRAME_LEN, WINDOW_HANN) != 0) {
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f52:	484e      	ldr	r0, [pc, #312]	; (800208c <Preprocessing_Init+0x144>)
 8001f54:	f008 f954 	bl	800a200 <Window_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d000      	beq.n	8001f60 <Preprocessing_Init+0x18>
		//debug("ERROR: window init failed\r\n");
		while (1)
 8001f5e:	e7fe      	b.n	8001f5e <Preprocessing_Init+0x16>
			;
	}

	/* Init RFFT */
	arm_rfft_fast_init_f32(&rfft, FFT_LEN);
 8001f60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f64:	484a      	ldr	r0, [pc, #296]	; (8002090 <Preprocessing_Init+0x148>)
 8001f66:	f003 fc55 	bl	8005814 <arm_rfft_fast_init_f32>

	/* Init mel filterbank */
	mel_filter.pStartIndices = mel_filter_start_indices;
 8001f6a:	4b4a      	ldr	r3, [pc, #296]	; (8002094 <Preprocessing_Init+0x14c>)
 8001f6c:	4a4a      	ldr	r2, [pc, #296]	; (8002098 <Preprocessing_Init+0x150>)
 8001f6e:	601a      	str	r2, [r3, #0]
	mel_filter.pStopIndices = mel_filter_stop_indices;
 8001f70:	4b48      	ldr	r3, [pc, #288]	; (8002094 <Preprocessing_Init+0x14c>)
 8001f72:	4a4a      	ldr	r2, [pc, #296]	; (800209c <Preprocessing_Init+0x154>)
 8001f74:	605a      	str	r2, [r3, #4]
	mel_filter.pCoefficients = mel_filter_coefs;
 8001f76:	4b47      	ldr	r3, [pc, #284]	; (8002094 <Preprocessing_Init+0x14c>)
 8001f78:	4a49      	ldr	r2, [pc, #292]	; (80020a0 <Preprocessing_Init+0x158>)
 8001f7a:	609a      	str	r2, [r3, #8]
	mel_filter.NumMels = NUM_MELS;
 8001f7c:	4b45      	ldr	r3, [pc, #276]	; (8002094 <Preprocessing_Init+0x14c>)
 8001f7e:	2280      	movs	r2, #128	; 0x80
 8001f80:	611a      	str	r2, [r3, #16]
	mel_filter.FFTLen = FFT_LEN;
 8001f82:	4b44      	ldr	r3, [pc, #272]	; (8002094 <Preprocessing_Init+0x14c>)
 8001f84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f88:	615a      	str	r2, [r3, #20]
	mel_filter.SampRate = SAMPLE_RATE;
 8001f8a:	4b42      	ldr	r3, [pc, #264]	; (8002094 <Preprocessing_Init+0x14c>)
 8001f8c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001f90:	619a      	str	r2, [r3, #24]
	mel_filter.FMin = 0.0;
 8001f92:	4b40      	ldr	r3, [pc, #256]	; (8002094 <Preprocessing_Init+0x14c>)
 8001f94:	f04f 0200 	mov.w	r2, #0
 8001f98:	61da      	str	r2, [r3, #28]
	mel_filter.FMax = mel_filter.SampRate / 2.0;
 8001f9a:	4b3e      	ldr	r3, [pc, #248]	; (8002094 <Preprocessing_Init+0x14c>)
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe fac0 	bl	8000524 <__aeabi_ui2d>
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fac:	f7fe fc5e 	bl	800086c <__aeabi_ddiv>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4610      	mov	r0, r2
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	f7fe fe26 	bl	8000c08 <__aeabi_d2f>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	4a35      	ldr	r2, [pc, #212]	; (8002094 <Preprocessing_Init+0x14c>)
 8001fc0:	6213      	str	r3, [r2, #32]
	mel_filter.Formula = MEL_SLANEY;
 8001fc2:	4b34      	ldr	r3, [pc, #208]	; (8002094 <Preprocessing_Init+0x14c>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	mel_filter.Normalize = 1;
 8001fca:	4b32      	ldr	r3, [pc, #200]	; (8002094 <Preprocessing_Init+0x14c>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	629a      	str	r2, [r3, #40]	; 0x28
	mel_filter.Mel2F = 1;
 8001fd0:	4b30      	ldr	r3, [pc, #192]	; (8002094 <Preprocessing_Init+0x14c>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	62da      	str	r2, [r3, #44]	; 0x2c
	MelFilterbank_Init(&mel_filter);
 8001fd6:	482f      	ldr	r0, [pc, #188]	; (8002094 <Preprocessing_Init+0x14c>)
 8001fd8:	f007 fe38 	bl	8009c4c <MelFilterbank_Init>
	if (mel_filter.CoefficientsLength != NUM_MEL_COEFS) {
 8001fdc:	4b2d      	ldr	r3, [pc, #180]	; (8002094 <Preprocessing_Init+0x14c>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	f240 72e4 	movw	r2, #2020	; 0x7e4
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d000      	beq.n	8001fea <Preprocessing_Init+0xa2>
		//debug("ERROR: MelFilterbank init failed\r\n");
		while (1)
 8001fe8:	e7fe      	b.n	8001fe8 <Preprocessing_Init+0xa0>
			; /* Adjust NUM_MEL_COEFS to match S_MelFilter.CoefficientsLength */
	}

	/* Init DCT operation */
	dct.NumFilters = NUM_MFCC;
 8001fea:	4b2e      	ldr	r3, [pc, #184]	; (80020a4 <Preprocessing_Init+0x15c>)
 8001fec:	2210      	movs	r2, #16
 8001fee:	601a      	str	r2, [r3, #0]
	dct.NumInputs = NUM_MELS;
 8001ff0:	4b2c      	ldr	r3, [pc, #176]	; (80020a4 <Preprocessing_Init+0x15c>)
 8001ff2:	2280      	movs	r2, #128	; 0x80
 8001ff4:	605a      	str	r2, [r3, #4]
	dct.Type = DCT_TYPE_II_ORTHO;
 8001ff6:	4b2b      	ldr	r3, [pc, #172]	; (80020a4 <Preprocessing_Init+0x15c>)
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	721a      	strb	r2, [r3, #8]
	dct.RemoveDCTZero = 0;
 8001ffc:	4b29      	ldr	r3, [pc, #164]	; (80020a4 <Preprocessing_Init+0x15c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	60da      	str	r2, [r3, #12]
	dct.pDCTCoefs = dct_coefs_buffer;
 8002002:	4b28      	ldr	r3, [pc, #160]	; (80020a4 <Preprocessing_Init+0x15c>)
 8002004:	4a28      	ldr	r2, [pc, #160]	; (80020a8 <Preprocessing_Init+0x160>)
 8002006:	611a      	str	r2, [r3, #16]
	if (DCT_Init(&dct) != 0) {
 8002008:	4826      	ldr	r0, [pc, #152]	; (80020a4 <Preprocessing_Init+0x15c>)
 800200a:	f007 f819 	bl	8009040 <DCT_Init>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d000      	beq.n	8002016 <Preprocessing_Init+0xce>
		//debug("ERROR: DCT init failed\r\n");
		while (1)
 8002014:	e7fe      	b.n	8002014 <Preprocessing_Init+0xcc>
			;
	}

	/* Init Spectrogram */
	spectrogram.pRfft = &rfft;
 8002016:	4b25      	ldr	r3, [pc, #148]	; (80020ac <Preprocessing_Init+0x164>)
 8002018:	4a1d      	ldr	r2, [pc, #116]	; (8002090 <Preprocessing_Init+0x148>)
 800201a:	601a      	str	r2, [r3, #0]
	spectrogram.Type = SPECTRUM_TYPE_POWER;
 800201c:	4b23      	ldr	r3, [pc, #140]	; (80020ac <Preprocessing_Init+0x164>)
 800201e:	2201      	movs	r2, #1
 8002020:	711a      	strb	r2, [r3, #4]
	spectrogram.pWindow = window_func_buffer;
 8002022:	4b22      	ldr	r3, [pc, #136]	; (80020ac <Preprocessing_Init+0x164>)
 8002024:	4a19      	ldr	r2, [pc, #100]	; (800208c <Preprocessing_Init+0x144>)
 8002026:	609a      	str	r2, [r3, #8]
	spectrogram.SampRate = SAMPLE_RATE;
 8002028:	4b20      	ldr	r3, [pc, #128]	; (80020ac <Preprocessing_Init+0x164>)
 800202a:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800202e:	60da      	str	r2, [r3, #12]
	spectrogram.FrameLen = FRAME_LEN;
 8002030:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <Preprocessing_Init+0x164>)
 8002032:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002036:	611a      	str	r2, [r3, #16]
	spectrogram.FFTLen = FFT_LEN;
 8002038:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <Preprocessing_Init+0x164>)
 800203a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800203e:	615a      	str	r2, [r3, #20]
	spectrogram.pScratch = spectrogram_scratch_buffer;
 8002040:	4b1a      	ldr	r3, [pc, #104]	; (80020ac <Preprocessing_Init+0x164>)
 8002042:	4a1b      	ldr	r2, [pc, #108]	; (80020b0 <Preprocessing_Init+0x168>)
 8002044:	619a      	str	r2, [r3, #24]

	/* Init MelSpectrogram */
	mel_spectrogram.SpectrogramConf = &spectrogram;
 8002046:	4b1b      	ldr	r3, [pc, #108]	; (80020b4 <Preprocessing_Init+0x16c>)
 8002048:	4a18      	ldr	r2, [pc, #96]	; (80020ac <Preprocessing_Init+0x164>)
 800204a:	601a      	str	r2, [r3, #0]
	mel_spectrogram.MelFilter = &mel_filter;
 800204c:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <Preprocessing_Init+0x16c>)
 800204e:	4a11      	ldr	r2, [pc, #68]	; (8002094 <Preprocessing_Init+0x14c>)
 8002050:	605a      	str	r2, [r3, #4]

	/* Init LogMelSpectrogram */
	log_mel_spectrogram.MelSpectrogramConf = &mel_spectrogram;
 8002052:	4b19      	ldr	r3, [pc, #100]	; (80020b8 <Preprocessing_Init+0x170>)
 8002054:	4a17      	ldr	r2, [pc, #92]	; (80020b4 <Preprocessing_Init+0x16c>)
 8002056:	601a      	str	r2, [r3, #0]
	log_mel_spectrogram.LogFormula = LOGMELSPECTROGRAM_SCALE_DB;
 8002058:	4b17      	ldr	r3, [pc, #92]	; (80020b8 <Preprocessing_Init+0x170>)
 800205a:	2200      	movs	r2, #0
 800205c:	711a      	strb	r2, [r3, #4]
	log_mel_spectrogram.Ref = 1.0;
 800205e:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <Preprocessing_Init+0x170>)
 8002060:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002064:	609a      	str	r2, [r3, #8]
	log_mel_spectrogram.TopdB = HUGE_VALF;
 8002066:	4b14      	ldr	r3, [pc, #80]	; (80020b8 <Preprocessing_Init+0x170>)
 8002068:	f04f 42ff 	mov.w	r2, #2139095040	; 0x7f800000
 800206c:	60da      	str	r2, [r3, #12]

	/* Init MFCC */
	mfcc.LogMelConf = &log_mel_spectrogram;
 800206e:	4b13      	ldr	r3, [pc, #76]	; (80020bc <Preprocessing_Init+0x174>)
 8002070:	4a11      	ldr	r2, [pc, #68]	; (80020b8 <Preprocessing_Init+0x170>)
 8002072:	601a      	str	r2, [r3, #0]
	mfcc.pDCT = &dct;
 8002074:	4b11      	ldr	r3, [pc, #68]	; (80020bc <Preprocessing_Init+0x174>)
 8002076:	4a0b      	ldr	r2, [pc, #44]	; (80020a4 <Preprocessing_Init+0x15c>)
 8002078:	605a      	str	r2, [r3, #4]
	mfcc.NumMfccCoefs = NUM_MFCC; //20
 800207a:	4b10      	ldr	r3, [pc, #64]	; (80020bc <Preprocessing_Init+0x174>)
 800207c:	2210      	movs	r2, #16
 800207e:	609a      	str	r2, [r3, #8]
	mfcc.pScratch = mfcc_scratch_buffer;
 8002080:	4b0e      	ldr	r3, [pc, #56]	; (80020bc <Preprocessing_Init+0x174>)
 8002082:	4a0f      	ldr	r2, [pc, #60]	; (80020c0 <Preprocessing_Init+0x178>)
 8002084:	60da      	str	r2, [r3, #12]
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	2000985c 	.word	0x2000985c
 8002090:	2000b8c0 	.word	0x2000b8c0
 8002094:	2000b890 	.word	0x2000b890
 8002098:	20009350 	.word	0x20009350
 800209c:	2000965c 	.word	0x2000965c
 80020a0:	2000f8e0 	.word	0x2000f8e0
 80020a4:	20013b28 	.word	0x20013b28
 80020a8:	2000d8e0 	.word	0x2000d8e0
 80020ac:	20013b0c 	.word	0x20013b0c
 80020b0:	2000b8e0 	.word	0x2000b8e0
 80020b4:	2000b8d8 	.word	0x2000b8d8
 80020b8:	20009340 	.word	0x20009340
 80020bc:	20009590 	.word	0x20009590
 80020c0:	2001390c 	.word	0x2001390c

080020c4 <SleepMode>:
 if (GPIO_Pin == GPIO_PIN_0) {
 button_pressed = 1;
 }
 }*/

void SleepMode(void) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
	HAL_UART_DeInit(&huart2);
 80020c8:	4807      	ldr	r0, [pc, #28]	; (80020e8 <SleepMode+0x24>)
 80020ca:	f006 fcc1 	bl	8008a50 <HAL_UART_DeInit>

	/* Suspend Tick increment to prevent wakeup by Systick interrupt.
	 Otherwise the Systick interrupt will wake up the device within 1ms (HAL time base) */
	HAL_SuspendTick();
 80020ce:	f003 fc7d 	bl	80059cc <HAL_SuspendTick>

	/* Request to enter SLEEP mode */
	HAL_PWR_EnterSLEEPMode(0, PWR_SLEEPENTRY_WFI);
 80020d2:	2101      	movs	r1, #1
 80020d4:	2000      	movs	r0, #0
 80020d6:	f005 fded 	bl	8007cb4 <HAL_PWR_EnterSLEEPMode>

	/* Resume Tick interrupt if disabled prior to sleep mode entry*/
	HAL_ResumeTick();
 80020da:	f003 fc87 	bl	80059ec <HAL_ResumeTick>

	/* Reinitialize UART2 */
	MX_USART2_UART_Init();
 80020de:	f7ff fe71 	bl	8001dc4 <MX_USART2_UART_Init>
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	200138c8 	.word	0x200138c8

080020ec <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f0:	b672      	cpsid	i
}
 80020f2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80020f4:	e7fe      	b.n	80020f4 <Error_Handler+0x8>
	...

080020f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	607b      	str	r3, [r7, #4]
 8002102:	4b10      	ldr	r3, [pc, #64]	; (8002144 <HAL_MspInit+0x4c>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002106:	4a0f      	ldr	r2, [pc, #60]	; (8002144 <HAL_MspInit+0x4c>)
 8002108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800210c:	6453      	str	r3, [r2, #68]	; 0x44
 800210e:	4b0d      	ldr	r3, [pc, #52]	; (8002144 <HAL_MspInit+0x4c>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002116:	607b      	str	r3, [r7, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	603b      	str	r3, [r7, #0]
 800211e:	4b09      	ldr	r3, [pc, #36]	; (8002144 <HAL_MspInit+0x4c>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	4a08      	ldr	r2, [pc, #32]	; (8002144 <HAL_MspInit+0x4c>)
 8002124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002128:	6413      	str	r3, [r2, #64]	; 0x40
 800212a:	4b06      	ldr	r3, [pc, #24]	; (8002144 <HAL_MspInit+0x4c>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002132:	603b      	str	r3, [r7, #0]
 8002134:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	40023800 	.word	0x40023800

08002148 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a0b      	ldr	r2, [pc, #44]	; (8002184 <HAL_CRC_MspInit+0x3c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d10d      	bne.n	8002176 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <HAL_CRC_MspInit+0x40>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a09      	ldr	r2, [pc, #36]	; (8002188 <HAL_CRC_MspInit+0x40>)
 8002164:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b07      	ldr	r3, [pc, #28]	; (8002188 <HAL_CRC_MspInit+0x40>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002176:	bf00      	nop
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	40023000 	.word	0x40023000
 8002188:	40023800 	.word	0x40023800

0800218c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b08a      	sub	sp, #40	; 0x28
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002194:	f107 0314 	add.w	r3, r7, #20
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a19      	ldr	r2, [pc, #100]	; (8002210 <HAL_I2C_MspInit+0x84>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d12b      	bne.n	8002206 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	4b18      	ldr	r3, [pc, #96]	; (8002214 <HAL_I2C_MspInit+0x88>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	4a17      	ldr	r2, [pc, #92]	; (8002214 <HAL_I2C_MspInit+0x88>)
 80021b8:	f043 0302 	orr.w	r3, r3, #2
 80021bc:	6313      	str	r3, [r2, #48]	; 0x30
 80021be:	4b15      	ldr	r3, [pc, #84]	; (8002214 <HAL_I2C_MspInit+0x88>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	613b      	str	r3, [r7, #16]
 80021c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021ca:	23c0      	movs	r3, #192	; 0xc0
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ce:	2312      	movs	r3, #18
 80021d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d6:	2303      	movs	r3, #3
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021da:	2304      	movs	r3, #4
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021de:	f107 0314 	add.w	r3, r7, #20
 80021e2:	4619      	mov	r1, r3
 80021e4:	480c      	ldr	r0, [pc, #48]	; (8002218 <HAL_I2C_MspInit+0x8c>)
 80021e6:	f004 f97d 	bl	80064e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	4b09      	ldr	r3, [pc, #36]	; (8002214 <HAL_I2C_MspInit+0x88>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	4a08      	ldr	r2, [pc, #32]	; (8002214 <HAL_I2C_MspInit+0x88>)
 80021f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021f8:	6413      	str	r3, [r2, #64]	; 0x40
 80021fa:	4b06      	ldr	r3, [pc, #24]	; (8002214 <HAL_I2C_MspInit+0x88>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002206:	bf00      	nop
 8002208:	3728      	adds	r7, #40	; 0x28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40005400 	.word	0x40005400
 8002214:	40023800 	.word	0x40023800
 8002218:	40020400 	.word	0x40020400

0800221c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08e      	sub	sp, #56	; 0x38
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002234:	f107 0314 	add.w	r3, r7, #20
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a4a      	ldr	r2, [pc, #296]	; (8002370 <HAL_I2S_MspInit+0x154>)
 8002248:	4293      	cmp	r3, r2
 800224a:	f040 808c 	bne.w	8002366 <HAL_I2S_MspInit+0x14a>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800224e:	2301      	movs	r3, #1
 8002250:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8002252:	23c0      	movs	r3, #192	; 0xc0
 8002254:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 5;
 8002256:	2305      	movs	r3, #5
 8002258:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800225a:	f107 0314 	add.w	r3, r7, #20
 800225e:	4618      	mov	r0, r3
 8002260:	f006 f9b6 	bl	80085d0 <HAL_RCCEx_PeriphCLKConfig>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800226a:	f7ff ff3f 	bl	80020ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	4b40      	ldr	r3, [pc, #256]	; (8002374 <HAL_I2S_MspInit+0x158>)
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	4a3f      	ldr	r2, [pc, #252]	; (8002374 <HAL_I2S_MspInit+0x158>)
 8002278:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800227c:	6413      	str	r3, [r2, #64]	; 0x40
 800227e:	4b3d      	ldr	r3, [pc, #244]	; (8002374 <HAL_I2S_MspInit+0x158>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002286:	613b      	str	r3, [r7, #16]
 8002288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b39      	ldr	r3, [pc, #228]	; (8002374 <HAL_I2S_MspInit+0x158>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	4a38      	ldr	r2, [pc, #224]	; (8002374 <HAL_I2S_MspInit+0x158>)
 8002294:	f043 0304 	orr.w	r3, r3, #4
 8002298:	6313      	str	r3, [r2, #48]	; 0x30
 800229a:	4b36      	ldr	r3, [pc, #216]	; (8002374 <HAL_I2S_MspInit+0x158>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	f003 0304 	and.w	r3, r3, #4
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	4b32      	ldr	r3, [pc, #200]	; (8002374 <HAL_I2S_MspInit+0x158>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	4a31      	ldr	r2, [pc, #196]	; (8002374 <HAL_I2S_MspInit+0x158>)
 80022b0:	f043 0302 	orr.w	r3, r3, #2
 80022b4:	6313      	str	r3, [r2, #48]	; 0x30
 80022b6:	4b2f      	ldr	r3, [pc, #188]	; (8002374 <HAL_I2S_MspInit+0x158>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80022c2:	2308      	movs	r3, #8
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c6:	2302      	movs	r3, #2
 80022c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ce:	2300      	movs	r3, #0
 80022d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80022d2:	2305      	movs	r3, #5
 80022d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022da:	4619      	mov	r1, r3
 80022dc:	4826      	ldr	r0, [pc, #152]	; (8002378 <HAL_I2S_MspInit+0x15c>)
 80022de:	f004 f901 	bl	80064e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80022e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e8:	2302      	movs	r3, #2
 80022ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f0:	2300      	movs	r3, #0
 80022f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80022f4:	2305      	movs	r3, #5
 80022f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022fc:	4619      	mov	r1, r3
 80022fe:	481f      	ldr	r0, [pc, #124]	; (800237c <HAL_I2S_MspInit+0x160>)
 8002300:	f004 f8f0 	bl	80064e4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002304:	4b1e      	ldr	r3, [pc, #120]	; (8002380 <HAL_I2S_MspInit+0x164>)
 8002306:	4a1f      	ldr	r2, [pc, #124]	; (8002384 <HAL_I2S_MspInit+0x168>)
 8002308:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800230a:	4b1d      	ldr	r3, [pc, #116]	; (8002380 <HAL_I2S_MspInit+0x164>)
 800230c:	2200      	movs	r2, #0
 800230e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002310:	4b1b      	ldr	r3, [pc, #108]	; (8002380 <HAL_I2S_MspInit+0x164>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002316:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <HAL_I2S_MspInit+0x164>)
 8002318:	2200      	movs	r2, #0
 800231a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800231c:	4b18      	ldr	r3, [pc, #96]	; (8002380 <HAL_I2S_MspInit+0x164>)
 800231e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002322:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002324:	4b16      	ldr	r3, [pc, #88]	; (8002380 <HAL_I2S_MspInit+0x164>)
 8002326:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800232a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800232c:	4b14      	ldr	r3, [pc, #80]	; (8002380 <HAL_I2S_MspInit+0x164>)
 800232e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002332:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_I2S_MspInit+0x164>)
 8002336:	f44f 7280 	mov.w	r2, #256	; 0x100
 800233a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800233c:	4b10      	ldr	r3, [pc, #64]	; (8002380 <HAL_I2S_MspInit+0x164>)
 800233e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002342:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002344:	4b0e      	ldr	r3, [pc, #56]	; (8002380 <HAL_I2S_MspInit+0x164>)
 8002346:	2200      	movs	r2, #0
 8002348:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800234a:	480d      	ldr	r0, [pc, #52]	; (8002380 <HAL_I2S_MspInit+0x164>)
 800234c:	f003 fc8c 	bl	8005c68 <HAL_DMA_Init>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8002356:	f7ff fec9 	bl	80020ec <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a08      	ldr	r2, [pc, #32]	; (8002380 <HAL_I2S_MspInit+0x164>)
 800235e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002360:	4a07      	ldr	r2, [pc, #28]	; (8002380 <HAL_I2S_MspInit+0x164>)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002366:	bf00      	nop
 8002368:	3738      	adds	r7, #56	; 0x38
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40003800 	.word	0x40003800
 8002374:	40023800 	.word	0x40023800
 8002378:	40020800 	.word	0x40020800
 800237c:	40020400 	.word	0x40020400
 8002380:	200095fc 	.word	0x200095fc
 8002384:	40026058 	.word	0x40026058

08002388 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08a      	sub	sp, #40	; 0x28
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a19      	ldr	r2, [pc, #100]	; (800240c <HAL_SPI_MspInit+0x84>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d12b      	bne.n	8002402 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	4b18      	ldr	r3, [pc, #96]	; (8002410 <HAL_SPI_MspInit+0x88>)
 80023b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b2:	4a17      	ldr	r2, [pc, #92]	; (8002410 <HAL_SPI_MspInit+0x88>)
 80023b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023b8:	6453      	str	r3, [r2, #68]	; 0x44
 80023ba:	4b15      	ldr	r3, [pc, #84]	; (8002410 <HAL_SPI_MspInit+0x88>)
 80023bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <HAL_SPI_MspInit+0x88>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	4a10      	ldr	r2, [pc, #64]	; (8002410 <HAL_SPI_MspInit+0x88>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	6313      	str	r3, [r2, #48]	; 0x30
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <HAL_SPI_MspInit+0x88>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80023e2:	23e0      	movs	r3, #224	; 0xe0
 80023e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e6:	2302      	movs	r3, #2
 80023e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ee:	2303      	movs	r3, #3
 80023f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023f2:	2305      	movs	r3, #5
 80023f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	4619      	mov	r1, r3
 80023fc:	4805      	ldr	r0, [pc, #20]	; (8002414 <HAL_SPI_MspInit+0x8c>)
 80023fe:	f004 f871 	bl	80064e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002402:	bf00      	nop
 8002404:	3728      	adds	r7, #40	; 0x28
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40013000 	.word	0x40013000
 8002410:	40023800 	.word	0x40023800
 8002414:	40020000 	.word	0x40020000

08002418 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b08a      	sub	sp, #40	; 0x28
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a19      	ldr	r2, [pc, #100]	; (800249c <HAL_UART_MspInit+0x84>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d12b      	bne.n	8002492 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	4b18      	ldr	r3, [pc, #96]	; (80024a0 <HAL_UART_MspInit+0x88>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	4a17      	ldr	r2, [pc, #92]	; (80024a0 <HAL_UART_MspInit+0x88>)
 8002444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002448:	6413      	str	r3, [r2, #64]	; 0x40
 800244a:	4b15      	ldr	r3, [pc, #84]	; (80024a0 <HAL_UART_MspInit+0x88>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002452:	613b      	str	r3, [r7, #16]
 8002454:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <HAL_UART_MspInit+0x88>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245e:	4a10      	ldr	r2, [pc, #64]	; (80024a0 <HAL_UART_MspInit+0x88>)
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	6313      	str	r3, [r2, #48]	; 0x30
 8002466:	4b0e      	ldr	r3, [pc, #56]	; (80024a0 <HAL_UART_MspInit+0x88>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002472:	230c      	movs	r3, #12
 8002474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002476:	2302      	movs	r3, #2
 8002478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800247e:	2303      	movs	r3, #3
 8002480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002482:	2307      	movs	r3, #7
 8002484:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002486:	f107 0314 	add.w	r3, r7, #20
 800248a:	4619      	mov	r1, r3
 800248c:	4805      	ldr	r0, [pc, #20]	; (80024a4 <HAL_UART_MspInit+0x8c>)
 800248e:	f004 f829 	bl	80064e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002492:	bf00      	nop
 8002494:	3728      	adds	r7, #40	; 0x28
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40004400 	.word	0x40004400
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40020000 	.word	0x40020000

080024a8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a08      	ldr	r2, [pc, #32]	; (80024d8 <HAL_UART_MspDeInit+0x30>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d109      	bne.n	80024ce <HAL_UART_MspDeInit+0x26>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80024ba:	4b08      	ldr	r3, [pc, #32]	; (80024dc <HAL_UART_MspDeInit+0x34>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024be:	4a07      	ldr	r2, [pc, #28]	; (80024dc <HAL_UART_MspDeInit+0x34>)
 80024c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80024c4:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80024c6:	210c      	movs	r1, #12
 80024c8:	4805      	ldr	r0, [pc, #20]	; (80024e0 <HAL_UART_MspDeInit+0x38>)
 80024ca:	f004 f9a7 	bl	800681c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40004400 	.word	0x40004400
 80024dc:	40023800 	.word	0x40023800
 80024e0:	40020000 	.word	0x40020000

080024e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024e8:	e7fe      	b.n	80024e8 <NMI_Handler+0x4>

080024ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024ea:	b480      	push	{r7}
 80024ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ee:	e7fe      	b.n	80024ee <HardFault_Handler+0x4>

080024f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024f4:	e7fe      	b.n	80024f4 <MemManage_Handler+0x4>

080024f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024f6:	b480      	push	{r7}
 80024f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024fa:	e7fe      	b.n	80024fa <BusFault_Handler+0x4>

080024fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002500:	e7fe      	b.n	8002500 <UsageFault_Handler+0x4>

08002502 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002502:	b480      	push	{r7}
 8002504:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800251e:	b480      	push	{r7}
 8002520:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002530:	f003 fa2c 	bl	800598c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002534:	bf00      	nop
 8002536:	bd80      	pop	{r7, pc}

08002538 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800253c:	2001      	movs	r0, #1
 800253e:	f004 fa9d 	bl	8006a7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800254c:	4802      	ldr	r0, [pc, #8]	; (8002558 <DMA1_Stream3_IRQHandler+0x10>)
 800254e:	f003 fd5f 	bl	8006010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	200095fc 	.word	0x200095fc

0800255c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002564:	4a14      	ldr	r2, [pc, #80]	; (80025b8 <_sbrk+0x5c>)
 8002566:	4b15      	ldr	r3, [pc, #84]	; (80025bc <_sbrk+0x60>)
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002570:	4b13      	ldr	r3, [pc, #76]	; (80025c0 <_sbrk+0x64>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d102      	bne.n	800257e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002578:	4b11      	ldr	r3, [pc, #68]	; (80025c0 <_sbrk+0x64>)
 800257a:	4a12      	ldr	r2, [pc, #72]	; (80025c4 <_sbrk+0x68>)
 800257c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800257e:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <_sbrk+0x64>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4413      	add	r3, r2
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	429a      	cmp	r2, r3
 800258a:	d207      	bcs.n	800259c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800258c:	f00d ff48 	bl	8010420 <__errno>
 8002590:	4603      	mov	r3, r0
 8002592:	220c      	movs	r2, #12
 8002594:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002596:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800259a:	e009      	b.n	80025b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800259c:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <_sbrk+0x64>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a2:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <_sbrk+0x64>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4413      	add	r3, r2
 80025aa:	4a05      	ldr	r2, [pc, #20]	; (80025c0 <_sbrk+0x64>)
 80025ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ae:	68fb      	ldr	r3, [r7, #12]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20020000 	.word	0x20020000
 80025bc:	00000800 	.word	0x00000800
 80025c0:	20001208 	.word	0x20001208
 80025c4:	20013d20 	.word	0x20013d20

080025c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <SystemInit+0x20>)
 80025ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d2:	4a05      	ldr	r2, [pc, #20]	; (80025e8 <SystemInit+0x20>)
 80025d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002624 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025f0:	480d      	ldr	r0, [pc, #52]	; (8002628 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025f2:	490e      	ldr	r1, [pc, #56]	; (800262c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025f4:	4a0e      	ldr	r2, [pc, #56]	; (8002630 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025f8:	e002      	b.n	8002600 <LoopCopyDataInit>

080025fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025fe:	3304      	adds	r3, #4

08002600 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002600:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002602:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002604:	d3f9      	bcc.n	80025fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002606:	4a0b      	ldr	r2, [pc, #44]	; (8002634 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002608:	4c0b      	ldr	r4, [pc, #44]	; (8002638 <LoopFillZerobss+0x26>)
  movs r3, #0
 800260a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800260c:	e001      	b.n	8002612 <LoopFillZerobss>

0800260e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800260e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002610:	3204      	adds	r2, #4

08002612 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002612:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002614:	d3fb      	bcc.n	800260e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002616:	f7ff ffd7 	bl	80025c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800261a:	f00d ff19 	bl	8010450 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800261e:	f7ff f915 	bl	800184c <main>
  bx  lr    
 8002622:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002624:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800262c:	200010b8 	.word	0x200010b8
  ldr r2, =_sidata
 8002630:	08060058 	.word	0x08060058
  ldr r2, =_sbss
 8002634:	200010b8 	.word	0x200010b8
  ldr r4, =_ebss
 8002638:	20013d20 	.word	0x20013d20

0800263c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800263c:	e7fe      	b.n	800263c <ADC_IRQHandler>
	...

08002640 <BSP_LED_Init>:
  *     @arg LED3
  *     @arg LED5
  *     @arg LED6
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b08c      	sub	sp, #48	; 0x30
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10e      	bne.n	800266e <BSP_LED_Init+0x2e>
 8002650:	2300      	movs	r3, #0
 8002652:	61bb      	str	r3, [r7, #24]
 8002654:	4b33      	ldr	r3, [pc, #204]	; (8002724 <BSP_LED_Init+0xe4>)
 8002656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002658:	4a32      	ldr	r2, [pc, #200]	; (8002724 <BSP_LED_Init+0xe4>)
 800265a:	f043 0308 	orr.w	r3, r3, #8
 800265e:	6313      	str	r3, [r2, #48]	; 0x30
 8002660:	4b30      	ldr	r3, [pc, #192]	; (8002724 <BSP_LED_Init+0xe4>)
 8002662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002664:	f003 0308 	and.w	r3, r3, #8
 8002668:	61bb      	str	r3, [r7, #24]
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	e034      	b.n	80026d8 <BSP_LED_Init+0x98>
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d10e      	bne.n	8002692 <BSP_LED_Init+0x52>
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	4b2a      	ldr	r3, [pc, #168]	; (8002724 <BSP_LED_Init+0xe4>)
 800267a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267c:	4a29      	ldr	r2, [pc, #164]	; (8002724 <BSP_LED_Init+0xe4>)
 800267e:	f043 0308 	orr.w	r3, r3, #8
 8002682:	6313      	str	r3, [r2, #48]	; 0x30
 8002684:	4b27      	ldr	r3, [pc, #156]	; (8002724 <BSP_LED_Init+0xe4>)
 8002686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002688:	f003 0308 	and.w	r3, r3, #8
 800268c:	617b      	str	r3, [r7, #20]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	e022      	b.n	80026d8 <BSP_LED_Init+0x98>
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	2b02      	cmp	r3, #2
 8002696:	d10e      	bne.n	80026b6 <BSP_LED_Init+0x76>
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	4b21      	ldr	r3, [pc, #132]	; (8002724 <BSP_LED_Init+0xe4>)
 800269e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a0:	4a20      	ldr	r2, [pc, #128]	; (8002724 <BSP_LED_Init+0xe4>)
 80026a2:	f043 0308 	orr.w	r3, r3, #8
 80026a6:	6313      	str	r3, [r2, #48]	; 0x30
 80026a8:	4b1e      	ldr	r3, [pc, #120]	; (8002724 <BSP_LED_Init+0xe4>)
 80026aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ac:	f003 0308 	and.w	r3, r3, #8
 80026b0:	613b      	str	r3, [r7, #16]
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	e010      	b.n	80026d8 <BSP_LED_Init+0x98>
 80026b6:	79fb      	ldrb	r3, [r7, #7]
 80026b8:	2b03      	cmp	r3, #3
 80026ba:	d10d      	bne.n	80026d8 <BSP_LED_Init+0x98>
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	4b18      	ldr	r3, [pc, #96]	; (8002724 <BSP_LED_Init+0xe4>)
 80026c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c4:	4a17      	ldr	r2, [pc, #92]	; (8002724 <BSP_LED_Init+0xe4>)
 80026c6:	f043 0308 	orr.w	r3, r3, #8
 80026ca:	6313      	str	r3, [r2, #48]	; 0x30
 80026cc:	4b15      	ldr	r3, [pc, #84]	; (8002724 <BSP_LED_Init+0xe4>)
 80026ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d0:	f003 0308 	and.w	r3, r3, #8
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	4a13      	ldr	r2, [pc, #76]	; (8002728 <BSP_LED_Init+0xe8>)
 80026dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026e2:	2301      	movs	r3, #1
 80026e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026e6:	2301      	movs	r3, #1
 80026e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80026ea:	2302      	movs	r3, #2
 80026ec:	62bb      	str	r3, [r7, #40]	; 0x28
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	4a0e      	ldr	r2, [pc, #56]	; (800272c <BSP_LED_Init+0xec>)
 80026f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f6:	f107 021c 	add.w	r2, r7, #28
 80026fa:	4611      	mov	r1, r2
 80026fc:	4618      	mov	r0, r3
 80026fe:	f003 fef1 	bl	80064e4 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	4a09      	ldr	r2, [pc, #36]	; (800272c <BSP_LED_Init+0xec>)
 8002706:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	4a06      	ldr	r2, [pc, #24]	; (8002728 <BSP_LED_Init+0xe8>)
 800270e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002712:	2200      	movs	r2, #0
 8002714:	4619      	mov	r1, r3
 8002716:	f004 f97d 	bl	8006a14 <HAL_GPIO_WritePin>
}
 800271a:	bf00      	nop
 800271c:	3730      	adds	r7, #48	; 0x30
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40023800 	.word	0x40023800
 8002728:	080171bc 	.word	0x080171bc
 800272c:	200004a4 	.word	0x200004a4

08002730 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef Mode)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b088      	sub	sp, #32
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	460a      	mov	r2, r1
 800273a:	71fb      	strb	r3, [r7, #7]
 800273c:	4613      	mov	r3, r2
 800273e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10d      	bne.n	8002762 <BSP_PB_Init+0x32>
 8002746:	2300      	movs	r3, #0
 8002748:	60bb      	str	r3, [r7, #8]
 800274a:	4b23      	ldr	r3, [pc, #140]	; (80027d8 <BSP_PB_Init+0xa8>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a22      	ldr	r2, [pc, #136]	; (80027d8 <BSP_PB_Init+0xa8>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b20      	ldr	r3, [pc, #128]	; (80027d8 <BSP_PB_Init+0xa8>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	60bb      	str	r3, [r7, #8]
 8002760:	68bb      	ldr	r3, [r7, #8]
  
  if (Mode == BUTTON_MODE_GPIO)
 8002762:	79bb      	ldrb	r3, [r7, #6]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d111      	bne.n	800278c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8002768:	2301      	movs	r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800276c:	2300      	movs	r3, #0
 800276e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002774:	2302      	movs	r3, #2
 8002776:	61bb      	str	r3, [r7, #24]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	4a18      	ldr	r2, [pc, #96]	; (80027dc <BSP_PB_Init+0xac>)
 800277c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002780:	f107 020c 	add.w	r2, r7, #12
 8002784:	4611      	mov	r1, r2
 8002786:	4618      	mov	r0, r3
 8002788:	f003 feac 	bl	80064e4 <HAL_GPIO_Init>
  }
  
  if (Mode == BUTTON_MODE_EXTI)
 800278c:	79bb      	ldrb	r3, [r7, #6]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d11e      	bne.n	80027d0 <BSP_PB_Init+0xa0>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8002792:	2301      	movs	r3, #1
 8002794:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800279a:	2302      	movs	r3, #2
 800279c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 800279e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80027a2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	4a0d      	ldr	r2, [pc, #52]	; (80027dc <BSP_PB_Init+0xac>)
 80027a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ac:	f107 020c 	add.w	r2, r7, #12
 80027b0:	4611      	mov	r1, r2
 80027b2:	4618      	mov	r0, r3
 80027b4:	f003 fe96 	bl	80064e4 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0);
 80027b8:	2306      	movs	r3, #6
 80027ba:	b25b      	sxtb	r3, r3
 80027bc:	2200      	movs	r2, #0
 80027be:	210f      	movs	r1, #15
 80027c0:	4618      	mov	r0, r3
 80027c2:	f003 f9fe 	bl	8005bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80027c6:	2306      	movs	r3, #6
 80027c8:	b25b      	sxtb	r3, r3
 80027ca:	4618      	mov	r0, r3
 80027cc:	f003 fa15 	bl	8005bfa <HAL_NVIC_EnableIRQ>
  }
}
 80027d0:	bf00      	nop
 80027d2:	3720      	adds	r7, #32
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40023800 	.word	0x40023800
 80027dc:	200004b4 	.word	0x200004b4

080027e0 <HAL_I2S_TxCpltCallback>:

/**
 * @brief  Tx Transfer completed callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
	if (hi2s->Instance == I2S3) {
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a04      	ldr	r2, [pc, #16]	; (8002800 <HAL_I2S_TxCpltCallback+0x20>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d101      	bne.n	80027f6 <HAL_I2S_TxCpltCallback+0x16>
		/* Call the user function which will manage directly transfer complete */
		BSP_AUDIO_OUT_TransferComplete_CallBack();
 80027f2:	f000 f807 	bl	8002804 <BSP_AUDIO_OUT_TransferComplete_CallBack>
	}
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	40003c00 	.word	0x40003c00

08002804 <BSP_AUDIO_OUT_TransferComplete_CallBack>:
}

/**
 * @brief  Manages the DMA full Transfer complete event.
 */
__weak void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <BSP_AUDIO_OUT_Error_CallBack>:
}

/**
 * @brief  Manages the DMA FIFO error event.
 */
__weak void BSP_AUDIO_OUT_Error_CallBack(void) {
 8002812:	b480      	push	{r7}
 8002814:	af00      	add	r7, sp, #0
}
 8002816:	bf00      	nop
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <BSP_AUDIO_IN_Init>:
 * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral.
 * @param  BitRes: Audio frequency to be configured for the I2S peripheral.
 * @param  ChnlNbr: Audio frequency to be configured for the I2S peripheral.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr) {
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]

	/* Configure PLL clock */
	BSP_AUDIO_IN_ClockConfig(&hAudioInI2s, AudioFreq, NULL);
 800282c:	2200      	movs	r2, #0
 800282e:	68f9      	ldr	r1, [r7, #12]
 8002830:	480e      	ldr	r0, [pc, #56]	; (800286c <BSP_AUDIO_IN_Init+0x4c>)
 8002832:	f000 f8b7 	bl	80029a4 <BSP_AUDIO_IN_ClockConfig>

	/* Configure the PDM library */
	/* On STM32F4-Discovery a single microphone is mounted, samples are duplicated
	 to make stereo audio streams */
	PDMDecoder_Init(AudioFreq, ChnlNbr, 1);
 8002836:	2201      	movs	r2, #1
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	68f8      	ldr	r0, [r7, #12]
 800283c:	f000 f98c 	bl	8002b58 <PDMDecoder_Init>

	/* Configure the I2S peripheral */
	hAudioInI2s.Instance = I2S2;
 8002840:	4b0a      	ldr	r3, [pc, #40]	; (800286c <BSP_AUDIO_IN_Init+0x4c>)
 8002842:	4a0b      	ldr	r2, [pc, #44]	; (8002870 <BSP_AUDIO_IN_Init+0x50>)
 8002844:	601a      	str	r2, [r3, #0]
	if (HAL_I2S_GetState(&hAudioInI2s) == HAL_I2S_STATE_RESET) {
 8002846:	4809      	ldr	r0, [pc, #36]	; (800286c <BSP_AUDIO_IN_Init+0x4c>)
 8002848:	f004 fe56 	bl	80074f8 <HAL_I2S_GetState>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d103      	bne.n	800285a <BSP_AUDIO_IN_Init+0x3a>
		/* Initialize the I2S Msp: this __weak function can be rewritten by the application */
		BSP_AUDIO_IN_MspInit(&hAudioInI2s, NULL);
 8002852:	2100      	movs	r1, #0
 8002854:	4805      	ldr	r0, [pc, #20]	; (800286c <BSP_AUDIO_IN_Init+0x4c>)
 8002856:	f000 f8d1 	bl	80029fc <BSP_AUDIO_IN_MspInit>
	}

	/* Configure the I2S2 */
	I2S2_Init(AudioFreq);
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 fa18 	bl	8002c90 <I2S2_Init>

	/* Return AUDIO_OK when all operations are correctly done */
	return AUDIO_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	20013c70 	.word	0x20013c70
 8002870:	40003800 	.word	0x40003800

08002874 <BSP_AUDIO_IN_Record>:
 * @brief  Starts audio recording.
 * @param  pbuf: Main buffer pointer for the recorded data storing
 * @param  size: Current size of the recorded buffer
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t BSP_AUDIO_IN_Record(uint16_t *pbuf, uint32_t size) {
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
	uint32_t ret = AUDIO_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	60fb      	str	r3, [r7, #12]

	/* Start the process receive DMA */
	HAL_I2S_Receive_DMA(&hAudioInI2s, pbuf, size);
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	b29b      	uxth	r3, r3
 8002886:	461a      	mov	r2, r3
 8002888:	6879      	ldr	r1, [r7, #4]
 800288a:	4805      	ldr	r0, [pc, #20]	; (80028a0 <BSP_AUDIO_IN_Record+0x2c>)
 800288c:	f004 fb9e 	bl	8006fcc <HAL_I2S_Receive_DMA>

	/* Return AUDIO_OK when all operations are correctly done */
	ret = AUDIO_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	60fb      	str	r3, [r7, #12]

	return ret;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	b2db      	uxtb	r3, r3
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	20013c70 	.word	0x20013c70

080028a4 <BSP_AUDIO_IN_Stop>:

/**
 * @brief  Stops audio recording.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t BSP_AUDIO_IN_Stop(void) {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
	uint32_t ret = AUDIO_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	607b      	str	r3, [r7, #4]

	/* Call the Media layer pause function */
	HAL_I2S_DMAStop(&hAudioInI2s);
 80028ae:	4805      	ldr	r0, [pc, #20]	; (80028c4 <BSP_AUDIO_IN_Stop+0x20>)
 80028b0:	f004 fc48 	bl	8007144 <HAL_I2S_DMAStop>

	/* Return AUDIO_OK when all operations are correctly done */
	ret = AUDIO_OK;
 80028b4:	2300      	movs	r3, #0
 80028b6:	607b      	str	r3, [r7, #4]

	return ret;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	b2db      	uxtb	r3, r3
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20013c70 	.word	0x20013c70

080028c8 <BSP_AUDIO_IN_PDMToPCM>:
 * @brief  Converts audio format from PDM to PCM.
 * @param  PDMBuf: Pointer to data PDM buffer
 * @param  PCMBuf: Pointer to data PCM buffer
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t BSP_AUDIO_IN_PDMToPCM(uint16_t *PDMBuf, uint16_t *PCMBuf) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b0a4      	sub	sp, #144	; 0x90
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
	// INTERNAL_BUFF_SIZE / 2 = 128 / 2 = 64
	uint16_t AppPDM[PDM_BUFFER_SIZE / 2];
	uint32_t index = 0;
 80028d2:	2300      	movs	r3, #0
 80028d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	/* PDM Demux */
	for (index = 0; index < PDM_BUFFER_SIZE / 2; index++) {
 80028d8:	2300      	movs	r3, #0
 80028da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80028de:	e020      	b.n	8002922 <BSP_AUDIO_IN_PDMToPCM+0x5a>
		AppPDM[index] = HTONS(PDMBuf[index]);
 80028e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	4413      	add	r3, r2
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	0a1b      	lsrs	r3, r3, #8
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	b21a      	sxth	r2, r3
 80028f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	6879      	ldr	r1, [r7, #4]
 80028fa:	440b      	add	r3, r1
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	021b      	lsls	r3, r3, #8
 8002900:	b21b      	sxth	r3, r3
 8002902:	4313      	orrs	r3, r2
 8002904:	b21b      	sxth	r3, r3
 8002906:	b29a      	uxth	r2, r3
 8002908:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	f107 0190 	add.w	r1, r7, #144	; 0x90
 8002912:	440b      	add	r3, r1
 8002914:	f823 2c84 	strh.w	r2, [r3, #-132]
	for (index = 0; index < PDM_BUFFER_SIZE / 2; index++) {
 8002918:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800291c:	3301      	adds	r3, #1
 800291e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002922:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002926:	2b3f      	cmp	r3, #63	; 0x3f
 8002928:	d9da      	bls.n	80028e0 <BSP_AUDIO_IN_PDMToPCM+0x18>
	}

	for (index = 0; index < DEFAULT_AUDIO_IN_CHANNEL_NBR; index++) {
 800292a:	2300      	movs	r3, #0
 800292c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002930:	e019      	b.n	8002966 <BSP_AUDIO_IN_PDMToPCM+0x9e>
		/* PDM to PCM filter */
		PDM_Filter((uint8_t*) &AppPDM[index], (uint16_t*) &(PCMBuf[index]),
 8002932:	f107 020c 	add.w	r2, r7, #12
 8002936:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	18d0      	adds	r0, r2, r3
 800293e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	18d1      	adds	r1, r2, r3
 8002948:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800294c:	224c      	movs	r2, #76	; 0x4c
 800294e:	fb02 f303 	mul.w	r3, r2, r3
 8002952:	4a09      	ldr	r2, [pc, #36]	; (8002978 <BSP_AUDIO_IN_PDMToPCM+0xb0>)
 8002954:	4413      	add	r3, r2
 8002956:	461a      	mov	r2, r3
 8002958:	f009 fdf2 	bl	800c540 <PDM_Filter>
	for (index = 0; index < DEFAULT_AUDIO_IN_CHANNEL_NBR; index++) {
 800295c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002960:	3301      	adds	r3, #1
 8002962:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002966:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0e1      	beq.n	8002932 <BSP_AUDIO_IN_PDMToPCM+0x6a>
		//  index = 2 -> index << 1 = 4
		//  index = 3 -> index << 1 = 6
	}*/

	/* Return AUDIO_OK when all operations are correctly done */
	return AUDIO_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3790      	adds	r7, #144	; 0x90
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	20013b90 	.word	0x20013b90

0800297c <HAL_I2S_RxCpltCallback>:

/**
 * @brief  Rx Transfer completed callbacks
 * @param  hi2s: I2S handle
 */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
	/* Call the record update function to get the next buffer to fill and its size (size is ignored) */
	BSP_AUDIO_IN_TransferComplete_CallBack();
 8002984:	f7fe fbd4 	bl	8001130 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8002988:	bf00      	nop
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_I2S_RxHalfCpltCallback>:

/**
 * @brief  Rx Half Transfer completed callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
	/* Manage the remaining file size and new address offset: This function
	 should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */
	BSP_AUDIO_IN_HalfTransfer_CallBack();
 8002998:	f7fe fbd6 	bl	8001148 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 800299c:	bf00      	nop
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <BSP_AUDIO_IN_ClockConfig>:
 * @param  Params : pointer on additional configuration parameters, can be NULL.
 * @note   This API is called by BSP_AUDIO_IN_Init()
 *         Being __weak it can be overwritten by the application
 */
__weak void BSP_AUDIO_IN_ClockConfig(I2S_HandleTypeDef *hi2s,
		uint32_t AudioFreq, void *Params) {
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b088      	sub	sp, #32
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
	RCC_PeriphCLKInitTypeDef rccclkinit;

	/*Enable PLLI2S clock*/
	HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80029b0:	f107 0310 	add.w	r3, r7, #16
 80029b4:	4618      	mov	r0, r3
 80029b6:	f005 feed 	bl	8008794 <HAL_RCCEx_GetPeriphCLKConfig>
	/* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	if ((AudioFreq & 0x7) == 0) {
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	f003 0307 	and.w	r3, r3, #7
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10b      	bne.n	80029dc <BSP_AUDIO_IN_ClockConfig+0x38>
		/* Audio frequency multiple of 8 (8/16/32/48/96/192)*/
		/* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN = 192 Mhz */
		/* I2SCLK = PLLI2S_VCO Output/PLLI2SR = 192/6 = 32 Mhz */
		rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80029c4:	2301      	movs	r3, #1
 80029c6:	613b      	str	r3, [r7, #16]
		rccclkinit.PLLI2S.PLLI2SN = 192;
 80029c8:	23c0      	movs	r3, #192	; 0xc0
 80029ca:	617b      	str	r3, [r7, #20]
		rccclkinit.PLLI2S.PLLI2SR = 6;
 80029cc:	2306      	movs	r3, #6
 80029ce:	61bb      	str	r3, [r7, #24]
		HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80029d0:	f107 0310 	add.w	r3, r7, #16
 80029d4:	4618      	mov	r0, r3
 80029d6:	f005 fdfb 	bl	80085d0 <HAL_RCCEx_PeriphCLKConfig>
		rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
		rccclkinit.PLLI2S.PLLI2SN = 290;
		rccclkinit.PLLI2S.PLLI2SR = 2;
		HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
	}
}
 80029da:	e00b      	b.n	80029f4 <BSP_AUDIO_IN_ClockConfig+0x50>
		rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80029dc:	2301      	movs	r3, #1
 80029de:	613b      	str	r3, [r7, #16]
		rccclkinit.PLLI2S.PLLI2SN = 290;
 80029e0:	f44f 7391 	mov.w	r3, #290	; 0x122
 80029e4:	617b      	str	r3, [r7, #20]
		rccclkinit.PLLI2S.PLLI2SR = 2;
 80029e6:	2302      	movs	r3, #2
 80029e8:	61bb      	str	r3, [r7, #24]
		HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80029ea:	f107 0310 	add.w	r3, r7, #16
 80029ee:	4618      	mov	r0, r3
 80029f0:	f005 fdee 	bl	80085d0 <HAL_RCCEx_PeriphCLKConfig>
}
 80029f4:	bf00      	nop
 80029f6:	3720      	adds	r7, #32
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <BSP_AUDIO_IN_MspInit>:
/**
 * @brief  BSP AUDIO IN MSP Init.
 * @param  hi2s: I2S handle
 * @param  Params : pointer on additional configuration parameters, can be NULL.
 */
__weak void BSP_AUDIO_IN_MspInit(I2S_HandleTypeDef *hi2s, void *Params) {
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08c      	sub	sp, #48	; 0x30
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
	static DMA_HandleTypeDef hdma_i2sRx;
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Enable the I2S2 peripheral clock */
	I2S2_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	4b4d      	ldr	r3, [pc, #308]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0e:	4a4c      	ldr	r2, [pc, #304]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a14:	6413      	str	r3, [r2, #64]	; 0x40
 8002a16:	4b4a      	ldr	r3, [pc, #296]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a1e:	61bb      	str	r3, [r7, #24]
 8002a20:	69bb      	ldr	r3, [r7, #24]

	/* Enable I2S GPIO clocks */
	I2S2_SCK_GPIO_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]
 8002a26:	4b46      	ldr	r3, [pc, #280]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	4a45      	ldr	r2, [pc, #276]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a2c:	f043 0302 	orr.w	r3, r3, #2
 8002a30:	6313      	str	r3, [r2, #48]	; 0x30
 8002a32:	4b43      	ldr	r3, [pc, #268]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	697b      	ldr	r3, [r7, #20]
	I2S2_MOSI_GPIO_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	613b      	str	r3, [r7, #16]
 8002a42:	4b3f      	ldr	r3, [pc, #252]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	4a3e      	ldr	r2, [pc, #248]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a48:	f043 0304 	orr.w	r3, r3, #4
 8002a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4e:	4b3c      	ldr	r3, [pc, #240]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	f003 0304 	and.w	r3, r3, #4
 8002a56:	613b      	str	r3, [r7, #16]
 8002a58:	693b      	ldr	r3, [r7, #16]

	/* I2S2 pins configuration: SCK and MOSI pins ------------------------------*/
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002a62:	2302      	movs	r3, #2
 8002a64:	62bb      	str	r3, [r7, #40]	; 0x28

	GPIO_InitStruct.Pin = I2S2_SCK_PIN;
 8002a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a6a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Alternate = I2S2_SCK_AF;
 8002a6c:	2305      	movs	r3, #5
 8002a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(I2S2_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002a70:	f107 031c 	add.w	r3, r7, #28
 8002a74:	4619      	mov	r1, r3
 8002a76:	4833      	ldr	r0, [pc, #204]	; (8002b44 <BSP_AUDIO_IN_MspInit+0x148>)
 8002a78:	f003 fd34 	bl	80064e4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = I2S2_MOSI_PIN;
 8002a7c:	2308      	movs	r3, #8
 8002a7e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Alternate = I2S2_MOSI_AF;
 8002a80:	2305      	movs	r3, #5
 8002a82:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(I2S2_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002a84:	f107 031c 	add.w	r3, r7, #28
 8002a88:	4619      	mov	r1, r3
 8002a8a:	482f      	ldr	r0, [pc, #188]	; (8002b48 <BSP_AUDIO_IN_MspInit+0x14c>)
 8002a8c:	f003 fd2a 	bl	80064e4 <HAL_GPIO_Init>

	/* Enable the DMA clock */
	I2S2_DMAx_CLK_ENABLE();
 8002a90:	2300      	movs	r3, #0
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	4b2a      	ldr	r3, [pc, #168]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a98:	4a29      	ldr	r2, [pc, #164]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002a9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a9e:	6313      	str	r3, [r2, #48]	; 0x30
 8002aa0:	4b27      	ldr	r3, [pc, #156]	; (8002b40 <BSP_AUDIO_IN_MspInit+0x144>)
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	68fb      	ldr	r3, [r7, #12]

	if (hi2s->Instance == I2S2) {
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a26      	ldr	r2, [pc, #152]	; (8002b4c <BSP_AUDIO_IN_MspInit+0x150>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d137      	bne.n	8002b26 <BSP_AUDIO_IN_MspInit+0x12a>
		/* Configure the hdma_i2sRx handle parameters */
		hdma_i2sRx.Init.Channel = I2S2_DMAx_CHANNEL;
 8002ab6:	4b26      	ldr	r3, [pc, #152]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	605a      	str	r2, [r3, #4]
		hdma_i2sRx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002abc:	4b24      	ldr	r3, [pc, #144]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
		hdma_i2sRx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ac2:	4b23      	ldr	r3, [pc, #140]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	60da      	str	r2, [r3, #12]
		hdma_i2sRx.Init.MemInc = DMA_MINC_ENABLE;
 8002ac8:	4b21      	ldr	r3, [pc, #132]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002aca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ace:	611a      	str	r2, [r3, #16]
		hdma_i2sRx.Init.PeriphDataAlignment = I2S2_DMAx_PERIPH_DATA_SIZE;
 8002ad0:	4b1f      	ldr	r3, [pc, #124]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002ad2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ad6:	615a      	str	r2, [r3, #20]
		hdma_i2sRx.Init.MemDataAlignment = I2S2_DMAx_MEM_DATA_SIZE;
 8002ad8:	4b1d      	ldr	r3, [pc, #116]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002ada:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ade:	619a      	str	r2, [r3, #24]
		hdma_i2sRx.Init.Mode = DMA_CIRCULAR;
 8002ae0:	4b1b      	ldr	r3, [pc, #108]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002ae2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ae6:	61da      	str	r2, [r3, #28]
		hdma_i2sRx.Init.Priority = DMA_PRIORITY_HIGH;
 8002ae8:	4b19      	ldr	r3, [pc, #100]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002aea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002aee:	621a      	str	r2, [r3, #32]
		hdma_i2sRx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002af0:	4b17      	ldr	r3, [pc, #92]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24
		hdma_i2sRx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002af6:	4b16      	ldr	r3, [pc, #88]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002af8:	2203      	movs	r2, #3
 8002afa:	629a      	str	r2, [r3, #40]	; 0x28
		hdma_i2sRx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002afc:	4b14      	ldr	r3, [pc, #80]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	62da      	str	r2, [r3, #44]	; 0x2c
		hdma_i2sRx.Init.PeriphBurst = DMA_MBURST_SINGLE;
 8002b02:	4b13      	ldr	r3, [pc, #76]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	631a      	str	r2, [r3, #48]	; 0x30

		hdma_i2sRx.Instance = I2S2_DMAx_STREAM;
 8002b08:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002b0a:	4a12      	ldr	r2, [pc, #72]	; (8002b54 <BSP_AUDIO_IN_MspInit+0x158>)
 8002b0c:	601a      	str	r2, [r3, #0]

		/* Associate the DMA handle */
		__HAL_LINKDMA(hi2s, hdmarx, hdma_i2sRx);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a0f      	ldr	r2, [pc, #60]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002b12:	63da      	str	r2, [r3, #60]	; 0x3c
 8002b14:	4a0e      	ldr	r2, [pc, #56]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6393      	str	r3, [r2, #56]	; 0x38

		/* Deinitialize the Stream for new transfer */
		HAL_DMA_DeInit(&hdma_i2sRx);
 8002b1a:	480d      	ldr	r0, [pc, #52]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002b1c:	f003 f952 	bl	8005dc4 <HAL_DMA_DeInit>

		/* Configure the DMA Stream */
		HAL_DMA_Init(&hdma_i2sRx);
 8002b20:	480b      	ldr	r0, [pc, #44]	; (8002b50 <BSP_AUDIO_IN_MspInit+0x154>)
 8002b22:	f003 f8a1 	bl	8005c68 <HAL_DMA_Init>
	}

	/* I2S DMA IRQ Channel configuration */
	HAL_NVIC_SetPriority(I2S2_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8002b26:	2200      	movs	r2, #0
 8002b28:	210f      	movs	r1, #15
 8002b2a:	200e      	movs	r0, #14
 8002b2c:	f003 f849 	bl	8005bc2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(I2S2_DMAx_IRQ);
 8002b30:	200e      	movs	r0, #14
 8002b32:	f003 f862 	bl	8005bfa <HAL_NVIC_EnableIRQ>
}
 8002b36:	bf00      	nop
 8002b38:	3730      	adds	r7, #48	; 0x30
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40020400 	.word	0x40020400
 8002b48:	40020800 	.word	0x40020800
 8002b4c:	40003800 	.word	0x40003800
 8002b50:	2000120c 	.word	0x2000120c
 8002b54:	40026058 	.word	0x40026058

08002b58 <PDMDecoder_Init>:
 * @param  ChnlNbrIn: Number of input audio channels in the PDM buffer
 * @param  ChnlNbrOut: Number of desired output audio channels in the  resulting PCM buffer
 *         Number of audio channels (1: mono; 2: stereo)
 */
static void PDMDecoder_Init(uint32_t AudioFreq, uint32_t ChnlNbrIn,
		uint32_t ChnlNbrOut) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
	uint32_t index = 0;
 8002b64:	2300      	movs	r3, #0
 8002b66:	617b      	str	r3, [r7, #20]

	/* Enable CRC peripheral to unlock the PDM library */
	__HAL_RCC_CRC_CLK_ENABLE();
 8002b68:	2300      	movs	r3, #0
 8002b6a:	613b      	str	r3, [r7, #16]
 8002b6c:	4b43      	ldr	r3, [pc, #268]	; (8002c7c <PDMDecoder_Init+0x124>)
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b70:	4a42      	ldr	r2, [pc, #264]	; (8002c7c <PDMDecoder_Init+0x124>)
 8002b72:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b76:	6313      	str	r3, [r2, #48]	; 0x30
 8002b78:	4b40      	ldr	r3, [pc, #256]	; (8002c7c <PDMDecoder_Init+0x124>)
 8002b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b80:	613b      	str	r3, [r7, #16]
 8002b82:	693b      	ldr	r3, [r7, #16]

	for (index = 0; index < ChnlNbrIn; index++) {
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]
 8002b88:	e06e      	b.n	8002c68 <PDMDecoder_Init+0x110>
		/* Init PDM filters */
		PDM_FilterHandler[index].bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8002b8a:	4a3d      	ldr	r2, [pc, #244]	; (8002c80 <PDMDecoder_Init+0x128>)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	214c      	movs	r1, #76	; 0x4c
 8002b90:	fb01 f303 	mul.w	r3, r1, r3
 8002b94:	4413      	add	r3, r2
 8002b96:	2200      	movs	r2, #0
 8002b98:	801a      	strh	r2, [r3, #0]
		PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 8002b9a:	4a39      	ldr	r2, [pc, #228]	; (8002c80 <PDMDecoder_Init+0x128>)
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	214c      	movs	r1, #76	; 0x4c
 8002ba0:	fb01 f303 	mul.w	r3, r1, r3
 8002ba4:	4413      	add	r3, r2
 8002ba6:	3302      	adds	r3, #2
 8002ba8:	2200      	movs	r2, #0
 8002baa:	801a      	strh	r2, [r3, #0]
		PDM_FilterHandler[index].high_pass_tap = 2122358088;
 8002bac:	4a34      	ldr	r2, [pc, #208]	; (8002c80 <PDMDecoder_Init+0x128>)
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	214c      	movs	r1, #76	; 0x4c
 8002bb2:	fb01 f303 	mul.w	r3, r1, r3
 8002bb6:	4413      	add	r3, r2
 8002bb8:	3304      	adds	r3, #4
 8002bba:	4a32      	ldr	r2, [pc, #200]	; (8002c84 <PDMDecoder_Init+0x12c>)
 8002bbc:	601a      	str	r2, [r3, #0]
		PDM_FilterHandler[index].out_ptr_channels = ChnlNbrOut;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	b298      	uxth	r0, r3
 8002bc2:	4a2f      	ldr	r2, [pc, #188]	; (8002c80 <PDMDecoder_Init+0x128>)
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	214c      	movs	r1, #76	; 0x4c
 8002bc8:	fb01 f303 	mul.w	r3, r1, r3
 8002bcc:	4413      	add	r3, r2
 8002bce:	330a      	adds	r3, #10
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	801a      	strh	r2, [r3, #0]
		PDM_FilterHandler[index].in_ptr_channels = ChnlNbrIn;
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	b298      	uxth	r0, r3
 8002bd8:	4a29      	ldr	r2, [pc, #164]	; (8002c80 <PDMDecoder_Init+0x128>)
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	214c      	movs	r1, #76	; 0x4c
 8002bde:	fb01 f303 	mul.w	r3, r1, r3
 8002be2:	4413      	add	r3, r2
 8002be4:	3308      	adds	r3, #8
 8002be6:	4602      	mov	r2, r0
 8002be8:	801a      	strh	r2, [r3, #0]
		PDM_Filter_Init((PDM_Filter_Handler_t*) (&PDM_FilterHandler[index]));
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	224c      	movs	r2, #76	; 0x4c
 8002bee:	fb02 f303 	mul.w	r3, r2, r3
 8002bf2:	4a23      	ldr	r2, [pc, #140]	; (8002c80 <PDMDecoder_Init+0x128>)
 8002bf4:	4413      	add	r3, r2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f009 fb26 	bl	800c248 <PDM_Filter_Init>

		/* PDM lib config phase */
		PDM_FilterConfig[index].output_samples_number = AudioFreq / 1000; //AudioFreq / 1000;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	4a22      	ldr	r2, [pc, #136]	; (8002c88 <PDMDecoder_Init+0x130>)
 8002c00:	fba2 2303 	umull	r2, r3, r2, r3
 8002c04:	099b      	lsrs	r3, r3, #6
 8002c06:	b298      	uxth	r0, r3
 8002c08:	4920      	ldr	r1, [pc, #128]	; (8002c8c <PDMDecoder_Init+0x134>)
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	4413      	add	r3, r2
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	440b      	add	r3, r1
 8002c16:	3302      	adds	r3, #2
 8002c18:	4602      	mov	r2, r0
 8002c1a:	801a      	strh	r2, [r3, #0]
		PDM_FilterConfig[index].mic_gain = 24;
 8002c1c:	491b      	ldr	r1, [pc, #108]	; (8002c8c <PDMDecoder_Init+0x134>)
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	4613      	mov	r3, r2
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	4413      	add	r3, r2
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	440b      	add	r3, r1
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	2218      	movs	r2, #24
 8002c2e:	801a      	strh	r2, [r3, #0]
		PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8002c30:	4916      	ldr	r1, [pc, #88]	; (8002c8c <PDMDecoder_Init+0x134>)
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	4613      	mov	r3, r2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	4413      	add	r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	440b      	add	r3, r1
 8002c3e:	2202      	movs	r2, #2
 8002c40:	801a      	strh	r2, [r3, #0]
		PDM_Filter_setConfig((PDM_Filter_Handler_t*) &PDM_FilterHandler[index],
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	224c      	movs	r2, #76	; 0x4c
 8002c46:	fb02 f303 	mul.w	r3, r2, r3
 8002c4a:	4a0d      	ldr	r2, [pc, #52]	; (8002c80 <PDMDecoder_Init+0x128>)
 8002c4c:	1898      	adds	r0, r3, r2
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	4613      	mov	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	4413      	add	r3, r2
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	4a0c      	ldr	r2, [pc, #48]	; (8002c8c <PDMDecoder_Init+0x134>)
 8002c5a:	4413      	add	r3, r2
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	f009 fb7d 	bl	800c35c <PDM_Filter_setConfig>
	for (index = 0; index < ChnlNbrIn; index++) {
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	3301      	adds	r3, #1
 8002c66:	617b      	str	r3, [r7, #20]
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d38c      	bcc.n	8002b8a <PDMDecoder_Init+0x32>
				&PDM_FilterConfig[index]);
	}
}
 8002c70:	bf00      	nop
 8002c72:	bf00      	nop
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	20013b90 	.word	0x20013b90
 8002c84:	7e809d48 	.word	0x7e809d48
 8002c88:	10624dd3 	.word	0x10624dd3
 8002c8c:	20013b84 	.word	0x20013b84

08002c90 <I2S2_Init>:
 * @note   This function assumes that the I2S input clock (through PLL_R in
 *         Devices RevA/Z and through dedicated PLLI2S_R in Devices RevB/Y)
 *         is already configured and ready to be used.
 * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral.
 */
static uint8_t I2S2_Init(uint32_t AudioFreq) {
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
	/* Initialize the hAudioInI2s Instance parameter */
	hAudioInI2s.Instance = I2S2;
 8002c98:	4b17      	ldr	r3, [pc, #92]	; (8002cf8 <I2S2_Init+0x68>)
 8002c9a:	4a18      	ldr	r2, [pc, #96]	; (8002cfc <I2S2_Init+0x6c>)
 8002c9c:	601a      	str	r2, [r3, #0]

	/* Disable I2S block */
	__HAL_I2S_DISABLE(&hAudioInI2s);
 8002c9e:	4b16      	ldr	r3, [pc, #88]	; (8002cf8 <I2S2_Init+0x68>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	69da      	ldr	r2, [r3, #28]
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <I2S2_Init+0x68>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cac:	61da      	str	r2, [r3, #28]

	/* I2S2 peripheral configuration */
	hAudioInI2s.Init.AudioFreq = 2*AudioFreq;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	4a11      	ldr	r2, [pc, #68]	; (8002cf8 <I2S2_Init+0x68>)
 8002cb4:	6153      	str	r3, [r2, #20]
	hAudioInI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002cb6:	4b10      	ldr	r3, [pc, #64]	; (8002cf8 <I2S2_Init+0x68>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	61da      	str	r2, [r3, #28]
	hAudioInI2s.Init.CPOL = I2S_CPOL_HIGH;
 8002cbc:	4b0e      	ldr	r3, [pc, #56]	; (8002cf8 <I2S2_Init+0x68>)
 8002cbe:	2208      	movs	r2, #8
 8002cc0:	619a      	str	r2, [r3, #24]
	hAudioInI2s.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002cc2:	4b0d      	ldr	r3, [pc, #52]	; (8002cf8 <I2S2_Init+0x68>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	60da      	str	r2, [r3, #12]
	hAudioInI2s.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <I2S2_Init+0x68>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	611a      	str	r2, [r3, #16]
	hAudioInI2s.Init.Mode = I2S_MODE_MASTER_RX;
 8002cce:	4b0a      	ldr	r3, [pc, #40]	; (8002cf8 <I2S2_Init+0x68>)
 8002cd0:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002cd4:	605a      	str	r2, [r3, #4]
	hAudioInI2s.Init.Standard = I2S_STANDARD_LSB;
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <I2S2_Init+0x68>)
 8002cd8:	2220      	movs	r2, #32
 8002cda:	609a      	str	r2, [r3, #8]

	/* Initialize the I2S peripheral with the structure above */
	if (HAL_I2S_Init(&hAudioInI2s) != HAL_OK) {
 8002cdc:	4806      	ldr	r0, [pc, #24]	; (8002cf8 <I2S2_Init+0x68>)
 8002cde:	f004 f835 	bl	8006d4c <HAL_I2S_Init>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <I2S2_Init+0x5c>
		return AUDIO_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e000      	b.n	8002cee <I2S2_Init+0x5e>
	} else {
		return AUDIO_OK;
 8002cec:	2300      	movs	r3, #0
	}
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20013c70 	.word	0x20013c70
 8002cfc:	40003800 	.word	0x40003800

08002d00 <HAL_I2S_ErrorCallback>:

/**
 * @brief  I2S error callbacks.
 * @param  hi2s: I2S handle
 */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s) {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
	/* Manage the error generated on DMA FIFO: This function
	 should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */
	if (hi2s->Instance == I2S3) {
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a07      	ldr	r2, [pc, #28]	; (8002d2c <HAL_I2S_ErrorCallback+0x2c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d101      	bne.n	8002d16 <HAL_I2S_ErrorCallback+0x16>
		BSP_AUDIO_OUT_Error_CallBack();
 8002d12:	f7ff fd7e 	bl	8002812 <BSP_AUDIO_OUT_Error_CallBack>
	}
	if (hi2s->Instance == I2S2) {
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a05      	ldr	r2, [pc, #20]	; (8002d30 <HAL_I2S_ErrorCallback+0x30>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d101      	bne.n	8002d24 <HAL_I2S_ErrorCallback+0x24>
		BSP_AUDIO_IN_Error_Callback();
 8002d20:	f7fe fa1e 	bl	8001160 <BSP_AUDIO_IN_Error_Callback>
	}
}
 8002d24:	bf00      	nop
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40003c00 	.word	0x40003c00
 8002d30:	40003800 	.word	0x40003800

08002d34 <arm_mult_f32>:
void arm_mult_f32(
  const float32_t * pSrcA,
  const float32_t * pSrcB,
        float32_t * pDst,
        uint32_t blockSize)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b087      	sub	sp, #28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
 8002d40:	603b      	str	r3, [r7, #0]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	617b      	str	r3, [r7, #20]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 8002d46:	e013      	b.n	8002d70 <arm_mult_f32+0x3c>
  {
    /* C = A * B */

    /* Multiply input and store result in destination buffer. */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	1d1a      	adds	r2, r3, #4
 8002d4c:	60fa      	str	r2, [r7, #12]
 8002d4e:	ed93 7a00 	vldr	s14, [r3]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	1d1a      	adds	r2, r3, #4
 8002d56:	60ba      	str	r2, [r7, #8]
 8002d58:	edd3 7a00 	vldr	s15, [r3]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	1d1a      	adds	r2, r3, #4
 8002d60:	607a      	str	r2, [r7, #4]
 8002d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d66:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement loop counter */
    blkCnt--;
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	617b      	str	r3, [r7, #20]
  while (blkCnt > 0U)
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1e8      	bne.n	8002d48 <arm_mult_f32+0x14>
  }

}
 8002d76:	bf00      	nop
 8002d78:	bf00      	nop
 8002d7a:	371c      	adds	r7, #28
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <arm_cmplx_mag_squared_f32>:
#else
void arm_cmplx_mag_squared_f32(
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t numSamples)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b089      	sub	sp, #36	; 0x24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
  blkCnt = numSamples % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = numSamples;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 8002d94:	e01b      	b.n	8002dce <arm_cmplx_mag_squared_f32+0x4a>
  {
    /* C[0] = (A[0] * A[0] + A[1] * A[1]) */

    real = *pSrc++;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	1d1a      	adds	r2, r3, #4
 8002d9a:	60fa      	str	r2, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	61bb      	str	r3, [r7, #24]
    imag = *pSrc++;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1d1a      	adds	r2, r3, #4
 8002da4:	60fa      	str	r2, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	617b      	str	r3, [r7, #20]

    /* store result in destination buffer. */
    *pDst++ = (real * real) + (imag * imag);
 8002daa:	edd7 7a06 	vldr	s15, [r7, #24]
 8002dae:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002db2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002db6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	1d1a      	adds	r2, r3, #4
 8002dbe:	60ba      	str	r2, [r7, #8]
 8002dc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dc4:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement loop counter */
    blkCnt--;
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	61fb      	str	r3, [r7, #28]
  while (blkCnt > 0U)
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1e0      	bne.n	8002d96 <arm_cmplx_mag_squared_f32+0x12>
  }

}
 8002dd4:	bf00      	nop
 8002dd6:	bf00      	nop
 8002dd8:	3724      	adds	r7, #36	; 0x24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <arm_bitreversal_32>:

void arm_bitreversal_32(
        uint32_t *pSrc,
  const uint16_t bitRevLen,
  const uint16_t *pBitRevTab)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b089      	sub	sp, #36	; 0x24
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	60f8      	str	r0, [r7, #12]
 8002dea:	460b      	mov	r3, r1
 8002dec:	607a      	str	r2, [r7, #4]
 8002dee:	817b      	strh	r3, [r7, #10]
  uint32_t a, b, i, tmp;

  for (i = 0; i < bitRevLen; )
 8002df0:	2300      	movs	r3, #0
 8002df2:	61fb      	str	r3, [r7, #28]
 8002df4:	e043      	b.n	8002e7e <arm_bitreversal_32+0x9c>
  {
     a = pBitRevTab[i    ] >> 2;
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	089b      	lsrs	r3, r3, #2
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	61bb      	str	r3, [r7, #24]
     b = pBitRevTab[i + 1] >> 2;
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	4413      	add	r3, r2
 8002e10:	881b      	ldrh	r3, [r3, #0]
 8002e12:	089b      	lsrs	r3, r3, #2
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	617b      	str	r3, [r7, #20]

     //real
     tmp = pSrc[a];
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	4413      	add	r3, r2
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	613b      	str	r3, [r7, #16]
     pSrc[a] = pSrc[b];
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	441a      	add	r2, r3
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	68f9      	ldr	r1, [r7, #12]
 8002e32:	440b      	add	r3, r1
 8002e34:	6812      	ldr	r2, [r2, #0]
 8002e36:	601a      	str	r2, [r3, #0]
     pSrc[b] = tmp;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	4413      	add	r3, r2
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	601a      	str	r2, [r3, #0]

     //complex
     tmp = pSrc[a+1];
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	3301      	adds	r3, #1
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	613b      	str	r3, [r7, #16]
     pSrc[a+1] = pSrc[b+1];
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	3301      	adds	r3, #1
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	441a      	add	r2, r3
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	68f9      	ldr	r1, [r7, #12]
 8002e64:	440b      	add	r3, r1
 8002e66:	6812      	ldr	r2, [r2, #0]
 8002e68:	601a      	str	r2, [r3, #0]
     pSrc[b+1] = tmp;
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	4413      	add	r3, r2
 8002e74:	693a      	ldr	r2, [r7, #16]
 8002e76:	601a      	str	r2, [r3, #0]

    i += 2;
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	3302      	adds	r3, #2
 8002e7c:	61fb      	str	r3, [r7, #28]
  for (i = 0; i < bitRevLen; )
 8002e7e:	897b      	ldrh	r3, [r7, #10]
 8002e80:	69fa      	ldr	r2, [r7, #28]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d3b7      	bcc.n	8002df6 <arm_bitreversal_32+0x14>
  }
}
 8002e86:	bf00      	nop
 8002e88:	bf00      	nop
 8002e8a:	3724      	adds	r7, #36	; 0x24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <arm_cfft_radix8by2_f32>:
  @endcode

 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b0a0      	sub	sp, #128	; 0x80
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  uint32_t    L  = S->fftLen;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	881b      	ldrh	r3, [r3, #0]
 8002ea2:	66bb      	str	r3, [r7, #104]	; 0x68
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
 8002ea4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	4413      	add	r3, r2
 8002eac:	677b      	str	r3, [r7, #116]	; 0x74
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	673b      	str	r3, [r7, #112]	; 0x70
  float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
  float32_t m0, m1, m2, m3;
  uint32_t l;

  pCol1 = p1;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	667b      	str	r3, [r7, #100]	; 0x64
  pCol2 = p2;
 8002eb8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002eba:	663b      	str	r3, [r7, #96]	; 0x60

  /* Define new length */
  L >>= 1;
 8002ebc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ebe:	085b      	lsrs	r3, r3, #1
 8002ec0:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Initialize mid pointers */
  pMid1 = p1 + L;
 8002ec2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	683a      	ldr	r2, [r7, #0]
 8002ec8:	4413      	add	r3, r2
 8002eca:	67fb      	str	r3, [r7, #124]	; 0x7c
  pMid2 = p2 + L;
 8002ecc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002ed2:	4413      	add	r3, r2
 8002ed4:	67bb      	str	r3, [r7, #120]	; 0x78

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8002ed6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ed8:	089b      	lsrs	r3, r3, #2
 8002eda:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002edc:	e1b6      	b.n	800324c <arm_cfft_radix8by2_f32+0x3b8>
  {
    t1[0] = p1[0];
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	63bb      	str	r3, [r7, #56]	; 0x38
    t1[1] = p1[1];
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	63fb      	str	r3, [r7, #60]	; 0x3c
    t1[2] = p1[2];
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	643b      	str	r3, [r7, #64]	; 0x40
    t1[3] = p1[3];
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	647b      	str	r3, [r7, #68]	; 0x44

    t2[0] = p2[0];
 8002ef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	62bb      	str	r3, [r7, #40]	; 0x28
    t2[1] = p2[1];
 8002efc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    t2[2] = p2[2];
 8002f02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	633b      	str	r3, [r7, #48]	; 0x30
    t2[3] = p2[3];
 8002f08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	637b      	str	r3, [r7, #52]	; 0x34

    t3[0] = pMid1[0];
 8002f0e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	61bb      	str	r3, [r7, #24]
    t3[1] = pMid1[1];
 8002f14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	61fb      	str	r3, [r7, #28]
    t3[2] = pMid1[2];
 8002f1a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	623b      	str	r3, [r7, #32]
    t3[3] = pMid1[3];
 8002f20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	627b      	str	r3, [r7, #36]	; 0x24

    t4[0] = pMid2[0];
 8002f26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	60bb      	str	r3, [r7, #8]
    t4[1] = pMid2[1];
 8002f2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	60fb      	str	r3, [r7, #12]
    t4[2] = pMid2[2];
 8002f32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	613b      	str	r3, [r7, #16]
    t4[3] = pMid2[3];
 8002f38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	617b      	str	r3, [r7, #20]

    *p1++ = t1[0] + t2[0];
 8002f3e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002f42:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	1d1a      	adds	r2, r3, #4
 8002f4a:	603a      	str	r2, [r7, #0]
 8002f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f50:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[1] + t2[1];
 8002f54:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002f58:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	1d1a      	adds	r2, r3, #4
 8002f60:	603a      	str	r2, [r7, #0]
 8002f62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f66:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[2] + t2[2];
 8002f6a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f6e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	1d1a      	adds	r2, r3, #4
 8002f76:	603a      	str	r2, [r7, #0]
 8002f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f7c:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[3] + t2[3];    /* col 1 */
 8002f80:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f84:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	1d1a      	adds	r2, r3, #4
 8002f8c:	603a      	str	r2, [r7, #0]
 8002f8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f92:	edc3 7a00 	vstr	s15, [r3]

    t2[0] = t1[0] - t2[0];
 8002f96:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002f9a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fa2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    t2[1] = t1[1] - t2[1];
 8002fa6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002faa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002fae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fb2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[2] = t1[2] - t2[2];
 8002fb6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002fba:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002fbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fc2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8002fc6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002fca:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002fce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fd2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    *pMid1++ = t3[0] + t4[0];
 8002fd6:	ed97 7a06 	vldr	s14, [r7, #24]
 8002fda:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fde:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002fe0:	1d1a      	adds	r2, r3, #4
 8002fe2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fe8:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[1] + t4[1];
 8002fec:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ff0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ff4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002ff6:	1d1a      	adds	r2, r3, #4
 8002ff8:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002ffa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ffe:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[2] + t4[2];
 8003002:	ed97 7a08 	vldr	s14, [r7, #32]
 8003006:	edd7 7a04 	vldr	s15, [r7, #16]
 800300a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800300c:	1d1a      	adds	r2, r3, #4
 800300e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003010:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003014:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8003018:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800301c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003020:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003022:	1d1a      	adds	r2, r3, #4
 8003024:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003026:	ee77 7a27 	vadd.f32	s15, s14, s15
 800302a:	edc3 7a00 	vstr	s15, [r3]

    t4[0] = t4[0] - t3[0];
 800302e:	ed97 7a02 	vldr	s14, [r7, #8]
 8003032:	edd7 7a06 	vldr	s15, [r7, #24]
 8003036:	ee77 7a67 	vsub.f32	s15, s14, s15
 800303a:	edc7 7a02 	vstr	s15, [r7, #8]
    t4[1] = t4[1] - t3[1];
 800303e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003042:	edd7 7a07 	vldr	s15, [r7, #28]
 8003046:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304a:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[2] = t4[2] - t3[2];
 800304e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003052:	edd7 7a08 	vldr	s15, [r7, #32]
 8003056:	ee77 7a67 	vsub.f32	s15, s14, s15
 800305a:	edc7 7a04 	vstr	s15, [r7, #16]
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 800305e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003062:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003066:	ee77 7a67 	vsub.f32	s15, s14, s15
 800306a:	edc7 7a05 	vstr	s15, [r7, #20]

    twR = *tw++;
 800306e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003070:	1d1a      	adds	r2, r3, #4
 8003072:	673a      	str	r2, [r7, #112]	; 0x70
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	65fb      	str	r3, [r7, #92]	; 0x5c
    twI = *tw++;
 8003078:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800307a:	1d1a      	adds	r2, r3, #4
 800307c:	673a      	str	r2, [r7, #112]	; 0x70
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	65bb      	str	r3, [r7, #88]	; 0x58

    /* multiply by twiddle factors */
    m0 = t2[0] * twR;
 8003082:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003086:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800308a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800308e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t2[1] * twI;
 8003092:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003096:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800309a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800309e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t2[1] * twR;
 80030a2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80030a6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80030aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ae:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t2[0] * twI;
 80030b2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80030b6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80030ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030be:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* R  =  R  *  Tr - I * Ti */
    *p2++ = m0 + m1;
 80030c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030c4:	1d1a      	adds	r2, r3, #4
 80030c6:	677a      	str	r2, [r7, #116]	; 0x74
 80030c8:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80030cc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80030d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030d4:	edc3 7a00 	vstr	s15, [r3]
    /* I  =  I  *  Tr + R * Ti */
    *p2++ = m2 - m3;
 80030d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030da:	1d1a      	adds	r2, r3, #4
 80030dc:	677a      	str	r2, [r7, #116]	; 0x74
 80030de:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80030e2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80030e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ea:	edc3 7a00 	vstr	s15, [r3]

    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
 80030ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80030f2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80030f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030fa:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t4[1] * twR;
 80030fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8003102:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800310a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t4[1] * twI;
 800310e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003112:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800311a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t4[0] * twR;
 800311e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003122:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800312a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *pMid2++ = m0 - m1;
 800312e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003130:	1d1a      	adds	r2, r3, #4
 8003132:	67ba      	str	r2, [r7, #120]	; 0x78
 8003134:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8003138:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800313c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003140:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 8003144:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003146:	1d1a      	adds	r2, r3, #4
 8003148:	67ba      	str	r2, [r7, #120]	; 0x78
 800314a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800314e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8003152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003156:	edc3 7a00 	vstr	s15, [r3]

    twR = *tw++;
 800315a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800315c:	1d1a      	adds	r2, r3, #4
 800315e:	673a      	str	r2, [r7, #112]	; 0x70
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	65fb      	str	r3, [r7, #92]	; 0x5c
    twI = *tw++;
 8003164:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003166:	1d1a      	adds	r2, r3, #4
 8003168:	673a      	str	r2, [r7, #112]	; 0x70
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	65bb      	str	r3, [r7, #88]	; 0x58

    m0 = t2[2] * twR;
 800316e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003172:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t2[3] * twI;
 800317e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003182:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800318a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t2[3] * twR;
 800318e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003192:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800319a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t2[2] * twI;
 800319e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80031a2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80031a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031aa:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *p2++ = m0 + m1;
 80031ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031b0:	1d1a      	adds	r2, r3, #4
 80031b2:	677a      	str	r2, [r7, #116]	; 0x74
 80031b4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80031b8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80031bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031c0:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 80031c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031c6:	1d1a      	adds	r2, r3, #4
 80031c8:	677a      	str	r2, [r7, #116]	; 0x74
 80031ca:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80031ce:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80031d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d6:	edc3 7a00 	vstr	s15, [r3]

    m0 = t4[2] * twI;
 80031da:	edd7 7a04 	vldr	s15, [r7, #16]
 80031de:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80031e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t4[3] * twR;
 80031ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80031ee:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80031f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031f6:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t4[3] * twI;
 80031fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80031fe:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003206:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t4[2] * twR;
 800320a:	edd7 7a04 	vldr	s15, [r7, #16]
 800320e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003216:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *pMid2++ = m0 - m1;
 800321a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800321c:	1d1a      	adds	r2, r3, #4
 800321e:	67ba      	str	r2, [r7, #120]	; 0x78
 8003220:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8003224:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8003228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800322c:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 8003230:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003232:	1d1a      	adds	r2, r3, #4
 8003234:	67ba      	str	r2, [r7, #120]	; 0x78
 8003236:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800323a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800323e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003242:	edc3 7a00 	vstr	s15, [r3]
  for (l = L >> 2; l > 0; l-- )
 8003246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003248:	3b01      	subs	r3, #1
 800324a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800324c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800324e:	2b00      	cmp	r3, #0
 8003250:	f47f ae45 	bne.w	8002ede <arm_cfft_radix8by2_f32+0x4a>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 8003254:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003256:	b299      	uxth	r1, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	2302      	movs	r3, #2
 800325e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8003260:	f000 ffc4 	bl	80041ec <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 8003264:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003266:	b299      	uxth	r1, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	2302      	movs	r3, #2
 800326e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003270:	f000 ffbc 	bl	80041ec <arm_radix8_butterfly_f32>
}
 8003274:	bf00      	nop
 8003276:	3780      	adds	r7, #128	; 0x80
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b0ac      	sub	sp, #176	; 0xb0
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	085b      	lsrs	r3, r3, #1
 800328c:	b29b      	uxth	r3, r3
 800328e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 8003292:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	4413      	add	r3, r2
 800329c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 80032a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80032aa:	4413      	add	r3, r2
 80032ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 80032b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80032ba:	4413      	add	r3, r2
 80032bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         /* points to real values by default */
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 80032c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80032c8:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 80032ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032ce:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 80032d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80032d4:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     /* points to imaginary values by default */
 80032d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80032da:	3b04      	subs	r3, #4
 80032dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 80032e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032e4:	3b04      	subs	r3, #4
 80032e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 80032ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80032ee:	3b04      	subs	r3, #4
 80032f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 80032f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80032fe:	4413      	add	r3, r2
 8003300:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800330c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003310:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003314:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003318:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 800331c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003320:	085b      	lsrs	r3, r3, #1
 8003322:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    /* do four dot Fourier transform */

    twMod2 = 2;
 8003326:	2302      	movs	r3, #2
 8003328:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 800332a:	2304      	movs	r3, #4
 800332c:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 800332e:	2306      	movs	r3, #6
 8003330:	667b      	str	r3, [r7, #100]	; 0x64

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	ed93 7a00 	vldr	s14, [r3]
 8003338:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800333c:	edd3 7a00 	vldr	s15, [r3]
 8003340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003344:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	ed93 7a00 	vldr	s14, [r3]
 800334e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003352:	edd3 7a00 	vldr	s15, [r3]
 8003356:	ee77 7a67 	vsub.f32	s15, s14, s15
 800335a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	3304      	adds	r3, #4
 8003362:	ed93 7a00 	vldr	s14, [r3]
 8003366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800336a:	3304      	adds	r3, #4
 800336c:	edd3 7a00 	vldr	s15, [r3]
 8003370:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003374:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	3304      	adds	r3, #4
 800337c:	ed93 7a00 	vldr	s14, [r3]
 8003380:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003384:	3304      	adds	r3, #4
 8003386:	edd3 7a00 	vldr	s15, [r3]
 800338a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800338e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8003392:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003396:	3304      	adds	r3, #4
 8003398:	ed93 7a00 	vldr	s14, [r3]
 800339c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80033a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033a8:	3304      	adds	r3, #4
 80033aa:	edd3 7a00 	vldr	s15, [r3]
 80033ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033b2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 80033b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033ba:	edd3 7a00 	vldr	s15, [r3]
 80033be:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80033c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033ca:	edd3 7a00 	vldr	s15, [r3]
 80033ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033d2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 80033d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033da:	edd3 7a00 	vldr	s15, [r3]
 80033de:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80033e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033ea:	edd3 7a00 	vldr	s15, [r3]
 80033ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033f2:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 80033f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033fa:	3304      	adds	r3, #4
 80033fc:	edd3 7a00 	vldr	s15, [r3]
 8003400:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003404:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003408:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800340c:	3304      	adds	r3, #4
 800340e:	edd3 7a00 	vldr	s15, [r3]
 8003412:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003416:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800341a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800341e:	3304      	adds	r3, #4
 8003420:	edd3 7a00 	vldr	s15, [r3]
 8003424:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003428:	ee37 7a67 	vsub.f32	s14, s14, s15
 800342c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003430:	3304      	adds	r3, #4
 8003432:	edd3 7a00 	vldr	s15, [r3]
 8003436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800343a:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 800343e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003442:	ed93 7a00 	vldr	s14, [r3]
 8003446:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800344a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800344e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003452:	edd3 7a00 	vldr	s15, [r3]
 8003456:	ee77 7a67 	vsub.f32	s15, s14, s15
 800345a:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800345e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003462:	ed93 7a00 	vldr	s14, [r3]
 8003466:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800346a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800346e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003472:	edd3 7a00 	vldr	s15, [r3]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	1d1a      	adds	r2, r3, #4
 800347a:	603a      	str	r2, [r7, #0]
 800347c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003480:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8003484:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003488:	3304      	adds	r3, #4
 800348a:	ed93 7a00 	vldr	s14, [r3]
 800348e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003492:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003496:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800349a:	3304      	adds	r3, #4
 800349c:	edd3 7a00 	vldr	s15, [r3]
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	1d1a      	adds	r2, r3, #4
 80034a4:	603a      	str	r2, [r7, #0]
 80034a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034aa:	edc3 7a00 	vstr	s15, [r3]

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 80034ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80034b2:	1d1a      	adds	r2, r3, #4
 80034b4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80034b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034ba:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 80034bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80034c0:	1d1a      	adds	r2, r3, #4
 80034c2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80034c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034c8:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 80034ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034ce:	1d1a      	adds	r2, r3, #4
 80034d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80034d4:	69fa      	ldr	r2, [r7, #28]
 80034d6:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 80034d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034dc:	1d1a      	adds	r2, r3, #4
 80034de:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80034e2:	6a3a      	ldr	r2, [r7, #32]
 80034e4:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 80034e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80034ea:	1d1a      	adds	r2, r3, #4
 80034ec:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 80034f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80034f8:	1d1a      	adds	r2, r3, #4
 80034fa:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 8003502:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800350a:	4413      	add	r3, r2
 800350c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 8003510:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003518:	4413      	add	r3, r2
 800351a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 800351e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003526:	4413      	add	r3, r2
 8003528:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 800352c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003530:	3b02      	subs	r3, #2
 8003532:	085b      	lsrs	r3, r3, #1
 8003534:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003538:	e31a      	b.n	8003b70 <arm_cfft_radix8by4_f32+0x8f4>
    {
      /* TOP */
      p1ap3_0 = p1[0] + p3[0];
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	ed93 7a00 	vldr	s14, [r3]
 8003540:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003544:	edd3 7a00 	vldr	s15, [r3]
 8003548:	ee77 7a27 	vadd.f32	s15, s14, s15
 800354c:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
      p1sp3_0 = p1[0] - p3[0];
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	ed93 7a00 	vldr	s14, [r3]
 8003556:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800355a:	edd3 7a00 	vldr	s15, [r3]
 800355e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003562:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
      p1ap3_1 = p1[1] + p3[1];
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	3304      	adds	r3, #4
 800356a:	ed93 7a00 	vldr	s14, [r3]
 800356e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003572:	3304      	adds	r3, #4
 8003574:	edd3 7a00 	vldr	s15, [r3]
 8003578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800357c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
      p1sp3_1 = p1[1] - p3[1];
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	3304      	adds	r3, #4
 8003584:	ed93 7a00 	vldr	s14, [r3]
 8003588:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800358c:	3304      	adds	r3, #4
 800358e:	edd3 7a00 	vldr	s15, [r3]
 8003592:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003596:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 800359a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800359e:	3304      	adds	r3, #4
 80035a0:	ed93 7a00 	vldr	s14, [r3]
 80035a4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80035a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035b0:	3304      	adds	r3, #4
 80035b2:	edd3 7a00 	vldr	s15, [r3]
 80035b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035ba:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 80035be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80035c2:	edd3 7a00 	vldr	s15, [r3]
 80035c6:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80035ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035d2:	edd3 7a00 	vldr	s15, [r3]
 80035d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035da:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
      /* col 3 */
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 80035de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80035e2:	edd3 7a00 	vldr	s15, [r3]
 80035e6:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80035ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035f2:	edd3 7a00 	vldr	s15, [r3]
 80035f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035fa:	edc7 7a07 	vstr	s15, [r7, #28]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 80035fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003602:	3304      	adds	r3, #4
 8003604:	edd3 7a00 	vldr	s15, [r3]
 8003608:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800360c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003610:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003614:	3304      	adds	r3, #4
 8003616:	edd3 7a00 	vldr	s15, [r3]
 800361a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800361e:	edc7 7a08 	vstr	s15, [r7, #32]
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8003622:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003626:	3304      	adds	r3, #4
 8003628:	edd3 7a00 	vldr	s15, [r3]
 800362c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003630:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003634:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003638:	3304      	adds	r3, #4
 800363a:	edd3 7a00 	vldr	s15, [r3]
 800363e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003642:	edc7 7a03 	vstr	s15, [r7, #12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8003646:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800364a:	ed93 7a00 	vldr	s14, [r3]
 800364e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003652:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003656:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800365a:	edd3 7a00 	vldr	s15, [r3]
 800365e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003662:	edc7 7a04 	vstr	s15, [r7, #16]
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8003666:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800366a:	ed93 7a00 	vldr	s14, [r3]
 800366e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003672:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003676:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800367a:	edd3 7a00 	vldr	s15, [r3]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	1d1a      	adds	r2, r3, #4
 8003682:	603a      	str	r2, [r7, #0]
 8003684:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003688:	edc3 7a00 	vstr	s15, [r3]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 800368c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003690:	3304      	adds	r3, #4
 8003692:	ed93 7a00 	vldr	s14, [r3]
 8003696:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800369a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800369e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80036a2:	3304      	adds	r3, #4
 80036a4:	edd3 7a00 	vldr	s15, [r3]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	1d1a      	adds	r2, r3, #4
 80036ac:	603a      	str	r2, [r7, #0]
 80036ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b2:	edc3 7a00 	vstr	s15, [r3]

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 80036b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80036ba:	3b04      	subs	r3, #4
 80036bc:	ed93 7a00 	vldr	s14, [r3]
 80036c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80036c4:	3b04      	subs	r3, #4
 80036c6:	edd3 7a00 	vldr	s15, [r3]
 80036ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ce:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 80036d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80036d6:	3b04      	subs	r3, #4
 80036d8:	ed93 7a00 	vldr	s14, [r3]
 80036dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80036e0:	3b04      	subs	r3, #4
 80036e2:	edd3 7a00 	vldr	s15, [r3]
 80036e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036ea:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 80036ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80036f2:	ed93 7a00 	vldr	s14, [r3]
 80036f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80036fa:	edd3 7a00 	vldr	s15, [r3]
 80036fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003702:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 8003706:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800370a:	ed93 7a00 	vldr	s14, [r3]
 800370e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003712:	edd3 7a00 	vldr	s15, [r3]
 8003716:	ee77 7a67 	vsub.f32	s15, s14, s15
 800371a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 800371e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003722:	ed93 7a00 	vldr	s14, [r3]
 8003726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800372a:	edd3 7a00 	vldr	s15, [r3]
 800372e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003732:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003736:	ee77 7a27 	vadd.f32	s15, s14, s15
 800373a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 800373e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003742:	ed93 7a00 	vldr	s14, [r3]
 8003746:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800374a:	edd3 7a00 	vldr	s15, [r3]
 800374e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003752:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003756:	3b04      	subs	r3, #4
 8003758:	edd3 7a00 	vldr	s15, [r3]
 800375c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003760:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003764:	3b04      	subs	r3, #4
 8003766:	edd3 7a00 	vldr	s15, [r3]
 800376a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800376e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8003772:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003776:	3b04      	subs	r3, #4
 8003778:	edd3 7a00 	vldr	s15, [r3]
 800377c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003780:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003784:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003788:	3b04      	subs	r3, #4
 800378a:	edd3 7a00 	vldr	s15, [r3]
 800378e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003792:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8003796:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800379a:	edd3 7a00 	vldr	s15, [r3]
 800379e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80037a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80037a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80037aa:	edd3 7a00 	vldr	s15, [r3]
 80037ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037b2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 80037b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80037ba:	ed93 7a00 	vldr	s14, [r3]
 80037be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80037c2:	edd3 7a00 	vldr	s15, [r3]
 80037c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80037ca:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80037ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037d2:	edc7 7a05 	vstr	s15, [r7, #20]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 80037d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80037da:	3b04      	subs	r3, #4
 80037dc:	ed93 7a00 	vldr	s14, [r3]
 80037e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80037e4:	3b04      	subs	r3, #4
 80037e6:	edd3 7a00 	vldr	s15, [r3]
 80037ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80037ee:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80037f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037f6:	edc7 7a06 	vstr	s15, [r7, #24]
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 80037fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80037fe:	ed93 7a00 	vldr	s14, [r3]
 8003802:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003806:	ee37 7a27 	vadd.f32	s14, s14, s15
 800380a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800380e:	edd3 7a00 	vldr	s15, [r3]
 8003812:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003816:	1f1a      	subs	r2, r3, #4
 8003818:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800381c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003820:	edc3 7a00 	vstr	s15, [r3]
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8003824:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003828:	3b04      	subs	r3, #4
 800382a:	ed93 7a00 	vldr	s14, [r3]
 800382e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003832:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003836:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800383a:	3b04      	subs	r3, #4
 800383c:	edd3 7a00 	vldr	s15, [r3]
 8003840:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003844:	1f1a      	subs	r2, r3, #4
 8003846:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800384a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800384e:	edc3 7a00 	vstr	s15, [r3]

      /* COL 2 */
      /* read twiddle factors */
      twR = *tw2++;
 8003852:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003856:	1d1a      	adds	r2, r3, #4
 8003858:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	653b      	str	r3, [r7, #80]	; 0x50
      twI = *tw2++;
 8003860:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003864:	1d1a      	adds	r2, r3, #4
 8003866:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	64fb      	str	r3, [r7, #76]	; 0x4c
      /* multiply by twiddle factors */
      /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
      /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */

      /* Top */
      m0 = t2[0] * twR;
 800386e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003872:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800387a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t2[1] * twI;
 800387e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003882:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800388a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t2[1] * twR;
 800388e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003892:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800389a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t2[0] * twI;
 800389e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80038a2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80038a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038aa:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p2++ = m0 + m1;
 80038ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80038b2:	1d1a      	adds	r2, r3, #4
 80038b4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80038b8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80038bc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80038c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038c4:	edc3 7a00 	vstr	s15, [r3]
      *p2++ = m2 - m3;
 80038c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80038cc:	1d1a      	adds	r2, r3, #4
 80038ce:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80038d2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80038d6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80038da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038de:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 2 */
      /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
      /* Bottom */
      m0 = t2[3] * twI;
 80038e2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80038e6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80038ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ee:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t2[2] * twR;
 80038f2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80038f6:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80038fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038fe:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t2[2] * twI;
 8003902:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003906:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800390a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800390e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t2[3] * twR;
 8003912:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003916:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800391a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800391e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd2-- = m0 - m1;
 8003922:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003926:	1f1a      	subs	r2, r3, #4
 8003928:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800392c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003930:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003934:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003938:	edc3 7a00 	vstr	s15, [r3]
      *pEnd2-- = m2 + m3;
 800393c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003940:	1f1a      	subs	r2, r3, #4
 8003942:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003946:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800394a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800394e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003952:	edc3 7a00 	vstr	s15, [r3]

      /* COL 3 */
      twR = tw3[0];
 8003956:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	653b      	str	r3, [r7, #80]	; 0x50
      twI = tw3[1];
 800395e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	64fb      	str	r3, [r7, #76]	; 0x4c
      tw3 += twMod3;
 8003966:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800396e:	4413      	add	r3, r2
 8003970:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      /* Top */
      m0 = t3[0] * twR;
 8003974:	edd7 7a07 	vldr	s15, [r7, #28]
 8003978:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800397c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003980:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t3[1] * twI;
 8003984:	edd7 7a08 	vldr	s15, [r7, #32]
 8003988:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800398c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003990:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t3[1] * twR;
 8003994:	edd7 7a08 	vldr	s15, [r7, #32]
 8003998:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800399c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039a0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t3[0] * twI;
 80039a4:	edd7 7a07 	vldr	s15, [r7, #28]
 80039a8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80039ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039b0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p3++ = m0 + m1;
 80039b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039b8:	1d1a      	adds	r2, r3, #4
 80039ba:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80039be:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80039c2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80039c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039ca:	edc3 7a00 	vstr	s15, [r3]
      *p3++ = m2 - m3;
 80039ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039d2:	1d1a      	adds	r2, r3, #4
 80039d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80039d8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80039dc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80039e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039e4:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 80039e8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80039ec:	eef1 7a67 	vneg.f32	s15, s15
 80039f0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80039f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 =  t3[2] * twI;
 80039fc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a00:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003a04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a08:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 =  t3[2] * twR;
 8003a0c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a10:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a18:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 =  t3[3] * twI;
 8003a1c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003a20:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a28:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd3-- = m0 - m1;
 8003a2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003a30:	1f1a      	subs	r2, r3, #4
 8003a32:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003a36:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003a3a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003a3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a42:	edc3 7a00 	vstr	s15, [r3]
      *pEnd3-- = m3 - m2;
 8003a46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003a4a:	1f1a      	subs	r2, r3, #4
 8003a4c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003a50:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003a54:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003a58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a5c:	edc3 7a00 	vstr	s15, [r3]

      /* COL 4 */
      twR = tw4[0];
 8003a60:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	653b      	str	r3, [r7, #80]	; 0x50
      twI = tw4[1];
 8003a68:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tw4 += twMod4;
 8003a70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003a78:	4413      	add	r3, r2
 8003a7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      /* Top */
      m0 = t4[0] * twR;
 8003a7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a82:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a8a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t4[1] * twI;
 8003a8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a92:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a9a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t4[1] * twR;
 8003a9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003aa2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aaa:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t4[0] * twI;
 8003aae:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ab2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aba:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p4++ = m0 + m1;
 8003abe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ac2:	1d1a      	adds	r2, r3, #4
 8003ac4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003ac8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003acc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ad4:	edc3 7a00 	vstr	s15, [r3]
      *p4++ = m2 - m3;
 8003ad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003adc:	1d1a      	adds	r2, r3, #4
 8003ade:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003ae2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003ae6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003aee:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 4 */
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
 8003af2:	edd7 7a06 	vldr	s15, [r7, #24]
 8003af6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003afe:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t4[2] * twR;
 8003b02:	edd7 7a05 	vldr	s15, [r7, #20]
 8003b06:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b0e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t4[2] * twI;
 8003b12:	edd7 7a05 	vldr	s15, [r7, #20]
 8003b16:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b1e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t4[3] * twR;
 8003b22:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b26:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b2e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd4-- = m0 - m1;
 8003b32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b36:	1f1a      	subs	r2, r3, #4
 8003b38:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8003b3c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003b40:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b48:	edc3 7a00 	vstr	s15, [r3]
      *pEnd4-- = m2 + m3;
 8003b4c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b50:	1f1a      	subs	r2, r3, #4
 8003b52:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8003b56:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003b5a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003b5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b62:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8003b66:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003b70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f47f ace0 	bne.w	800353a <arm_cfft_radix8by4_f32+0x2be>
    }

    /* MIDDLE */
    /* Twiddle factors are */
    /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
    p1ap3_0 = p1[0] + p3[0];
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	ed93 7a00 	vldr	s14, [r3]
 8003b80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b84:	edd3 7a00 	vldr	s15, [r3]
 8003b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b8c:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	ed93 7a00 	vldr	s14, [r3]
 8003b96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b9a:	edd3 7a00 	vldr	s15, [r3]
 8003b9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ba2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	ed93 7a00 	vldr	s14, [r3]
 8003bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003bb2:	3304      	adds	r3, #4
 8003bb4:	edd3 7a00 	vldr	s15, [r3]
 8003bb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bbc:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	ed93 7a00 	vldr	s14, [r3]
 8003bc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003bcc:	3304      	adds	r3, #4
 8003bce:	edd3 7a00 	vldr	s15, [r3]
 8003bd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bd6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8003bda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003bde:	3304      	adds	r3, #4
 8003be0:	ed93 7a00 	vldr	s14, [r3]
 8003be4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003be8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003bf0:	3304      	adds	r3, #4
 8003bf2:	edd3 7a00 	vldr	s15, [r3]
 8003bf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bfa:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8003bfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c02:	edd3 7a00 	vldr	s15, [r3]
 8003c06:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8003c0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c12:	edd3 7a00 	vldr	s15, [r3]
 8003c16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c1a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8003c1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c22:	edd3 7a00 	vldr	s15, [r3]
 8003c26:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8003c2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c32:	edd3 7a00 	vldr	s15, [r3]
 8003c36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c3a:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8003c3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c42:	3304      	adds	r3, #4
 8003c44:	edd3 7a00 	vldr	s15, [r3]
 8003c48:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003c4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c54:	3304      	adds	r3, #4
 8003c56:	edd3 7a00 	vldr	s15, [r3]
 8003c5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c5e:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8003c62:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c66:	3304      	adds	r3, #4
 8003c68:	edd3 7a00 	vldr	s15, [r3]
 8003c6c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003c70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c78:	3304      	adds	r3, #4
 8003c7a:	edd3 7a00 	vldr	s15, [r3]
 8003c7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c82:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8003c86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003c8a:	ed93 7a00 	vldr	s14, [r3]
 8003c8e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003c92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c96:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c9a:	edd3 7a00 	vldr	s15, [r3]
 8003c9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ca2:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8003ca6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003caa:	ed93 7a00 	vldr	s14, [r3]
 8003cae:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003cb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003cba:	edd3 7a00 	vldr	s15, [r3]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	1d1a      	adds	r2, r3, #4
 8003cc2:	603a      	str	r2, [r7, #0]
 8003cc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cc8:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8003ccc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	ed93 7a00 	vldr	s14, [r3]
 8003cd6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003cda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ce2:	3304      	adds	r3, #4
 8003ce4:	edd3 7a00 	vldr	s15, [r3]
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	1d1a      	adds	r2, r3, #4
 8003cec:	603a      	str	r2, [r7, #0]
 8003cee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cf2:	edc3 7a00 	vstr	s15, [r3]

    /* COL 2 */
    twR = tw2[0];
 8003cf6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 8003cfe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 8003d06:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003d0a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d12:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 8003d16:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003d1a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d22:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 8003d26:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003d2a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d32:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 8003d36:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003d3a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d42:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 8003d46:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003d4a:	1d1a      	adds	r2, r3, #4
 8003d4c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8003d50:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003d54:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003d58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d5c:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8003d60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003d64:	1d1a      	adds	r2, r3, #4
 8003d66:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8003d6a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003d6e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003d72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d76:	edc3 7a00 	vstr	s15, [r3]
    /* COL 3 */
    twR = tw3[0];
 8003d7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 8003d82:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 8003d8a:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d8e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d96:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 8003d9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8003d9e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003da6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 8003daa:	edd7 7a08 	vldr	s15, [r7, #32]
 8003dae:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003db6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 8003dba:	edd7 7a07 	vldr	s15, [r7, #28]
 8003dbe:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003dc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dc6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 8003dca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dce:	1d1a      	adds	r2, r3, #4
 8003dd0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003dd4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003dd8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003ddc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003de0:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8003de4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003de8:	1d1a      	adds	r2, r3, #4
 8003dea:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003dee:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003df2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003df6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dfa:	edc3 7a00 	vstr	s15, [r3]
    /* COL 4 */
    twR = tw4[0];
 8003dfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 8003e06:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 8003e0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e12:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e1a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 8003e1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003e22:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e2a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 8003e2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003e32:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e3a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 8003e3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e42:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e4a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 8003e4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e52:	1d1a      	adds	r2, r3, #4
 8003e54:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003e58:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003e5c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003e60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e64:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 8003e68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e6c:	1d1a      	adds	r2, r3, #4
 8003e6e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003e72:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003e76:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003e7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e7e:	edc3 7a00 	vstr	s15, [r3]

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8003e82:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003e86:	b299      	uxth	r1, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	2304      	movs	r3, #4
 8003e8e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8003e90:	f000 f9ac 	bl	80041ec <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8003e94:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003e98:	b299      	uxth	r1, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	2304      	movs	r3, #4
 8003ea0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8003ea2:	f000 f9a3 	bl	80041ec <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8003ea6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003eaa:	b299      	uxth	r1, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	2304      	movs	r3, #4
 8003eb2:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8003eb4:	f000 f99a 	bl	80041ec <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8003eb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ebc:	b299      	uxth	r1, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685a      	ldr	r2, [r3, #4]
 8003ec2:	2304      	movs	r3, #4
 8003ec4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8003ec6:	f000 f991 	bl	80041ec <arm_radix8_butterfly_f32>
}
 8003eca:	bf00      	nop
 8003ecc:	37b0      	adds	r7, #176	; 0xb0
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <arm_cfft_f32>:
void arm_cfft_f32(
  const arm_cfft_instance_f32 * S,
        float32_t * p1,
        uint8_t ifftFlag,
        uint8_t bitReverseFlag)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b088      	sub	sp, #32
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	60f8      	str	r0, [r7, #12]
 8003eda:	60b9      	str	r1, [r7, #8]
 8003edc:	4611      	mov	r1, r2
 8003ede:	461a      	mov	r2, r3
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	71fb      	strb	r3, [r7, #7]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	71bb      	strb	r3, [r7, #6]
  uint32_t  L = S->fftLen, l;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	881b      	ldrh	r3, [r3, #0]
 8003eec:	617b      	str	r3, [r7, #20]
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8003eee:	79fb      	ldrb	r3, [r7, #7]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d117      	bne.n	8003f24 <arm_cfft_f32+0x52>
  {
    /* Conjugate input data */
    pSrc = p1 + 1;
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	3304      	adds	r3, #4
 8003ef8:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8003efa:	2300      	movs	r3, #0
 8003efc:	61fb      	str	r3, [r7, #28]
 8003efe:	e00d      	b.n	8003f1c <arm_cfft_f32+0x4a>
    {
      *pSrc = -*pSrc;
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	edd3 7a00 	vldr	s15, [r3]
 8003f06:	eef1 7a67 	vneg.f32	s15, s15
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	edc3 7a00 	vstr	s15, [r3]
      pSrc += 2;
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	3308      	adds	r3, #8
 8003f14:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	61fb      	str	r3, [r7, #28]
 8003f1c:	69fa      	ldr	r2, [r7, #28]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d3ed      	bcc.n	8003f00 <arm_cfft_f32+0x2e>
    }
  }

  switch (L)
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f2a:	d040      	beq.n	8003fae <arm_cfft_f32+0xdc>
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f32:	d845      	bhi.n	8003fc0 <arm_cfft_f32+0xee>
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f3a:	d033      	beq.n	8003fa4 <arm_cfft_f32+0xd2>
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f42:	d83d      	bhi.n	8003fc0 <arm_cfft_f32+0xee>
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f4a:	d026      	beq.n	8003f9a <arm_cfft_f32+0xc8>
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f52:	d835      	bhi.n	8003fc0 <arm_cfft_f32+0xee>
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f5a:	d028      	beq.n	8003fae <arm_cfft_f32+0xdc>
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f62:	d82d      	bhi.n	8003fc0 <arm_cfft_f32+0xee>
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f6a:	d01b      	beq.n	8003fa4 <arm_cfft_f32+0xd2>
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f72:	d825      	bhi.n	8003fc0 <arm_cfft_f32+0xee>
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	2b80      	cmp	r3, #128	; 0x80
 8003f78:	d00f      	beq.n	8003f9a <arm_cfft_f32+0xc8>
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	2b80      	cmp	r3, #128	; 0x80
 8003f7e:	d81f      	bhi.n	8003fc0 <arm_cfft_f32+0xee>
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	2b40      	cmp	r3, #64	; 0x40
 8003f84:	d013      	beq.n	8003fae <arm_cfft_f32+0xdc>
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2b40      	cmp	r3, #64	; 0x40
 8003f8a:	d819      	bhi.n	8003fc0 <arm_cfft_f32+0xee>
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	2b10      	cmp	r3, #16
 8003f90:	d003      	beq.n	8003f9a <arm_cfft_f32+0xc8>
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	2b20      	cmp	r3, #32
 8003f96:	d005      	beq.n	8003fa4 <arm_cfft_f32+0xd2>
 8003f98:	e012      	b.n	8003fc0 <arm_cfft_f32+0xee>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8003f9a:	68b9      	ldr	r1, [r7, #8]
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7fe ff79 	bl	8002e94 <arm_cfft_radix8by2_f32>
    break;
 8003fa2:	e00d      	b.n	8003fc0 <arm_cfft_f32+0xee>
  case 32:
  case 256:
  case 2048:
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8003fa4:	68b9      	ldr	r1, [r7, #8]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f7ff f968 	bl	800327c <arm_cfft_radix8by4_f32>
    break;
 8003fac:	e008      	b.n	8003fc0 <arm_cfft_f32+0xee>
  case 64:
  case 512:
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	b299      	uxth	r1, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	68b8      	ldr	r0, [r7, #8]
 8003fba:	f000 f917 	bl	80041ec <arm_radix8_butterfly_f32>
    break;
 8003fbe:	bf00      	nop
  }

  if ( bitReverseFlag )
 8003fc0:	79bb      	ldrb	r3, [r7, #6]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d007      	beq.n	8003fd6 <arm_cfft_f32+0x104>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	8999      	ldrh	r1, [r3, #12]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	68b8      	ldr	r0, [r7, #8]
 8003fd2:	f7fe ff06 	bl	8002de2 <arm_bitreversal_32>

  if (ifftFlag == 1U)
 8003fd6:	79fb      	ldrb	r3, [r7, #7]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d130      	bne.n	800403e <arm_cfft_f32+0x16c>
  {
    invL = 1.0f / (float32_t)L;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	ee07 3a90 	vmov	s15, r3
 8003fe2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003fe6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fee:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Conjugate and scale output data */
    pSrc = p1;
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61fb      	str	r3, [r7, #28]
 8003ffa:	e01c      	b.n	8004036 <arm_cfft_f32+0x164>
    {
      *pSrc++ *=   invL ;
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	1d1a      	adds	r2, r3, #4
 8004000:	61ba      	str	r2, [r7, #24]
 8004002:	ed93 7a00 	vldr	s14, [r3]
 8004006:	edd7 7a04 	vldr	s15, [r7, #16]
 800400a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800400e:	edc3 7a00 	vstr	s15, [r3]
      *pSrc    = -(*pSrc) * invL;
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	edd3 7a00 	vldr	s15, [r3]
 8004018:	eeb1 7a67 	vneg.f32	s14, s15
 800401c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	edc3 7a00 	vstr	s15, [r3]
      pSrc++;
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	3304      	adds	r3, #4
 800402e:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	3301      	adds	r3, #1
 8004034:	61fb      	str	r3, [r7, #28]
 8004036:	69fa      	ldr	r2, [r7, #28]
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	429a      	cmp	r2, r3
 800403c:	d3de      	bcc.n	8003ffc <arm_cfft_f32+0x12a>
    }
  }
}
 800403e:	bf00      	nop
 8004040:	3720      	adds	r7, #32
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
	...

08004048 <arm_cfft_init_f32>:
}
#else
arm_status arm_cfft_init_f32(
  arm_cfft_instance_f32 * S,
  uint16_t fftLen)
{
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	460b      	mov	r3, r1
 8004052:	807b      	strh	r3, [r7, #2]
        /*  Initialise the default arm status */
        arm_status status = ARM_MATH_SUCCESS;
 8004054:	2300      	movs	r3, #0
 8004056:	73fb      	strb	r3, [r7, #15]

        /*  Initialise the FFT length */
        S->fftLen = fftLen;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	887a      	ldrh	r2, [r7, #2]
 800405c:	801a      	strh	r2, [r3, #0]

        /*  Initialise the Twiddle coefficient pointer */
        S->pTwiddle = NULL;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	605a      	str	r2, [r3, #4]


        /*  Initializations of Instance structure depending on the FFT length */
        switch (S->fftLen) {
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	881b      	ldrh	r3, [r3, #0]
 8004068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800406c:	d02c      	beq.n	80040c8 <arm_cfft_init_f32+0x80>
 800406e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004072:	f300 809e 	bgt.w	80041b2 <arm_cfft_init_f32+0x16a>
 8004076:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800407a:	d032      	beq.n	80040e2 <arm_cfft_init_f32+0x9a>
 800407c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004080:	f300 8097 	bgt.w	80041b2 <arm_cfft_init_f32+0x16a>
 8004084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004088:	d038      	beq.n	80040fc <arm_cfft_init_f32+0xb4>
 800408a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800408e:	f300 8090 	bgt.w	80041b2 <arm_cfft_init_f32+0x16a>
 8004092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004096:	d03e      	beq.n	8004116 <arm_cfft_init_f32+0xce>
 8004098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800409c:	f300 8089 	bgt.w	80041b2 <arm_cfft_init_f32+0x16a>
 80040a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040a4:	d044      	beq.n	8004130 <arm_cfft_init_f32+0xe8>
 80040a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040aa:	f300 8082 	bgt.w	80041b2 <arm_cfft_init_f32+0x16a>
 80040ae:	2b80      	cmp	r3, #128	; 0x80
 80040b0:	d04b      	beq.n	800414a <arm_cfft_init_f32+0x102>
 80040b2:	2b80      	cmp	r3, #128	; 0x80
 80040b4:	dc7d      	bgt.n	80041b2 <arm_cfft_init_f32+0x16a>
 80040b6:	2b40      	cmp	r3, #64	; 0x40
 80040b8:	d054      	beq.n	8004164 <arm_cfft_init_f32+0x11c>
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	dc79      	bgt.n	80041b2 <arm_cfft_init_f32+0x16a>
 80040be:	2b10      	cmp	r3, #16
 80040c0:	d06a      	beq.n	8004198 <arm_cfft_init_f32+0x150>
 80040c2:	2b20      	cmp	r3, #32
 80040c4:	d05b      	beq.n	800417e <arm_cfft_init_f32+0x136>
 80040c6:	e074      	b.n	80041b2 <arm_cfft_init_f32+0x16a>
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096))
            /*  Initializations of structure parameters for 4096 point FFT */
        case 4096U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,4096);
 80040c8:	4b3f      	ldr	r3, [pc, #252]	; (80041c8 <arm_cfft_init_f32+0x180>)
 80040ca:	899a      	ldrh	r2, [r3, #12]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	819a      	strh	r2, [r3, #12]
 80040d0:	4b3d      	ldr	r3, [pc, #244]	; (80041c8 <arm_cfft_init_f32+0x180>)
 80040d2:	689a      	ldr	r2, [r3, #8]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	609a      	str	r2, [r3, #8]
 80040d8:	4b3b      	ldr	r3, [pc, #236]	; (80041c8 <arm_cfft_init_f32+0x180>)
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	605a      	str	r2, [r3, #4]
            break;
 80040e0:	e06a      	b.n	80041b8 <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048))
            /*  Initializations of structure parameters for 2048 point FFT */
        case 2048U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,2048);
 80040e2:	4b3a      	ldr	r3, [pc, #232]	; (80041cc <arm_cfft_init_f32+0x184>)
 80040e4:	899a      	ldrh	r2, [r3, #12]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	819a      	strh	r2, [r3, #12]
 80040ea:	4b38      	ldr	r3, [pc, #224]	; (80041cc <arm_cfft_init_f32+0x184>)
 80040ec:	689a      	ldr	r2, [r3, #8]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	609a      	str	r2, [r3, #8]
 80040f2:	4b36      	ldr	r3, [pc, #216]	; (80041cc <arm_cfft_init_f32+0x184>)
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	605a      	str	r2, [r3, #4]

            break;
 80040fa:	e05d      	b.n	80041b8 <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024))
            /*  Initializations of structure parameters for 1024 point FFT */
        case 1024U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,1024);
 80040fc:	4b34      	ldr	r3, [pc, #208]	; (80041d0 <arm_cfft_init_f32+0x188>)
 80040fe:	899a      	ldrh	r2, [r3, #12]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	819a      	strh	r2, [r3, #12]
 8004104:	4b32      	ldr	r3, [pc, #200]	; (80041d0 <arm_cfft_init_f32+0x188>)
 8004106:	689a      	ldr	r2, [r3, #8]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	609a      	str	r2, [r3, #8]
 800410c:	4b30      	ldr	r3, [pc, #192]	; (80041d0 <arm_cfft_init_f32+0x188>)
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	605a      	str	r2, [r3, #4]

            break;
 8004114:	e050      	b.n	80041b8 <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512))
            /*  Initializations of structure parameters for 512 point FFT */
        case 512U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,512);
 8004116:	4b2f      	ldr	r3, [pc, #188]	; (80041d4 <arm_cfft_init_f32+0x18c>)
 8004118:	899a      	ldrh	r2, [r3, #12]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	819a      	strh	r2, [r3, #12]
 800411e:	4b2d      	ldr	r3, [pc, #180]	; (80041d4 <arm_cfft_init_f32+0x18c>)
 8004120:	689a      	ldr	r2, [r3, #8]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	609a      	str	r2, [r3, #8]
 8004126:	4b2b      	ldr	r3, [pc, #172]	; (80041d4 <arm_cfft_init_f32+0x18c>)
 8004128:	685a      	ldr	r2, [r3, #4]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	605a      	str	r2, [r3, #4]
            break;
 800412e:	e043      	b.n	80041b8 <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256))
        case 256U:
            FFTINIT(f32,256);
 8004130:	4b29      	ldr	r3, [pc, #164]	; (80041d8 <arm_cfft_init_f32+0x190>)
 8004132:	899a      	ldrh	r2, [r3, #12]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	819a      	strh	r2, [r3, #12]
 8004138:	4b27      	ldr	r3, [pc, #156]	; (80041d8 <arm_cfft_init_f32+0x190>)
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	609a      	str	r2, [r3, #8]
 8004140:	4b25      	ldr	r3, [pc, #148]	; (80041d8 <arm_cfft_init_f32+0x190>)
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	605a      	str	r2, [r3, #4]
            break;
 8004148:	e036      	b.n	80041b8 <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128))
        case 128U:
            FFTINIT(f32,128);
 800414a:	4b24      	ldr	r3, [pc, #144]	; (80041dc <arm_cfft_init_f32+0x194>)
 800414c:	899a      	ldrh	r2, [r3, #12]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	819a      	strh	r2, [r3, #12]
 8004152:	4b22      	ldr	r3, [pc, #136]	; (80041dc <arm_cfft_init_f32+0x194>)
 8004154:	689a      	ldr	r2, [r3, #8]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	609a      	str	r2, [r3, #8]
 800415a:	4b20      	ldr	r3, [pc, #128]	; (80041dc <arm_cfft_init_f32+0x194>)
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	605a      	str	r2, [r3, #4]
            break;
 8004162:	e029      	b.n	80041b8 <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64))
        case 64U:
            FFTINIT(f32,64);
 8004164:	4b1e      	ldr	r3, [pc, #120]	; (80041e0 <arm_cfft_init_f32+0x198>)
 8004166:	899a      	ldrh	r2, [r3, #12]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	819a      	strh	r2, [r3, #12]
 800416c:	4b1c      	ldr	r3, [pc, #112]	; (80041e0 <arm_cfft_init_f32+0x198>)
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	609a      	str	r2, [r3, #8]
 8004174:	4b1a      	ldr	r3, [pc, #104]	; (80041e0 <arm_cfft_init_f32+0x198>)
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	605a      	str	r2, [r3, #4]
            break;
 800417c:	e01c      	b.n	80041b8 <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32))
        case 32U:
            FFTINIT(f32,32);
 800417e:	4b19      	ldr	r3, [pc, #100]	; (80041e4 <arm_cfft_init_f32+0x19c>)
 8004180:	899a      	ldrh	r2, [r3, #12]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	819a      	strh	r2, [r3, #12]
 8004186:	4b17      	ldr	r3, [pc, #92]	; (80041e4 <arm_cfft_init_f32+0x19c>)
 8004188:	689a      	ldr	r2, [r3, #8]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	609a      	str	r2, [r3, #8]
 800418e:	4b15      	ldr	r3, [pc, #84]	; (80041e4 <arm_cfft_init_f32+0x19c>)
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	605a      	str	r2, [r3, #4]
            break;
 8004196:	e00f      	b.n	80041b8 <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16))
        case 16U:
            /*  Initializations of structure parameters for 16 point FFT */
            FFTINIT(f32,16);
 8004198:	4b13      	ldr	r3, [pc, #76]	; (80041e8 <arm_cfft_init_f32+0x1a0>)
 800419a:	899a      	ldrh	r2, [r3, #12]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	819a      	strh	r2, [r3, #12]
 80041a0:	4b11      	ldr	r3, [pc, #68]	; (80041e8 <arm_cfft_init_f32+0x1a0>)
 80041a2:	689a      	ldr	r2, [r3, #8]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	609a      	str	r2, [r3, #8]
 80041a8:	4b0f      	ldr	r3, [pc, #60]	; (80041e8 <arm_cfft_init_f32+0x1a0>)
 80041aa:	685a      	ldr	r2, [r3, #4]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	605a      	str	r2, [r3, #4]
            break;
 80041b0:	e002      	b.n	80041b8 <arm_cfft_init_f32+0x170>
#endif

        default:
            /*  Reporting argument error if fftSize is not valid value */
            status = ARM_MATH_ARGUMENT_ERROR;
 80041b2:	23ff      	movs	r3, #255	; 0xff
 80041b4:	73fb      	strb	r3, [r7, #15]
            break;
 80041b6:	bf00      	nop
        }


        return (status);
 80041b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3714      	adds	r7, #20
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	0803461c 	.word	0x0803461c
 80041cc:	0803460c 	.word	0x0803460c
 80041d0:	080345fc 	.word	0x080345fc
 80041d4:	080345ec 	.word	0x080345ec
 80041d8:	080345dc 	.word	0x080345dc
 80041dc:	080345cc 	.word	0x080345cc
 80041e0:	080345bc 	.word	0x080345bc
 80041e4:	080345ac 	.word	0x080345ac
 80041e8:	0803459c 	.word	0x0803459c

080041ec <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b0bd      	sub	sp, #244	; 0xf4
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	607a      	str	r2, [r7, #4]
 80041f6:	461a      	mov	r2, r3
 80041f8:	460b      	mov	r3, r1
 80041fa:	817b      	strh	r3, [r7, #10]
 80041fc:	4613      	mov	r3, r2
 80041fe:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 8004200:	4b09      	ldr	r3, [pc, #36]	; (8004228 <arm_radix8_butterfly_f32+0x3c>)
 8004202:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 8004206:	897b      	ldrh	r3, [r7, #10]
 8004208:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

   do
   {
      n1 = n2;
 800420c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004210:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 8004214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004218:	08db      	lsrs	r3, r3, #3
 800421a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 800421e:	2300      	movs	r3, #0
 8004220:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004224:	e002      	b.n	800422c <arm_radix8_butterfly_f32+0x40>
 8004226:	bf00      	nop
 8004228:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 800422c:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8004230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004234:	4413      	add	r3, r2
 8004236:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 800423a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800423e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004242:	4413      	add	r3, r2
 8004244:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 8004248:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800424c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004250:	4413      	add	r3, r2
 8004252:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 8004256:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800425a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800425e:	4413      	add	r3, r2
 8004260:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 8004264:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800426c:	4413      	add	r3, r2
 800426e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 8004272:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800427a:	4413      	add	r3, r2
 800427c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 8004280:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004288:	4413      	add	r3, r2
 800428a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800428e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004292:	00db      	lsls	r3, r3, #3
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	4413      	add	r3, r2
 8004298:	ed93 7a00 	vldr	s14, [r3]
 800429c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80042a0:	00db      	lsls	r3, r3, #3
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	4413      	add	r3, r2
 80042a6:	edd3 7a00 	vldr	s15, [r3]
 80042aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042ae:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80042b2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80042b6:	00db      	lsls	r3, r3, #3
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	4413      	add	r3, r2
 80042bc:	ed93 7a00 	vldr	s14, [r3]
 80042c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4413      	add	r3, r2
 80042ca:	edd3 7a00 	vldr	s15, [r3]
 80042ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042d2:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80042d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80042da:	00db      	lsls	r3, r3, #3
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	4413      	add	r3, r2
 80042e0:	ed93 7a00 	vldr	s14, [r3]
 80042e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	4413      	add	r3, r2
 80042ee:	edd3 7a00 	vldr	s15, [r3]
 80042f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042f6:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80042fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	4413      	add	r3, r2
 8004304:	ed93 7a00 	vldr	s14, [r3]
 8004308:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800430c:	00db      	lsls	r3, r3, #3
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	4413      	add	r3, r2
 8004312:	edd3 7a00 	vldr	s15, [r3]
 8004316:	ee77 7a67 	vsub.f32	s15, s14, s15
 800431a:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800431e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004322:	00db      	lsls	r3, r3, #3
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	4413      	add	r3, r2
 8004328:	ed93 7a00 	vldr	s14, [r3]
 800432c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004330:	00db      	lsls	r3, r3, #3
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	4413      	add	r3, r2
 8004336:	edd3 7a00 	vldr	s15, [r3]
 800433a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800433e:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8004342:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4413      	add	r3, r2
 800434c:	ed93 7a00 	vldr	s14, [r3]
 8004350:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	4413      	add	r3, r2
 800435a:	edd3 7a00 	vldr	s15, [r3]
 800435e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004362:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8004366:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800436a:	00db      	lsls	r3, r3, #3
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	4413      	add	r3, r2
 8004370:	ed93 7a00 	vldr	s14, [r3]
 8004374:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	4413      	add	r3, r2
 800437e:	edd3 7a00 	vldr	s15, [r3]
 8004382:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004386:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800438a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800438e:	00db      	lsls	r3, r3, #3
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	4413      	add	r3, r2
 8004394:	ed93 7a00 	vldr	s14, [r3]
 8004398:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800439c:	00db      	lsls	r3, r3, #3
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	4413      	add	r3, r2
 80043a2:	edd3 7a00 	vldr	s15, [r3]
 80043a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043aa:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 80043ae:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80043b2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80043b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043ba:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r1 = r1 + r3;
 80043be:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80043c2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80043c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043ca:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 80043ce:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80043d2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80043d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043da:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 80043de:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80043e2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80043e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043ea:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;
 80043ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80043f2:	00db      	lsls	r3, r3, #3
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	4413      	add	r3, r2
 80043f8:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80043fc:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8004400:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004404:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 8004408:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	4413      	add	r3, r2
 8004412:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004416:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800441a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800441e:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8004422:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	3304      	adds	r3, #4
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	4413      	add	r3, r2
 800442e:	ed93 7a00 	vldr	s14, [r3]
 8004432:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	3304      	adds	r3, #4
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	4413      	add	r3, r2
 800443e:	edd3 7a00 	vldr	s15, [r3]
 8004442:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004446:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800444a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	3304      	adds	r3, #4
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	4413      	add	r3, r2
 8004456:	ed93 7a00 	vldr	s14, [r3]
 800445a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	3304      	adds	r3, #4
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	4413      	add	r3, r2
 8004466:	edd3 7a00 	vldr	s15, [r3]
 800446a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800446e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8004472:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	3304      	adds	r3, #4
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	4413      	add	r3, r2
 800447e:	ed93 7a00 	vldr	s14, [r3]
 8004482:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	3304      	adds	r3, #4
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	4413      	add	r3, r2
 800448e:	edd3 7a00 	vldr	s15, [r3]
 8004492:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004496:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800449a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	3304      	adds	r3, #4
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	4413      	add	r3, r2
 80044a6:	ed93 7a00 	vldr	s14, [r3]
 80044aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	3304      	adds	r3, #4
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	4413      	add	r3, r2
 80044b6:	edd3 7a00 	vldr	s15, [r3]
 80044ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044be:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80044c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	3304      	adds	r3, #4
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	4413      	add	r3, r2
 80044ce:	ed93 7a00 	vldr	s14, [r3]
 80044d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	3304      	adds	r3, #4
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	4413      	add	r3, r2
 80044de:	edd3 7a00 	vldr	s15, [r3]
 80044e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044e6:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 80044ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	3304      	adds	r3, #4
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	4413      	add	r3, r2
 80044f6:	ed93 7a00 	vldr	s14, [r3]
 80044fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	3304      	adds	r3, #4
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	4413      	add	r3, r2
 8004506:	edd3 7a00 	vldr	s15, [r3]
 800450a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800450e:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8004512:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	3304      	adds	r3, #4
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	4413      	add	r3, r2
 800451e:	ed93 7a00 	vldr	s14, [r3]
 8004522:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	3304      	adds	r3, #4
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	4413      	add	r3, r2
 800452e:	edd3 7a00 	vldr	s15, [r3]
 8004532:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004536:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800453a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	3304      	adds	r3, #4
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4413      	add	r3, r2
 8004546:	ed93 7a00 	vldr	s14, [r3]
 800454a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	3304      	adds	r3, #4
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	4413      	add	r3, r2
 8004556:	edd3 7a00 	vldr	s15, [r3]
 800455a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800455e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         t2 = r1 - s3;
 8004562:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004566:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800456a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800456e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         r1 = r1 + s3;
 8004572:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004576:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800457a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800457e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 8004582:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004586:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800458a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800458e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 8004592:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004596:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800459a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800459e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 80045a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	3304      	adds	r3, #4
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4413      	add	r3, r2
 80045ae:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80045b2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80045b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045ba:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 80045be:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	3304      	adds	r3, #4
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	4413      	add	r3, r2
 80045ca:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80045ce:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80045d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045d6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 80045da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4413      	add	r3, r2
 80045e4:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80045e8:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80045ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045f0:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 80045f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	4413      	add	r3, r2
 80045fe:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8004602:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8004606:	ee77 7a67 	vsub.f32	s15, s14, s15
 800460a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 800460e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	3304      	adds	r3, #4
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	4413      	add	r3, r2
 800461a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800461e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004626:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 800462a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800462e:	00db      	lsls	r3, r3, #3
 8004630:	3304      	adds	r3, #4
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	4413      	add	r3, r2
 8004636:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800463a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800463e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004642:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 8004646:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800464a:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800464e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004652:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465a:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 800465e:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8004662:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800466a:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800466e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004672:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 8004676:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800467a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800467e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004682:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800468a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 800468e:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8004692:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004696:	ee77 7a27 	vadd.f32	s15, s14, s15
 800469a:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800469e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046a2:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         t1 = r5 - r1;
 80046a6:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80046aa:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80046ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046b2:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r5 = r5 + r1;
 80046b6:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80046ba:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80046be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046c2:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 80046c6:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80046ca:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80046ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046d2:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 80046d6:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80046da:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80046de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046e2:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 80046e6:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80046ea:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80046ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046f2:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         s5 = s5 + r2;
 80046f6:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80046fa:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80046fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004702:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         s8 = s7 - s6;
 8004706:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800470a:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800470e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004712:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         s7 = s7 + s6;
 8004716:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800471a:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800471e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004722:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 8004726:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	4413      	add	r3, r2
 8004730:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8004734:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8004738:	ee77 7a27 	vadd.f32	s15, s14, s15
 800473c:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 8004740:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	4413      	add	r3, r2
 800474a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800474e:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8004752:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004756:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 800475a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4413      	add	r3, r2
 8004764:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8004768:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800476c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004770:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 8004774:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	4413      	add	r3, r2
 800477e:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8004782:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004786:	ee77 7a67 	vsub.f32	s15, s14, s15
 800478a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 800478e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004792:	00db      	lsls	r3, r3, #3
 8004794:	3304      	adds	r3, #4
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	4413      	add	r3, r2
 800479a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800479e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80047a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047a6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 80047aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80047ae:	00db      	lsls	r3, r3, #3
 80047b0:	3304      	adds	r3, #4
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	4413      	add	r3, r2
 80047b6:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80047ba:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80047be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047c2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 80047c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80047ca:	00db      	lsls	r3, r3, #3
 80047cc:	3304      	adds	r3, #4
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	4413      	add	r3, r2
 80047d2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80047d6:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80047da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047de:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 80047e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	3304      	adds	r3, #4
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	4413      	add	r3, r2
 80047ee:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80047f2:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80047f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047fa:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 80047fe:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8004802:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004806:	4413      	add	r3, r2
 8004808:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while (i1 < fftLen);
 800480c:	897b      	ldrh	r3, [r7, #10]
 800480e:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8004812:	429a      	cmp	r2, r3
 8004814:	f4ff ad0a 	bcc.w	800422c <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 8004818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800481c:	2b07      	cmp	r3, #7
 800481e:	f240 84e3 	bls.w	80051e8 <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 8004822:	2300      	movs	r3, #0
 8004824:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 8004828:	2301      	movs	r3, #1
 800482a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 800482e:	893b      	ldrh	r3, [r7, #8]
 8004830:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8004834:	4413      	add	r3, r2
 8004836:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 8004838:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800483a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 800483e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8004842:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004844:	4413      	add	r3, r2
 8004846:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 8004848:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800484a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800484c:	4413      	add	r3, r2
 800484e:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 8004850:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004852:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004854:	4413      	add	r3, r2
 8004856:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 8004858:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800485a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800485c:	4413      	add	r3, r2
 800485e:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 8004860:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004862:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004864:	4413      	add	r3, r2
 8004866:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 8004868:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800486a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800486c:	4413      	add	r3, r2
 800486e:	667b      	str	r3, [r7, #100]	; 0x64

         co2 = pCoef[2 * ia1];
 8004870:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8004874:	00db      	lsls	r3, r3, #3
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	4413      	add	r3, r2
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 800487e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	4413      	add	r3, r2
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 800488a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800488c:	00db      	lsls	r3, r3, #3
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	4413      	add	r3, r2
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 8004896:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	4413      	add	r3, r2
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 80048a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	4413      	add	r3, r2
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 80048ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80048b0:	00db      	lsls	r3, r3, #3
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	4413      	add	r3, r2
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 80048ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	4413      	add	r3, r2
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 80048c6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80048ca:	00db      	lsls	r3, r3, #3
 80048cc:	3304      	adds	r3, #4
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	4413      	add	r3, r2
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 80048d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048d8:	00db      	lsls	r3, r3, #3
 80048da:	3304      	adds	r3, #4
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	4413      	add	r3, r2
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 80048e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048e6:	00db      	lsls	r3, r3, #3
 80048e8:	3304      	adds	r3, #4
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	4413      	add	r3, r2
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 80048f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	3304      	adds	r3, #4
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	4413      	add	r3, r2
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 8004900:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004902:	00db      	lsls	r3, r3, #3
 8004904:	3304      	adds	r3, #4
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	4413      	add	r3, r2
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 800490e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	3304      	adds	r3, #4
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	4413      	add	r3, r2
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];
 800491c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800491e:	00db      	lsls	r3, r3, #3
 8004920:	3304      	adds	r3, #4
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	4413      	add	r3, r2
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	62fb      	str	r3, [r7, #44]	; 0x2c

         i1 = j;
 800492a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800492e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 8004932:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8004936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800493a:	4413      	add	r3, r2
 800493c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 8004940:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8004944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004948:	4413      	add	r3, r2
 800494a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 800494e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004956:	4413      	add	r3, r2
 8004958:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 800495c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8004960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004964:	4413      	add	r3, r2
 8004966:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 800496a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800496e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004972:	4413      	add	r3, r2
 8004974:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 8004978:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800497c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004980:	4413      	add	r3, r2
 8004982:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 8004986:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800498a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800498e:	4413      	add	r3, r2
 8004990:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8004994:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	4413      	add	r3, r2
 800499e:	ed93 7a00 	vldr	s14, [r3]
 80049a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	4413      	add	r3, r2
 80049ac:	edd3 7a00 	vldr	s15, [r3]
 80049b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049b4:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80049b8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80049bc:	00db      	lsls	r3, r3, #3
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4413      	add	r3, r2
 80049c2:	ed93 7a00 	vldr	s14, [r3]
 80049c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	4413      	add	r3, r2
 80049d0:	edd3 7a00 	vldr	s15, [r3]
 80049d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049d8:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80049dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4413      	add	r3, r2
 80049e6:	ed93 7a00 	vldr	s14, [r3]
 80049ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	4413      	add	r3, r2
 80049f4:	edd3 7a00 	vldr	s15, [r3]
 80049f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049fc:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8004a00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	4413      	add	r3, r2
 8004a0a:	ed93 7a00 	vldr	s14, [r3]
 8004a0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	4413      	add	r3, r2
 8004a18:	edd3 7a00 	vldr	s15, [r3]
 8004a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a20:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8004a24:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004a28:	00db      	lsls	r3, r3, #3
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	ed93 7a00 	vldr	s14, [r3]
 8004a32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	edd3 7a00 	vldr	s15, [r3]
 8004a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a44:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8004a48:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	4413      	add	r3, r2
 8004a52:	ed93 7a00 	vldr	s14, [r3]
 8004a56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	4413      	add	r3, r2
 8004a60:	edd3 7a00 	vldr	s15, [r3]
 8004a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a68:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8004a6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004a70:	00db      	lsls	r3, r3, #3
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4413      	add	r3, r2
 8004a76:	ed93 7a00 	vldr	s14, [r3]
 8004a7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004a7e:	00db      	lsls	r3, r3, #3
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	4413      	add	r3, r2
 8004a84:	edd3 7a00 	vldr	s15, [r3]
 8004a88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a8c:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8004a90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004a94:	00db      	lsls	r3, r3, #3
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	4413      	add	r3, r2
 8004a9a:	ed93 7a00 	vldr	s14, [r3]
 8004a9e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	edd3 7a00 	vldr	s15, [r3]
 8004aac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ab0:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 8004ab4:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004ab8:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004abc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ac0:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r1 = r1 + r3;
 8004ac4:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004ac8:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004acc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ad0:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 8004ad4:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004ad8:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ae0:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 8004ae4:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004ae8:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004aec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004af0:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 8004af4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4413      	add	r3, r2
 8004afe:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004b02:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8004b06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b0a:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 8004b0e:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004b12:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8004b16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b1a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8004b1e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	3304      	adds	r3, #4
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	4413      	add	r3, r2
 8004b2a:	ed93 7a00 	vldr	s14, [r3]
 8004b2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	3304      	adds	r3, #4
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	4413      	add	r3, r2
 8004b3a:	edd3 7a00 	vldr	s15, [r3]
 8004b3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b42:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8004b46:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	4413      	add	r3, r2
 8004b52:	ed93 7a00 	vldr	s14, [r3]
 8004b56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	3304      	adds	r3, #4
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	4413      	add	r3, r2
 8004b62:	edd3 7a00 	vldr	s15, [r3]
 8004b66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b6a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8004b6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	3304      	adds	r3, #4
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4413      	add	r3, r2
 8004b7a:	ed93 7a00 	vldr	s14, [r3]
 8004b7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	3304      	adds	r3, #4
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	4413      	add	r3, r2
 8004b8a:	edd3 7a00 	vldr	s15, [r3]
 8004b8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b92:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8004b96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	ed93 7a00 	vldr	s14, [r3]
 8004ba6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	3304      	adds	r3, #4
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	edd3 7a00 	vldr	s15, [r3]
 8004bb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bba:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8004bbe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	3304      	adds	r3, #4
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	4413      	add	r3, r2
 8004bca:	ed93 7a00 	vldr	s14, [r3]
 8004bce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	3304      	adds	r3, #4
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	4413      	add	r3, r2
 8004bda:	edd3 7a00 	vldr	s15, [r3]
 8004bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004be2:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8004be6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	3304      	adds	r3, #4
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	ed93 7a00 	vldr	s14, [r3]
 8004bf6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	3304      	adds	r3, #4
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	4413      	add	r3, r2
 8004c02:	edd3 7a00 	vldr	s15, [r3]
 8004c06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c0a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8004c0e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004c12:	00db      	lsls	r3, r3, #3
 8004c14:	3304      	adds	r3, #4
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4413      	add	r3, r2
 8004c1a:	ed93 7a00 	vldr	s14, [r3]
 8004c1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	3304      	adds	r3, #4
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	4413      	add	r3, r2
 8004c2a:	edd3 7a00 	vldr	s15, [r3]
 8004c2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c32:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8004c36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	3304      	adds	r3, #4
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	4413      	add	r3, r2
 8004c42:	ed93 7a00 	vldr	s14, [r3]
 8004c46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	3304      	adds	r3, #4
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4413      	add	r3, r2
 8004c52:	edd3 7a00 	vldr	s15, [r3]
 8004c56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c5a:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            t2 = s1 - s3;
 8004c5e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004c62:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8004c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c6a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s1 = s1 + s3;
 8004c6e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004c72:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8004c76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c7a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s3 = s2 - s4;
 8004c7e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004c82:	edd7 7a08 	vldr	s15, [r7, #32]
 8004c86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c8a:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 8004c8e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004c92:	edd7 7a08 	vldr	s15, [r7, #32]
 8004c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c9a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            r1 = t1 + s3;
 8004c9e:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8004ca2:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8004ca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004caa:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 8004cae:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8004cb2:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8004cb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cba:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 8004cbe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004cc2:	00db      	lsls	r3, r3, #3
 8004cc4:	3304      	adds	r3, #4
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	4413      	add	r3, r2
 8004cca:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004cce:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004cd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cd6:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 8004cda:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004cde:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004ce2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ce6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s1 = t2 - r3;
 8004cea:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8004cee:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004cf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cf6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            t2 = t2 + r3;
 8004cfa:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8004cfe:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d06:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co5 * r2;
 8004d0a:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8004d0e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8004d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d16:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8004d1a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004d1e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d26:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8004d2a:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8004d2e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d36:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 8004d3a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004d3e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8004d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d46:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 8004d4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	68fa      	ldr	r2, [r7, #12]
 8004d52:	4413      	add	r3, r2
 8004d54:	ed97 7a07 	vldr	s14, [r7, #28]
 8004d58:	edd7 7a06 	vldr	s15, [r7, #24]
 8004d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d60:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8004d64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d68:	00db      	lsls	r3, r3, #3
 8004d6a:	3304      	adds	r3, #4
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	4413      	add	r3, r2
 8004d70:	ed97 7a05 	vldr	s14, [r7, #20]
 8004d74:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d7c:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 8004d80:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8004d84:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004d88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d8c:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 8004d90:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8004d94:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d9c:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 8004da0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8004da4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004da8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dac:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 8004db0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8004db4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dbc:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 8004dc0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	4413      	add	r3, r2
 8004dca:	ed97 7a07 	vldr	s14, [r7, #28]
 8004dce:	edd7 7a06 	vldr	s15, [r7, #24]
 8004dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dd6:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 8004dda:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	3304      	adds	r3, #4
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	4413      	add	r3, r2
 8004de6:	ed97 7a05 	vldr	s14, [r7, #20]
 8004dea:	edd7 7a04 	vldr	s15, [r7, #16]
 8004dee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004df2:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 8004df6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8004dfa:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8004dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e02:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 8004e06:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8004e0a:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8004e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e12:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8004e16:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8004e1a:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8004e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e22:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8004e26:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8004e2a:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8004e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e32:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 8004e36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e3a:	00db      	lsls	r3, r3, #3
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	4413      	add	r3, r2
 8004e40:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e44:	edd7 7a06 	vldr	s15, [r7, #24]
 8004e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e4c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 8004e50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e54:	00db      	lsls	r3, r3, #3
 8004e56:	3304      	adds	r3, #4
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004e60:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e68:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8004e6c:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8004e70:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004e74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e78:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004e7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e80:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 8004e84:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8004e88:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004e8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e90:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e98:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 8004e9c:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8004ea0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004ea4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ea8:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004eac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eb0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 8004eb4:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8004eb8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ec0:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004ec4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ec8:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t1 = r5 - r1;
 8004ecc:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8004ed0:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004ed4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ed8:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r5 = r5 + r1;
 8004edc:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8004ee0:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004ee4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ee8:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 8004eec:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8004ef0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004ef4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ef8:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 8004efc:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8004f00:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004f04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f08:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 8004f0c:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8004f10:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004f14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f18:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s5 = s5 + s1;
 8004f1c:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8004f20:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004f24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f28:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s8 = s7 - s6;
 8004f2c:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8004f30:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8004f34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f38:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            s7 = s7 + s6;
 8004f3c:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8004f40:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8004f44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f48:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            r1 = r5 + s7;
 8004f4c:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8004f50:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8004f54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f58:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 8004f5c:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8004f60:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8004f64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f68:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 8004f6c:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8004f70:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004f74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f78:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            t1 = t1 - s8;
 8004f7c:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8004f80:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004f84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f88:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            s1 = s5 - r7;
 8004f8c:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8004f90:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8004f94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f98:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = s5 + r7;
 8004f9c:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8004fa0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8004fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fa8:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s6 = t2 - r8;
 8004fac:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8004fb0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fb8:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t2 = t2 + r8;
 8004fbc:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8004fc0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004fc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fc8:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co2 * r1;
 8004fcc:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8004fd0:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fd8:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 8004fdc:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8004fe0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fe8:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 8004fec:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8004ff0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004ff4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ff8:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 8004ffc:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8005000:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8005004:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005008:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 800500c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005010:	00db      	lsls	r3, r3, #3
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	4413      	add	r3, r2
 8005016:	ed97 7a07 	vldr	s14, [r7, #28]
 800501a:	edd7 7a06 	vldr	s15, [r7, #24]
 800501e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005022:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 8005026:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	3304      	adds	r3, #4
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	4413      	add	r3, r2
 8005032:	ed97 7a05 	vldr	s14, [r7, #20]
 8005036:	edd7 7a04 	vldr	s15, [r7, #16]
 800503a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800503e:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 8005042:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005046:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800504a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800504e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 8005052:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005056:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800505a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800505e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 8005062:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005066:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800506a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800506e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 8005072:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005076:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800507a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800507e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 8005082:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	4413      	add	r3, r2
 800508c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005090:	edd7 7a06 	vldr	s15, [r7, #24]
 8005094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005098:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 800509c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80050a0:	00db      	lsls	r3, r3, #3
 80050a2:	3304      	adds	r3, #4
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	4413      	add	r3, r2
 80050a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80050ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80050b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050b4:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 80050b8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80050bc:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80050c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050c4:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 80050c8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80050cc:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80050d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050d4:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 80050d8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80050dc:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80050e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e4:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 80050e8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80050ec:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80050f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050f4:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 80050f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80050fc:	00db      	lsls	r3, r3, #3
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4413      	add	r3, r2
 8005102:	ed97 7a07 	vldr	s14, [r7, #28]
 8005106:	edd7 7a06 	vldr	s15, [r7, #24]
 800510a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800510e:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 8005112:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005116:	00db      	lsls	r3, r3, #3
 8005118:	3304      	adds	r3, #4
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	4413      	add	r3, r2
 800511e:	ed97 7a05 	vldr	s14, [r7, #20]
 8005122:	edd7 7a04 	vldr	s15, [r7, #16]
 8005126:	ee77 7a67 	vsub.f32	s15, s14, s15
 800512a:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 800512e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8005132:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8005136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800513a:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 800513e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8005142:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800514a:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 800514e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8005152:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8005156:	ee67 7a27 	vmul.f32	s15, s14, s15
 800515a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 800515e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8005162:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8005166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800516a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 800516e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005172:	00db      	lsls	r3, r3, #3
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	4413      	add	r3, r2
 8005178:	ed97 7a07 	vldr	s14, [r7, #28]
 800517c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005184:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 8005188:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800518c:	00db      	lsls	r3, r3, #3
 800518e:	3304      	adds	r3, #4
 8005190:	68fa      	ldr	r2, [r7, #12]
 8005192:	4413      	add	r3, r2
 8005194:	ed97 7a05 	vldr	s14, [r7, #20]
 8005198:	edd7 7a04 	vldr	s15, [r7, #16]
 800519c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051a0:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 80051a4:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80051a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80051ac:	4413      	add	r3, r2
 80051ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while (i1 < fftLen);
 80051b2:	897b      	ldrh	r3, [r7, #10]
 80051b4:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80051b8:	429a      	cmp	r2, r3
 80051ba:	f4ff abba 	bcc.w	8004932 <arm_radix8_butterfly_f32+0x746>

         j++;
 80051be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051c2:	3301      	adds	r3, #1
 80051c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while (j < n2);
 80051c8:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80051cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051d0:	429a      	cmp	r2, r3
 80051d2:	f4ff ab2c 	bcc.w	800482e <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 80051d6:	893b      	ldrh	r3, [r7, #8]
 80051d8:	00db      	lsls	r3, r3, #3
 80051da:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 80051dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051e0:	2b07      	cmp	r3, #7
 80051e2:	f63f a813 	bhi.w	800420c <arm_radix8_butterfly_f32+0x20>
}
 80051e6:	e000      	b.n	80051ea <arm_radix8_butterfly_f32+0xffe>
         break;
 80051e8:	bf00      	nop
}
 80051ea:	bf00      	nop
 80051ec:	37f4      	adds	r7, #244	; 0xf4
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop

080051f8 <stage_rfft_f32>:
#else
void stage_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b095      	sub	sp, #84	; 0x54
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	64bb      	str	r3, [r7, #72]	; 0x48
        float32_t *pA = p;                          /* increasing pointer */
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	647b      	str	r3, [r7, #68]	; 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	643b      	str	r3, [r7, #64]	; 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b;                         /* temporary variables */
        float32_t p0, p1, p2, p3;                   /* temporary variables */


   k = (S->Sint).fftLen - 1;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	3b01      	subs	r3, #1
 8005218:	64fb      	str	r3, [r7, #76]	; 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 800521a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	63fb      	str	r3, [r7, #60]	; 0x3c
   xBI = pB[1];
 8005220:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	63bb      	str	r3, [r7, #56]	; 0x38
   xAR = pA[0];
 8005226:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	637b      	str	r3, [r7, #52]	; 0x34
   xAI = pA[1];
 800522c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	633b      	str	r3, [r7, #48]	; 0x30

   twR = *pCoeff++ ;
 8005232:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005234:	1d1a      	adds	r2, r3, #4
 8005236:	64ba      	str	r2, [r7, #72]	; 0x48
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	62fb      	str	r3, [r7, #44]	; 0x2c
   twI = *pCoeff++ ;
 800523c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800523e:	1d1a      	adds	r2, r3, #4
 8005240:	64ba      	str	r2, [r7, #72]	; 0x48
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	62bb      	str	r3, [r7, #40]	; 0x28


   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 8005246:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800524a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800524e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005252:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 8005256:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800525a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800525e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005262:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 8005266:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800526a:	edd7 7a08 	vldr	s15, [r7, #32]
 800526e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	1d1a      	adds	r2, r3, #4
 8005276:	607a      	str	r2, [r7, #4]
 8005278:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800527c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005280:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 8005284:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005288:	edd7 7a08 	vldr	s15, [r7, #32]
 800528c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	1d1a      	adds	r2, r3, #4
 8005294:	607a      	str	r2, [r7, #4]
 8005296:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800529a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800529e:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 80052a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052a4:	00db      	lsls	r3, r3, #3
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	4413      	add	r3, r2
 80052aa:	643b      	str	r3, [r7, #64]	; 0x40
   pA += 2;
 80052ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052ae:	3308      	adds	r3, #8
 80052b0:	647b      	str	r3, [r7, #68]	; 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 80052b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	63bb      	str	r3, [r7, #56]	; 0x38
      xBR = pB[0];
 80052b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAR = pA[0];
 80052be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	637b      	str	r3, [r7, #52]	; 0x34
      xAI = pA[1];
 80052c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	633b      	str	r3, [r7, #48]	; 0x30

      twR = *pCoeff++;
 80052ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052cc:	1d1a      	adds	r2, r3, #4
 80052ce:	64ba      	str	r2, [r7, #72]	; 0x48
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 80052d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052d6:	1d1a      	adds	r2, r3, #4
 80052d8:	64ba      	str	r2, [r7, #72]	; 0x48
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xBR - xAR ;
 80052de:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80052e2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80052e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052ea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xBI + xAI ;
 80052ee:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80052f2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80052f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052fa:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 80052fe:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005302:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800530a:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 800530e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8005312:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800531a:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 800531e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005322:	edd7 7a08 	vldr	s15, [r7, #32]
 8005326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800532a:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 800532e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8005332:	edd7 7a08 	vldr	s15, [r7, #32]
 8005336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800533a:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 800533e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8005342:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005346:	ee37 7a27 	vadd.f32	s14, s14, s15
 800534a:	edd7 7a07 	vldr	s15, [r7, #28]
 800534e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005352:	edd7 7a04 	vldr	s15, [r7, #16]
 8005356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	1d1a      	adds	r2, r3, #4
 800535e:	607a      	str	r2, [r7, #4]
 8005360:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005364:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005368:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 800536c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8005370:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8005374:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005378:	edd7 7a06 	vldr	s15, [r7, #24]
 800537c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005380:	edd7 7a05 	vldr	s15, [r7, #20]
 8005384:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	1d1a      	adds	r2, r3, #4
 800538c:	607a      	str	r2, [r7, #4]
 800538e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005392:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005396:	edc3 7a00 	vstr	s15, [r3]


      pA += 2;
 800539a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800539c:	3308      	adds	r3, #8
 800539e:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 80053a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053a2:	3b08      	subs	r3, #8
 80053a4:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 80053a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053a8:	3b01      	subs	r3, #1
 80053aa:	64fb      	str	r3, [r7, #76]	; 0x4c
   } while (k > 0);
 80053ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f73f af7f 	bgt.w	80052b2 <stage_rfft_f32+0xba>
}
 80053b4:	bf00      	nop
 80053b6:	bf00      	nop
 80053b8:	3754      	adds	r7, #84	; 0x54
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr

080053c2 <merge_rfft_f32>:
/* Prepares data for inverse cfft */
void merge_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 80053c2:	b480      	push	{r7}
 80053c4:	b095      	sub	sp, #84	; 0x54
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	60f8      	str	r0, [r7, #12]
 80053ca:	60b9      	str	r1, [r7, #8]
 80053cc:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	64bb      	str	r3, [r7, #72]	; 0x48
        float32_t *pA = p;                          /* increasing pointer */
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	647b      	str	r3, [r7, #68]	; 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	643b      	str	r3, [r7, #64]	; 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	881b      	ldrh	r3, [r3, #0]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	64fb      	str	r3, [r7, #76]	; 0x4c

   xAR = pA[0];
 80053e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   xAI = pA[1];
 80053ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	63bb      	str	r3, [r7, #56]	; 0x38

   pCoeff += 2 ;
 80053f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053f2:	3308      	adds	r3, #8
 80053f4:	64bb      	str	r3, [r7, #72]	; 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 80053f6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80053fa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80053fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	1d1a      	adds	r2, r3, #4
 8005406:	607a      	str	r2, [r7, #4]
 8005408:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800540c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005410:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 8005414:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8005418:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800541c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	1d1a      	adds	r2, r3, #4
 8005424:	607a      	str	r2, [r7, #4]
 8005426:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800542a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800542e:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 8005432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005434:	00db      	lsls	r3, r3, #3
 8005436:	68ba      	ldr	r2, [r7, #8]
 8005438:	4413      	add	r3, r2
 800543a:	643b      	str	r3, [r7, #64]	; 0x40
   pA +=  2	   ;
 800543c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800543e:	3308      	adds	r3, #8
 8005440:	647b      	str	r3, [r7, #68]	; 0x44

   while (k > 0)
 8005442:	e07c      	b.n	800553e <merge_rfft_f32+0x17c>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 8005444:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	637b      	str	r3, [r7, #52]	; 0x34
      xBR =   pB[0]    ;
 800544a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	633b      	str	r3, [r7, #48]	; 0x30
      xAR =  pA[0];
 8005450:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAI =  pA[1];
 8005456:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	63bb      	str	r3, [r7, #56]	; 0x38

      twR = *pCoeff++;
 800545c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800545e:	1d1a      	adds	r2, r3, #4
 8005460:	64ba      	str	r2, [r7, #72]	; 0x48
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 8005466:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005468:	1d1a      	adds	r2, r3, #4
 800546a:	64ba      	str	r2, [r7, #72]	; 0x48
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xAR - xBR ;
 8005470:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8005474:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005478:	ee77 7a67 	vsub.f32	s15, s14, s15
 800547c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xAI + xBI ;
 8005480:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8005484:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005488:	ee77 7a27 	vadd.f32	s15, s14, s15
 800548c:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8005490:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005494:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800549c:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 80054a0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80054a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80054a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ac:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 80054b0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80054b4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80054b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054bc:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 80054c0:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80054c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80054c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054cc:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80054d0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80054d4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80054d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80054e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80054e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80054e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	1d1a      	adds	r2, r3, #4
 80054f0:	607a      	str	r2, [r7, #4]
 80054f2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80054f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054fa:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80054fe:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8005502:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005506:	ee37 7a67 	vsub.f32	s14, s14, s15
 800550a:	edd7 7a05 	vldr	s15, [r7, #20]
 800550e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005512:	edd7 7a04 	vldr	s15, [r7, #16]
 8005516:	ee77 7a67 	vsub.f32	s15, s14, s15
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	1d1a      	adds	r2, r3, #4
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005524:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005528:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 800552c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800552e:	3308      	adds	r3, #8
 8005530:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 8005532:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005534:	3b08      	subs	r3, #8
 8005536:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 8005538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800553a:	3b01      	subs	r3, #1
 800553c:	64fb      	str	r3, [r7, #76]	; 0x4c
   while (k > 0)
 800553e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005540:	2b00      	cmp	r3, #0
 8005542:	f73f af7f 	bgt.w	8005444 <merge_rfft_f32+0x82>
   }

}
 8005546:	bf00      	nop
 8005548:	bf00      	nop
 800554a:	3754      	adds	r7, #84	; 0x54
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <arm_rfft_fast_f32>:
void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
 8005560:	70fb      	strb	r3, [r7, #3]
   const arm_cfft_instance_f32 * Sint = &(S->Sint);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	617b      	str	r3, [r7, #20]

   /* Calculation of Real FFT */
   if (ifftFlag)
 8005566:	78fb      	ldrb	r3, [r7, #3]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00b      	beq.n	8005584 <arm_rfft_fast_f32+0x30>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	68b9      	ldr	r1, [r7, #8]
 8005570:	68f8      	ldr	r0, [r7, #12]
 8005572:	f7ff ff26 	bl	80053c2 <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 8005576:	78fa      	ldrb	r2, [r7, #3]
 8005578:	2301      	movs	r3, #1
 800557a:	6879      	ldr	r1, [r7, #4]
 800557c:	6978      	ldr	r0, [r7, #20]
 800557e:	f7fe fca8 	bl	8003ed2 <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8005582:	e00a      	b.n	800559a <arm_rfft_fast_f32+0x46>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8005584:	78fa      	ldrb	r2, [r7, #3]
 8005586:	2301      	movs	r3, #1
 8005588:	68b9      	ldr	r1, [r7, #8]
 800558a:	6978      	ldr	r0, [r7, #20]
 800558c:	f7fe fca1 	bl	8003ed2 <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f7ff fe2f 	bl	80051f8 <stage_rfft_f32>
}
 800559a:	bf00      	nop
 800559c:	3718      	adds	r7, #24
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
	...

080055a4 <arm_rfft_32_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_32_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d102      	bne.n	80055b8 <arm_rfft_32_fast_init_f32+0x14>
 80055b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055b6:	e014      	b.n	80055e2 <arm_rfft_32_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),16);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2110      	movs	r1, #16
 80055bc:	4618      	mov	r0, r3
 80055be:	f7fe fd43 	bl	8004048 <arm_cfft_init_f32>
 80055c2:	4603      	mov	r3, r0
 80055c4:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80055c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d002      	beq.n	80055d4 <arm_rfft_32_fast_init_f32+0x30>
  {
    return(status);
 80055ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055d2:	e006      	b.n	80055e2 <arm_rfft_32_fast_init_f32+0x3e>
  }

  S->fftLenRFFT = 32U;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2220      	movs	r2, #32
 80055d8:	821a      	strh	r2, [r3, #16]
  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a03      	ldr	r2, [pc, #12]	; (80055ec <arm_rfft_32_fast_init_f32+0x48>)
 80055de:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3710      	adds	r7, #16
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	0802c61c 	.word	0x0802c61c

080055f0 <arm_rfft_64_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_64_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d102      	bne.n	8005604 <arm_rfft_64_fast_init_f32+0x14>
 80055fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005602:	e014      	b.n	800562e <arm_rfft_64_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),32);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2120      	movs	r1, #32
 8005608:	4618      	mov	r0, r3
 800560a:	f7fe fd1d 	bl	8004048 <arm_cfft_init_f32>
 800560e:	4603      	mov	r3, r0
 8005610:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8005612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d002      	beq.n	8005620 <arm_rfft_64_fast_init_f32+0x30>
  {
    return(status);
 800561a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800561e:	e006      	b.n	800562e <arm_rfft_64_fast_init_f32+0x3e>
  }
  S->fftLenRFFT = 64U;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2240      	movs	r2, #64	; 0x40
 8005624:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a03      	ldr	r2, [pc, #12]	; (8005638 <arm_rfft_64_fast_init_f32+0x48>)
 800562a:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	0802c69c 	.word	0x0802c69c

0800563c <arm_rfft_128_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_128_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d102      	bne.n	8005650 <arm_rfft_128_fast_init_f32+0x14>
 800564a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800564e:	e014      	b.n	800567a <arm_rfft_128_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),64);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2140      	movs	r1, #64	; 0x40
 8005654:	4618      	mov	r0, r3
 8005656:	f7fe fcf7 	bl	8004048 <arm_cfft_init_f32>
 800565a:	4603      	mov	r3, r0
 800565c:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800565e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d002      	beq.n	800566c <arm_rfft_128_fast_init_f32+0x30>
  {
    return(status);
 8005666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800566a:	e006      	b.n	800567a <arm_rfft_128_fast_init_f32+0x3e>
  }
  S->fftLenRFFT = 128;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2280      	movs	r2, #128	; 0x80
 8005670:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a03      	ldr	r2, [pc, #12]	; (8005684 <arm_rfft_128_fast_init_f32+0x48>)
 8005676:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop
 8005684:	0802c79c 	.word	0x0802c79c

08005688 <arm_rfft_256_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
*/

static arm_status arm_rfft_256_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d102      	bne.n	800569c <arm_rfft_256_fast_init_f32+0x14>
 8005696:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800569a:	e015      	b.n	80056c8 <arm_rfft_256_fast_init_f32+0x40>

  status=arm_cfft_init_f32(&(S->Sint),128);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2180      	movs	r1, #128	; 0x80
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7fe fcd1 	bl	8004048 <arm_cfft_init_f32>
 80056a6:	4603      	mov	r3, r0
 80056a8:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80056aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d002      	beq.n	80056b8 <arm_rfft_256_fast_init_f32+0x30>
  {
    return(status);
 80056b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056b6:	e007      	b.n	80056c8 <arm_rfft_256_fast_init_f32+0x40>
  }
  S->fftLenRFFT = 256U;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056be:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a03      	ldr	r2, [pc, #12]	; (80056d0 <arm_rfft_256_fast_init_f32+0x48>)
 80056c4:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	0802c99c 	.word	0x0802c99c

080056d4 <arm_rfft_512_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_512_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d102      	bne.n	80056e8 <arm_rfft_512_fast_init_f32+0x14>
 80056e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056e6:	e016      	b.n	8005716 <arm_rfft_512_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),256);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7fe fcaa 	bl	8004048 <arm_cfft_init_f32>
 80056f4:	4603      	mov	r3, r0
 80056f6:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80056f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d002      	beq.n	8005706 <arm_rfft_512_fast_init_f32+0x32>
  {
    return(status);
 8005700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005704:	e007      	b.n	8005716 <arm_rfft_512_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 512U;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f44f 7200 	mov.w	r2, #512	; 0x200
 800570c:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a03      	ldr	r2, [pc, #12]	; (8005720 <arm_rfft_512_fast_init_f32+0x4c>)
 8005712:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	0802cd9c 	.word	0x0802cd9c

08005724 <arm_rfft_1024_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_1024_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d102      	bne.n	8005738 <arm_rfft_1024_fast_init_f32+0x14>
 8005732:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005736:	e016      	b.n	8005766 <arm_rfft_1024_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),512);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800573e:	4618      	mov	r0, r3
 8005740:	f7fe fc82 	bl	8004048 <arm_cfft_init_f32>
 8005744:	4603      	mov	r3, r0
 8005746:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8005748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d002      	beq.n	8005756 <arm_rfft_1024_fast_init_f32+0x32>
  {
    return(status);
 8005750:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005754:	e007      	b.n	8005766 <arm_rfft_1024_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 1024U;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800575c:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a03      	ldr	r2, [pc, #12]	; (8005770 <arm_rfft_1024_fast_init_f32+0x4c>)
 8005762:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	0802d59c 	.word	0x0802d59c

08005774 <arm_rfft_2048_fast_init_f32>:
  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
static arm_status arm_rfft_2048_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d102      	bne.n	8005788 <arm_rfft_2048_fast_init_f32+0x14>
 8005782:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005786:	e016      	b.n	80057b6 <arm_rfft_2048_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),1024);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800578e:	4618      	mov	r0, r3
 8005790:	f7fe fc5a 	bl	8004048 <arm_cfft_init_f32>
 8005794:	4603      	mov	r3, r0
 8005796:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8005798:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d002      	beq.n	80057a6 <arm_rfft_2048_fast_init_f32+0x32>
  {
    return(status);
 80057a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057a4:	e007      	b.n	80057b6 <arm_rfft_2048_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 2048U;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057ac:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a03      	ldr	r2, [pc, #12]	; (80057c0 <arm_rfft_2048_fast_init_f32+0x4c>)
 80057b2:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80057b4:	2300      	movs	r3, #0
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3710      	adds	r7, #16
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	0802e59c 	.word	0x0802e59c

080057c4 <arm_rfft_4096_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_4096_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d102      	bne.n	80057d8 <arm_rfft_4096_fast_init_f32+0x14>
 80057d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057d6:	e016      	b.n	8005806 <arm_rfft_4096_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),2048);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057de:	4618      	mov	r0, r3
 80057e0:	f7fe fc32 	bl	8004048 <arm_cfft_init_f32>
 80057e4:	4603      	mov	r3, r0
 80057e6:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80057e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <arm_rfft_4096_fast_init_f32+0x32>
  {
    return(status);
 80057f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057f4:	e007      	b.n	8005806 <arm_rfft_4096_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 4096U;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80057fc:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a03      	ldr	r2, [pc, #12]	; (8005810 <arm_rfft_4096_fast_init_f32+0x4c>)
 8005802:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	0803059c 	.word	0x0803059c

08005814 <arm_rfft_fast_init_f32>:
 */

arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	460b      	mov	r3, r1
 800581e:	807b      	strh	r3, [r7, #2]
  typedef arm_status(*fft_init_ptr)( arm_rfft_fast_instance_f32 *);
  fft_init_ptr fptr = 0x0;
 8005820:	2300      	movs	r3, #0
 8005822:	60fb      	str	r3, [r7, #12]

  switch (fftLen)
 8005824:	887b      	ldrh	r3, [r7, #2]
 8005826:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800582a:	d023      	beq.n	8005874 <arm_rfft_fast_init_f32+0x60>
 800582c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005830:	dc38      	bgt.n	80058a4 <arm_rfft_fast_init_f32+0x90>
 8005832:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005836:	d020      	beq.n	800587a <arm_rfft_fast_init_f32+0x66>
 8005838:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800583c:	dc32      	bgt.n	80058a4 <arm_rfft_fast_init_f32+0x90>
 800583e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005842:	d01d      	beq.n	8005880 <arm_rfft_fast_init_f32+0x6c>
 8005844:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005848:	dc2c      	bgt.n	80058a4 <arm_rfft_fast_init_f32+0x90>
 800584a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800584e:	d01a      	beq.n	8005886 <arm_rfft_fast_init_f32+0x72>
 8005850:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005854:	dc26      	bgt.n	80058a4 <arm_rfft_fast_init_f32+0x90>
 8005856:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800585a:	d017      	beq.n	800588c <arm_rfft_fast_init_f32+0x78>
 800585c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005860:	dc20      	bgt.n	80058a4 <arm_rfft_fast_init_f32+0x90>
 8005862:	2b80      	cmp	r3, #128	; 0x80
 8005864:	d015      	beq.n	8005892 <arm_rfft_fast_init_f32+0x7e>
 8005866:	2b80      	cmp	r3, #128	; 0x80
 8005868:	dc1c      	bgt.n	80058a4 <arm_rfft_fast_init_f32+0x90>
 800586a:	2b20      	cmp	r3, #32
 800586c:	d017      	beq.n	800589e <arm_rfft_fast_init_f32+0x8a>
 800586e:	2b40      	cmp	r3, #64	; 0x40
 8005870:	d012      	beq.n	8005898 <arm_rfft_fast_init_f32+0x84>
 8005872:	e017      	b.n	80058a4 <arm_rfft_fast_init_f32+0x90>
  {
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_4096))
  case 4096U:
    fptr = arm_rfft_4096_fast_init_f32;
 8005874:	4b14      	ldr	r3, [pc, #80]	; (80058c8 <arm_rfft_fast_init_f32+0xb4>)
 8005876:	60fb      	str	r3, [r7, #12]
    break;
 8005878:	e017      	b.n	80058aa <arm_rfft_fast_init_f32+0x96>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_2048))
  case 2048U:
    fptr = arm_rfft_2048_fast_init_f32;
 800587a:	4b14      	ldr	r3, [pc, #80]	; (80058cc <arm_rfft_fast_init_f32+0xb8>)
 800587c:	60fb      	str	r3, [r7, #12]
    break;
 800587e:	e014      	b.n	80058aa <arm_rfft_fast_init_f32+0x96>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_1024))
  case 1024U:
    fptr = arm_rfft_1024_fast_init_f32;
 8005880:	4b13      	ldr	r3, [pc, #76]	; (80058d0 <arm_rfft_fast_init_f32+0xbc>)
 8005882:	60fb      	str	r3, [r7, #12]
    break;
 8005884:	e011      	b.n	80058aa <arm_rfft_fast_init_f32+0x96>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_512))
  case 512U:
    fptr = arm_rfft_512_fast_init_f32;
 8005886:	4b13      	ldr	r3, [pc, #76]	; (80058d4 <arm_rfft_fast_init_f32+0xc0>)
 8005888:	60fb      	str	r3, [r7, #12]
    break;
 800588a:	e00e      	b.n	80058aa <arm_rfft_fast_init_f32+0x96>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_256))
  case 256U:
    fptr = arm_rfft_256_fast_init_f32;
 800588c:	4b12      	ldr	r3, [pc, #72]	; (80058d8 <arm_rfft_fast_init_f32+0xc4>)
 800588e:	60fb      	str	r3, [r7, #12]
    break;
 8005890:	e00b      	b.n	80058aa <arm_rfft_fast_init_f32+0x96>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_128))
  case 128U:
    fptr = arm_rfft_128_fast_init_f32;
 8005892:	4b12      	ldr	r3, [pc, #72]	; (80058dc <arm_rfft_fast_init_f32+0xc8>)
 8005894:	60fb      	str	r3, [r7, #12]
    break;
 8005896:	e008      	b.n	80058aa <arm_rfft_fast_init_f32+0x96>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_64))
  case 64U:
    fptr = arm_rfft_64_fast_init_f32;
 8005898:	4b11      	ldr	r3, [pc, #68]	; (80058e0 <arm_rfft_fast_init_f32+0xcc>)
 800589a:	60fb      	str	r3, [r7, #12]
    break;
 800589c:	e005      	b.n	80058aa <arm_rfft_fast_init_f32+0x96>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_32))
  case 32U:
    fptr = arm_rfft_32_fast_init_f32;
 800589e:	4b11      	ldr	r3, [pc, #68]	; (80058e4 <arm_rfft_fast_init_f32+0xd0>)
 80058a0:	60fb      	str	r3, [r7, #12]
    break;
 80058a2:	e002      	b.n	80058aa <arm_rfft_fast_init_f32+0x96>
#endif
  default:
    return ARM_MATH_ARGUMENT_ERROR;
 80058a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058a8:	e009      	b.n	80058be <arm_rfft_fast_init_f32+0xaa>
  }

  if( ! fptr ) return ARM_MATH_ARGUMENT_ERROR;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d102      	bne.n	80058b6 <arm_rfft_fast_init_f32+0xa2>
 80058b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058b4:	e003      	b.n	80058be <arm_rfft_fast_init_f32+0xaa>
  return fptr( S );
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	4798      	blx	r3
 80058bc:	4603      	mov	r3, r0

}
 80058be:	4618      	mov	r0, r3
 80058c0:	3710      	adds	r7, #16
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	080057c5 	.word	0x080057c5
 80058cc:	08005775 	.word	0x08005775
 80058d0:	08005725 	.word	0x08005725
 80058d4:	080056d5 	.word	0x080056d5
 80058d8:	08005689 	.word	0x08005689
 80058dc:	0800563d 	.word	0x0800563d
 80058e0:	080055f1 	.word	0x080055f1
 80058e4:	080055a5 	.word	0x080055a5

080058e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80058ec:	4b0e      	ldr	r3, [pc, #56]	; (8005928 <HAL_Init+0x40>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a0d      	ldr	r2, [pc, #52]	; (8005928 <HAL_Init+0x40>)
 80058f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80058f8:	4b0b      	ldr	r3, [pc, #44]	; (8005928 <HAL_Init+0x40>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a0a      	ldr	r2, [pc, #40]	; (8005928 <HAL_Init+0x40>)
 80058fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005902:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005904:	4b08      	ldr	r3, [pc, #32]	; (8005928 <HAL_Init+0x40>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a07      	ldr	r2, [pc, #28]	; (8005928 <HAL_Init+0x40>)
 800590a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800590e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005910:	2003      	movs	r0, #3
 8005912:	f000 f94b 	bl	8005bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005916:	2000      	movs	r0, #0
 8005918:	f000 f808 	bl	800592c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800591c:	f7fc fbec 	bl	80020f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	40023c00 	.word	0x40023c00

0800592c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005934:	4b12      	ldr	r3, [pc, #72]	; (8005980 <HAL_InitTick+0x54>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	4b12      	ldr	r3, [pc, #72]	; (8005984 <HAL_InitTick+0x58>)
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	4619      	mov	r1, r3
 800593e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005942:	fbb3 f3f1 	udiv	r3, r3, r1
 8005946:	fbb2 f3f3 	udiv	r3, r2, r3
 800594a:	4618      	mov	r0, r3
 800594c:	f000 f963 	bl	8005c16 <HAL_SYSTICK_Config>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e00e      	b.n	8005978 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2b0f      	cmp	r3, #15
 800595e:	d80a      	bhi.n	8005976 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005960:	2200      	movs	r2, #0
 8005962:	6879      	ldr	r1, [r7, #4]
 8005964:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005968:	f000 f92b 	bl	8005bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800596c:	4a06      	ldr	r2, [pc, #24]	; (8005988 <HAL_InitTick+0x5c>)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005972:	2300      	movs	r3, #0
 8005974:	e000      	b.n	8005978 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
}
 8005978:	4618      	mov	r0, r3
 800597a:	3708      	adds	r7, #8
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	200004a0 	.word	0x200004a0
 8005984:	200004bc 	.word	0x200004bc
 8005988:	200004b8 	.word	0x200004b8

0800598c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800598c:	b480      	push	{r7}
 800598e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005990:	4b06      	ldr	r3, [pc, #24]	; (80059ac <HAL_IncTick+0x20>)
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	461a      	mov	r2, r3
 8005996:	4b06      	ldr	r3, [pc, #24]	; (80059b0 <HAL_IncTick+0x24>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4413      	add	r3, r2
 800599c:	4a04      	ldr	r2, [pc, #16]	; (80059b0 <HAL_IncTick+0x24>)
 800599e:	6013      	str	r3, [r2, #0]
}
 80059a0:	bf00      	nop
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	200004bc 	.word	0x200004bc
 80059b0:	20013cb8 	.word	0x20013cb8

080059b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80059b4:	b480      	push	{r7}
 80059b6:	af00      	add	r7, sp, #0
  return uwTick;
 80059b8:	4b03      	ldr	r3, [pc, #12]	; (80059c8 <HAL_GetTick+0x14>)
 80059ba:	681b      	ldr	r3, [r3, #0]
}
 80059bc:	4618      	mov	r0, r3
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	20013cb8 	.word	0x20013cb8

080059cc <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80059cc:	b480      	push	{r7}
 80059ce:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80059d0:	4b05      	ldr	r3, [pc, #20]	; (80059e8 <HAL_SuspendTick+0x1c>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a04      	ldr	r2, [pc, #16]	; (80059e8 <HAL_SuspendTick+0x1c>)
 80059d6:	f023 0302 	bic.w	r3, r3, #2
 80059da:	6013      	str	r3, [r2, #0]
}
 80059dc:	bf00      	nop
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	e000e010 	.word	0xe000e010

080059ec <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80059ec:	b480      	push	{r7}
 80059ee:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80059f0:	4b05      	ldr	r3, [pc, #20]	; (8005a08 <HAL_ResumeTick+0x1c>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a04      	ldr	r2, [pc, #16]	; (8005a08 <HAL_ResumeTick+0x1c>)
 80059f6:	f043 0302 	orr.w	r3, r3, #2
 80059fa:	6013      	str	r3, [r2, #0]
}
 80059fc:	bf00      	nop
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	e000e010 	.word	0xe000e010

08005a0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f003 0307 	and.w	r3, r3, #7
 8005a1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a1c:	4b0c      	ldr	r3, [pc, #48]	; (8005a50 <__NVIC_SetPriorityGrouping+0x44>)
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a28:	4013      	ands	r3, r2
 8005a2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a3e:	4a04      	ldr	r2, [pc, #16]	; (8005a50 <__NVIC_SetPriorityGrouping+0x44>)
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	60d3      	str	r3, [r2, #12]
}
 8005a44:	bf00      	nop
 8005a46:	3714      	adds	r7, #20
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	e000ed00 	.word	0xe000ed00

08005a54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a54:	b480      	push	{r7}
 8005a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a58:	4b04      	ldr	r3, [pc, #16]	; (8005a6c <__NVIC_GetPriorityGrouping+0x18>)
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	0a1b      	lsrs	r3, r3, #8
 8005a5e:	f003 0307 	and.w	r3, r3, #7
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr
 8005a6c:	e000ed00 	.word	0xe000ed00

08005a70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	4603      	mov	r3, r0
 8005a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	db0b      	blt.n	8005a9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a82:	79fb      	ldrb	r3, [r7, #7]
 8005a84:	f003 021f 	and.w	r2, r3, #31
 8005a88:	4907      	ldr	r1, [pc, #28]	; (8005aa8 <__NVIC_EnableIRQ+0x38>)
 8005a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a8e:	095b      	lsrs	r3, r3, #5
 8005a90:	2001      	movs	r0, #1
 8005a92:	fa00 f202 	lsl.w	r2, r0, r2
 8005a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005a9a:	bf00      	nop
 8005a9c:	370c      	adds	r7, #12
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	e000e100 	.word	0xe000e100

08005aac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	6039      	str	r1, [r7, #0]
 8005ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	db0a      	blt.n	8005ad6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	b2da      	uxtb	r2, r3
 8005ac4:	490c      	ldr	r1, [pc, #48]	; (8005af8 <__NVIC_SetPriority+0x4c>)
 8005ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aca:	0112      	lsls	r2, r2, #4
 8005acc:	b2d2      	uxtb	r2, r2
 8005ace:	440b      	add	r3, r1
 8005ad0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ad4:	e00a      	b.n	8005aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	b2da      	uxtb	r2, r3
 8005ada:	4908      	ldr	r1, [pc, #32]	; (8005afc <__NVIC_SetPriority+0x50>)
 8005adc:	79fb      	ldrb	r3, [r7, #7]
 8005ade:	f003 030f 	and.w	r3, r3, #15
 8005ae2:	3b04      	subs	r3, #4
 8005ae4:	0112      	lsls	r2, r2, #4
 8005ae6:	b2d2      	uxtb	r2, r2
 8005ae8:	440b      	add	r3, r1
 8005aea:	761a      	strb	r2, [r3, #24]
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr
 8005af8:	e000e100 	.word	0xe000e100
 8005afc:	e000ed00 	.word	0xe000ed00

08005b00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b089      	sub	sp, #36	; 0x24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f003 0307 	and.w	r3, r3, #7
 8005b12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	f1c3 0307 	rsb	r3, r3, #7
 8005b1a:	2b04      	cmp	r3, #4
 8005b1c:	bf28      	it	cs
 8005b1e:	2304      	movcs	r3, #4
 8005b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	3304      	adds	r3, #4
 8005b26:	2b06      	cmp	r3, #6
 8005b28:	d902      	bls.n	8005b30 <NVIC_EncodePriority+0x30>
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	3b03      	subs	r3, #3
 8005b2e:	e000      	b.n	8005b32 <NVIC_EncodePriority+0x32>
 8005b30:	2300      	movs	r3, #0
 8005b32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3e:	43da      	mvns	r2, r3
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	401a      	ands	r2, r3
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b52:	43d9      	mvns	r1, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b58:	4313      	orrs	r3, r2
         );
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3724      	adds	r7, #36	; 0x24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
	...

08005b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3b01      	subs	r3, #1
 8005b74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b78:	d301      	bcc.n	8005b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e00f      	b.n	8005b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b7e:	4a0a      	ldr	r2, [pc, #40]	; (8005ba8 <SysTick_Config+0x40>)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3b01      	subs	r3, #1
 8005b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b86:	210f      	movs	r1, #15
 8005b88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b8c:	f7ff ff8e 	bl	8005aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b90:	4b05      	ldr	r3, [pc, #20]	; (8005ba8 <SysTick_Config+0x40>)
 8005b92:	2200      	movs	r2, #0
 8005b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b96:	4b04      	ldr	r3, [pc, #16]	; (8005ba8 <SysTick_Config+0x40>)
 8005b98:	2207      	movs	r2, #7
 8005b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3708      	adds	r7, #8
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	e000e010 	.word	0xe000e010

08005bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f7ff ff29 	bl	8005a0c <__NVIC_SetPriorityGrouping>
}
 8005bba:	bf00      	nop
 8005bbc:	3708      	adds	r7, #8
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b086      	sub	sp, #24
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	4603      	mov	r3, r0
 8005bca:	60b9      	str	r1, [r7, #8]
 8005bcc:	607a      	str	r2, [r7, #4]
 8005bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005bd4:	f7ff ff3e 	bl	8005a54 <__NVIC_GetPriorityGrouping>
 8005bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	6978      	ldr	r0, [r7, #20]
 8005be0:	f7ff ff8e 	bl	8005b00 <NVIC_EncodePriority>
 8005be4:	4602      	mov	r2, r0
 8005be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bea:	4611      	mov	r1, r2
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7ff ff5d 	bl	8005aac <__NVIC_SetPriority>
}
 8005bf2:	bf00      	nop
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b082      	sub	sp, #8
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	4603      	mov	r3, r0
 8005c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff ff31 	bl	8005a70 <__NVIC_EnableIRQ>
}
 8005c0e:	bf00      	nop
 8005c10:	3708      	adds	r7, #8
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b082      	sub	sp, #8
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f7ff ffa2 	bl	8005b68 <SysTick_Config>
 8005c24:	4603      	mov	r3, r0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b082      	sub	sp, #8
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d101      	bne.n	8005c40 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e00e      	b.n	8005c5e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	795b      	ldrb	r3, [r3, #5]
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d105      	bne.n	8005c56 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f7fc fa79 	bl	8002148 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3708      	adds	r7, #8
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
	...

08005c68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b086      	sub	sp, #24
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005c74:	f7ff fe9e 	bl	80059b4 <HAL_GetTick>
 8005c78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d101      	bne.n	8005c84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e099      	b.n	8005db8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0201 	bic.w	r2, r2, #1
 8005ca2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ca4:	e00f      	b.n	8005cc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ca6:	f7ff fe85 	bl	80059b4 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	2b05      	cmp	r3, #5
 8005cb2:	d908      	bls.n	8005cc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2220      	movs	r2, #32
 8005cb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2203      	movs	r2, #3
 8005cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e078      	b.n	8005db8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0301 	and.w	r3, r3, #1
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1e8      	bne.n	8005ca6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	4b38      	ldr	r3, [pc, #224]	; (8005dc0 <HAL_DMA_Init+0x158>)
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685a      	ldr	r2, [r3, #4]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1c:	2b04      	cmp	r3, #4
 8005d1e:	d107      	bne.n	8005d30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	f023 0307 	bic.w	r3, r3, #7
 8005d46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d56:	2b04      	cmp	r3, #4
 8005d58:	d117      	bne.n	8005d8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00e      	beq.n	8005d8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 fb3d 	bl	80063ec <DMA_CheckFifoParam>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d008      	beq.n	8005d8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2240      	movs	r2, #64	; 0x40
 8005d7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005d86:	2301      	movs	r3, #1
 8005d88:	e016      	b.n	8005db8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 faf4 	bl	8006380 <DMA_CalcBaseAndBitshift>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005da0:	223f      	movs	r2, #63	; 0x3f
 8005da2:	409a      	lsls	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	f010803f 	.word	0xf010803f

08005dc4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e050      	b.n	8005e78 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d101      	bne.n	8005de6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8005de2:	2302      	movs	r3, #2
 8005de4:	e048      	b.n	8005e78 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 0201 	bic.w	r2, r2, #1
 8005df4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	2200      	movs	r2, #0
 8005e04:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2200      	movs	r2, #0
 8005e14:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2221      	movs	r2, #33	; 0x21
 8005e24:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 faaa 	bl	8006380 <DMA_CalcBaseAndBitshift>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e58:	223f      	movs	r2, #63	; 0x3f
 8005e5a:	409a      	lsls	r2, r3
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
 8005e8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d101      	bne.n	8005ea6 <HAL_DMA_Start_IT+0x26>
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	e040      	b.n	8005f28 <HAL_DMA_Start_IT+0xa8>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d12f      	bne.n	8005f1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2202      	movs	r2, #2
 8005ebe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	68b9      	ldr	r1, [r7, #8]
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f000 fa28 	bl	8006324 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ed8:	223f      	movs	r2, #63	; 0x3f
 8005eda:	409a      	lsls	r2, r3
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0216 	orr.w	r2, r2, #22
 8005eee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d007      	beq.n	8005f08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f042 0208 	orr.w	r2, r2, #8
 8005f06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0201 	orr.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]
 8005f18:	e005      	b.n	8005f26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005f22:	2302      	movs	r3, #2
 8005f24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3718      	adds	r7, #24
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f3c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005f3e:	f7ff fd39 	bl	80059b4 <HAL_GetTick>
 8005f42:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d008      	beq.n	8005f62 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2280      	movs	r2, #128	; 0x80
 8005f54:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e052      	b.n	8006008 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 0216 	bic.w	r2, r2, #22
 8005f70:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	695a      	ldr	r2, [r3, #20]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f80:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d103      	bne.n	8005f92 <HAL_DMA_Abort+0x62>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d007      	beq.n	8005fa2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0208 	bic.w	r2, r2, #8
 8005fa0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0201 	bic.w	r2, r2, #1
 8005fb0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fb2:	e013      	b.n	8005fdc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005fb4:	f7ff fcfe 	bl	80059b4 <HAL_GetTick>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	2b05      	cmp	r3, #5
 8005fc0:	d90c      	bls.n	8005fdc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2203      	movs	r2, #3
 8005fcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005fd8:	2303      	movs	r3, #3
 8005fda:	e015      	b.n	8006008 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1e4      	bne.n	8005fb4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fee:	223f      	movs	r2, #63	; 0x3f
 8005ff0:	409a      	lsls	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006018:	2300      	movs	r3, #0
 800601a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800601c:	4b92      	ldr	r3, [pc, #584]	; (8006268 <HAL_DMA_IRQHandler+0x258>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a92      	ldr	r2, [pc, #584]	; (800626c <HAL_DMA_IRQHandler+0x25c>)
 8006022:	fba2 2303 	umull	r2, r3, r2, r3
 8006026:	0a9b      	lsrs	r3, r3, #10
 8006028:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800602e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800603a:	2208      	movs	r2, #8
 800603c:	409a      	lsls	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	4013      	ands	r3, r2
 8006042:	2b00      	cmp	r3, #0
 8006044:	d01a      	beq.n	800607c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b00      	cmp	r3, #0
 8006052:	d013      	beq.n	800607c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 0204 	bic.w	r2, r2, #4
 8006062:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006068:	2208      	movs	r2, #8
 800606a:	409a      	lsls	r2, r3
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006074:	f043 0201 	orr.w	r2, r3, #1
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006080:	2201      	movs	r2, #1
 8006082:	409a      	lsls	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4013      	ands	r3, r2
 8006088:	2b00      	cmp	r3, #0
 800608a:	d012      	beq.n	80060b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00b      	beq.n	80060b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800609e:	2201      	movs	r2, #1
 80060a0:	409a      	lsls	r2, r3
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060aa:	f043 0202 	orr.w	r2, r3, #2
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060b6:	2204      	movs	r2, #4
 80060b8:	409a      	lsls	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	4013      	ands	r3, r2
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d012      	beq.n	80060e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00b      	beq.n	80060e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060d4:	2204      	movs	r2, #4
 80060d6:	409a      	lsls	r2, r3
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060e0:	f043 0204 	orr.w	r2, r3, #4
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060ec:	2210      	movs	r2, #16
 80060ee:	409a      	lsls	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	4013      	ands	r3, r2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d043      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0308 	and.w	r3, r3, #8
 8006102:	2b00      	cmp	r3, #0
 8006104:	d03c      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800610a:	2210      	movs	r2, #16
 800610c:	409a      	lsls	r2, r3
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d018      	beq.n	8006152 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d108      	bne.n	8006140 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006132:	2b00      	cmp	r3, #0
 8006134:	d024      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	4798      	blx	r3
 800613e:	e01f      	b.n	8006180 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006144:	2b00      	cmp	r3, #0
 8006146:	d01b      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	4798      	blx	r3
 8006150:	e016      	b.n	8006180 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800615c:	2b00      	cmp	r3, #0
 800615e:	d107      	bne.n	8006170 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f022 0208 	bic.w	r2, r2, #8
 800616e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006174:	2b00      	cmp	r3, #0
 8006176:	d003      	beq.n	8006180 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006184:	2220      	movs	r2, #32
 8006186:	409a      	lsls	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	4013      	ands	r3, r2
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 808e 	beq.w	80062ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 0310 	and.w	r3, r3, #16
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 8086 	beq.w	80062ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061a6:	2220      	movs	r2, #32
 80061a8:	409a      	lsls	r2, r3
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b05      	cmp	r3, #5
 80061b8:	d136      	bne.n	8006228 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f022 0216 	bic.w	r2, r2, #22
 80061c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	695a      	ldr	r2, [r3, #20]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d103      	bne.n	80061ea <HAL_DMA_IRQHandler+0x1da>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d007      	beq.n	80061fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0208 	bic.w	r2, r2, #8
 80061f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061fe:	223f      	movs	r2, #63	; 0x3f
 8006200:	409a      	lsls	r2, r3
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800621a:	2b00      	cmp	r3, #0
 800621c:	d07d      	beq.n	800631a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	4798      	blx	r3
        }
        return;
 8006226:	e078      	b.n	800631a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d01c      	beq.n	8006270 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d108      	bne.n	8006256 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006248:	2b00      	cmp	r3, #0
 800624a:	d030      	beq.n	80062ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	4798      	blx	r3
 8006254:	e02b      	b.n	80062ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800625a:	2b00      	cmp	r3, #0
 800625c:	d027      	beq.n	80062ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	4798      	blx	r3
 8006266:	e022      	b.n	80062ae <HAL_DMA_IRQHandler+0x29e>
 8006268:	200004a0 	.word	0x200004a0
 800626c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10f      	bne.n	800629e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0210 	bic.w	r2, r2, #16
 800628c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d003      	beq.n	80062ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d032      	beq.n	800631c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ba:	f003 0301 	and.w	r3, r3, #1
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d022      	beq.n	8006308 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2205      	movs	r2, #5
 80062c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0201 	bic.w	r2, r2, #1
 80062d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	3301      	adds	r3, #1
 80062de:	60bb      	str	r3, [r7, #8]
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d307      	bcc.n	80062f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0301 	and.w	r3, r3, #1
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1f2      	bne.n	80062da <HAL_DMA_IRQHandler+0x2ca>
 80062f4:	e000      	b.n	80062f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80062f6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800630c:	2b00      	cmp	r3, #0
 800630e:	d005      	beq.n	800631c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	4798      	blx	r3
 8006318:	e000      	b.n	800631c <HAL_DMA_IRQHandler+0x30c>
        return;
 800631a:	bf00      	nop
    }
  }
}
 800631c:	3718      	adds	r7, #24
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop

08006324 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
 8006330:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006340:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	683a      	ldr	r2, [r7, #0]
 8006348:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	2b40      	cmp	r3, #64	; 0x40
 8006350:	d108      	bne.n	8006364 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006362:	e007      	b.n	8006374 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	60da      	str	r2, [r3, #12]
}
 8006374:	bf00      	nop
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	b2db      	uxtb	r3, r3
 800638e:	3b10      	subs	r3, #16
 8006390:	4a14      	ldr	r2, [pc, #80]	; (80063e4 <DMA_CalcBaseAndBitshift+0x64>)
 8006392:	fba2 2303 	umull	r2, r3, r2, r3
 8006396:	091b      	lsrs	r3, r3, #4
 8006398:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800639a:	4a13      	ldr	r2, [pc, #76]	; (80063e8 <DMA_CalcBaseAndBitshift+0x68>)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	4413      	add	r3, r2
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	461a      	mov	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2b03      	cmp	r3, #3
 80063ac:	d909      	bls.n	80063c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80063b6:	f023 0303 	bic.w	r3, r3, #3
 80063ba:	1d1a      	adds	r2, r3, #4
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	659a      	str	r2, [r3, #88]	; 0x58
 80063c0:	e007      	b.n	80063d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80063ca:	f023 0303 	bic.w	r3, r3, #3
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3714      	adds	r7, #20
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	aaaaaaab 	.word	0xaaaaaaab
 80063e8:	0803462c 	.word	0x0803462c

080063ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063f4:	2300      	movs	r3, #0
 80063f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d11f      	bne.n	8006446 <DMA_CheckFifoParam+0x5a>
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b03      	cmp	r3, #3
 800640a:	d856      	bhi.n	80064ba <DMA_CheckFifoParam+0xce>
 800640c:	a201      	add	r2, pc, #4	; (adr r2, 8006414 <DMA_CheckFifoParam+0x28>)
 800640e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006412:	bf00      	nop
 8006414:	08006425 	.word	0x08006425
 8006418:	08006437 	.word	0x08006437
 800641c:	08006425 	.word	0x08006425
 8006420:	080064bb 	.word	0x080064bb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006428:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800642c:	2b00      	cmp	r3, #0
 800642e:	d046      	beq.n	80064be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006434:	e043      	b.n	80064be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800643a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800643e:	d140      	bne.n	80064c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006444:	e03d      	b.n	80064c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	699b      	ldr	r3, [r3, #24]
 800644a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800644e:	d121      	bne.n	8006494 <DMA_CheckFifoParam+0xa8>
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	2b03      	cmp	r3, #3
 8006454:	d837      	bhi.n	80064c6 <DMA_CheckFifoParam+0xda>
 8006456:	a201      	add	r2, pc, #4	; (adr r2, 800645c <DMA_CheckFifoParam+0x70>)
 8006458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800645c:	0800646d 	.word	0x0800646d
 8006460:	08006473 	.word	0x08006473
 8006464:	0800646d 	.word	0x0800646d
 8006468:	08006485 	.word	0x08006485
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	73fb      	strb	r3, [r7, #15]
      break;
 8006470:	e030      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006476:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d025      	beq.n	80064ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006482:	e022      	b.n	80064ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006488:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800648c:	d11f      	bne.n	80064ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006492:	e01c      	b.n	80064ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	2b02      	cmp	r3, #2
 8006498:	d903      	bls.n	80064a2 <DMA_CheckFifoParam+0xb6>
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	2b03      	cmp	r3, #3
 800649e:	d003      	beq.n	80064a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80064a0:	e018      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	73fb      	strb	r3, [r7, #15]
      break;
 80064a6:	e015      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d00e      	beq.n	80064d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	73fb      	strb	r3, [r7, #15]
      break;
 80064b8:	e00b      	b.n	80064d2 <DMA_CheckFifoParam+0xe6>
      break;
 80064ba:	bf00      	nop
 80064bc:	e00a      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
      break;
 80064be:	bf00      	nop
 80064c0:	e008      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
      break;
 80064c2:	bf00      	nop
 80064c4:	e006      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
      break;
 80064c6:	bf00      	nop
 80064c8:	e004      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
      break;
 80064ca:	bf00      	nop
 80064cc:	e002      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80064ce:	bf00      	nop
 80064d0:	e000      	b.n	80064d4 <DMA_CheckFifoParam+0xe8>
      break;
 80064d2:	bf00      	nop
    }
  } 
  
  return status; 
 80064d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3714      	adds	r7, #20
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop

080064e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b089      	sub	sp, #36	; 0x24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80064ee:	2300      	movs	r3, #0
 80064f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80064f2:	2300      	movs	r3, #0
 80064f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80064f6:	2300      	movs	r3, #0
 80064f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064fa:	2300      	movs	r3, #0
 80064fc:	61fb      	str	r3, [r7, #28]
 80064fe:	e16b      	b.n	80067d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006500:	2201      	movs	r2, #1
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	fa02 f303 	lsl.w	r3, r2, r3
 8006508:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	697a      	ldr	r2, [r7, #20]
 8006510:	4013      	ands	r3, r2
 8006512:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006514:	693a      	ldr	r2, [r7, #16]
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	429a      	cmp	r2, r3
 800651a:	f040 815a 	bne.w	80067d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	f003 0303 	and.w	r3, r3, #3
 8006526:	2b01      	cmp	r3, #1
 8006528:	d005      	beq.n	8006536 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006532:	2b02      	cmp	r3, #2
 8006534:	d130      	bne.n	8006598 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	005b      	lsls	r3, r3, #1
 8006540:	2203      	movs	r2, #3
 8006542:	fa02 f303 	lsl.w	r3, r2, r3
 8006546:	43db      	mvns	r3, r3
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	4013      	ands	r3, r2
 800654c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	68da      	ldr	r2, [r3, #12]
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	005b      	lsls	r3, r3, #1
 8006556:	fa02 f303 	lsl.w	r3, r2, r3
 800655a:	69ba      	ldr	r2, [r7, #24]
 800655c:	4313      	orrs	r3, r2
 800655e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	69ba      	ldr	r2, [r7, #24]
 8006564:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800656c:	2201      	movs	r2, #1
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	fa02 f303 	lsl.w	r3, r2, r3
 8006574:	43db      	mvns	r3, r3
 8006576:	69ba      	ldr	r2, [r7, #24]
 8006578:	4013      	ands	r3, r2
 800657a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	091b      	lsrs	r3, r3, #4
 8006582:	f003 0201 	and.w	r2, r3, #1
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	fa02 f303 	lsl.w	r3, r2, r3
 800658c:	69ba      	ldr	r2, [r7, #24]
 800658e:	4313      	orrs	r3, r2
 8006590:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	69ba      	ldr	r2, [r7, #24]
 8006596:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f003 0303 	and.w	r3, r3, #3
 80065a0:	2b03      	cmp	r3, #3
 80065a2:	d017      	beq.n	80065d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	005b      	lsls	r3, r3, #1
 80065ae:	2203      	movs	r2, #3
 80065b0:	fa02 f303 	lsl.w	r3, r2, r3
 80065b4:	43db      	mvns	r3, r3
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	4013      	ands	r3, r2
 80065ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	689a      	ldr	r2, [r3, #8]
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	005b      	lsls	r3, r3, #1
 80065c4:	fa02 f303 	lsl.w	r3, r2, r3
 80065c8:	69ba      	ldr	r2, [r7, #24]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	69ba      	ldr	r2, [r7, #24]
 80065d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f003 0303 	and.w	r3, r3, #3
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d123      	bne.n	8006628 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	08da      	lsrs	r2, r3, #3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	3208      	adds	r2, #8
 80065e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	f003 0307 	and.w	r3, r3, #7
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	220f      	movs	r2, #15
 80065f8:	fa02 f303 	lsl.w	r3, r2, r3
 80065fc:	43db      	mvns	r3, r3
 80065fe:	69ba      	ldr	r2, [r7, #24]
 8006600:	4013      	ands	r3, r2
 8006602:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	691a      	ldr	r2, [r3, #16]
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	f003 0307 	and.w	r3, r3, #7
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	fa02 f303 	lsl.w	r3, r2, r3
 8006614:	69ba      	ldr	r2, [r7, #24]
 8006616:	4313      	orrs	r3, r2
 8006618:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	08da      	lsrs	r2, r3, #3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	3208      	adds	r2, #8
 8006622:	69b9      	ldr	r1, [r7, #24]
 8006624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	005b      	lsls	r3, r3, #1
 8006632:	2203      	movs	r2, #3
 8006634:	fa02 f303 	lsl.w	r3, r2, r3
 8006638:	43db      	mvns	r3, r3
 800663a:	69ba      	ldr	r2, [r7, #24]
 800663c:	4013      	ands	r3, r2
 800663e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f003 0203 	and.w	r2, r3, #3
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	005b      	lsls	r3, r3, #1
 800664c:	fa02 f303 	lsl.w	r3, r2, r3
 8006650:	69ba      	ldr	r2, [r7, #24]
 8006652:	4313      	orrs	r3, r2
 8006654:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	69ba      	ldr	r2, [r7, #24]
 800665a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006664:	2b00      	cmp	r3, #0
 8006666:	f000 80b4 	beq.w	80067d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800666a:	2300      	movs	r3, #0
 800666c:	60fb      	str	r3, [r7, #12]
 800666e:	4b60      	ldr	r3, [pc, #384]	; (80067f0 <HAL_GPIO_Init+0x30c>)
 8006670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006672:	4a5f      	ldr	r2, [pc, #380]	; (80067f0 <HAL_GPIO_Init+0x30c>)
 8006674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006678:	6453      	str	r3, [r2, #68]	; 0x44
 800667a:	4b5d      	ldr	r3, [pc, #372]	; (80067f0 <HAL_GPIO_Init+0x30c>)
 800667c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800667e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006682:	60fb      	str	r3, [r7, #12]
 8006684:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006686:	4a5b      	ldr	r2, [pc, #364]	; (80067f4 <HAL_GPIO_Init+0x310>)
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	089b      	lsrs	r3, r3, #2
 800668c:	3302      	adds	r3, #2
 800668e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006692:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	220f      	movs	r2, #15
 800669e:	fa02 f303 	lsl.w	r3, r2, r3
 80066a2:	43db      	mvns	r3, r3
 80066a4:	69ba      	ldr	r2, [r7, #24]
 80066a6:	4013      	ands	r3, r2
 80066a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a52      	ldr	r2, [pc, #328]	; (80067f8 <HAL_GPIO_Init+0x314>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d02b      	beq.n	800670a <HAL_GPIO_Init+0x226>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a51      	ldr	r2, [pc, #324]	; (80067fc <HAL_GPIO_Init+0x318>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d025      	beq.n	8006706 <HAL_GPIO_Init+0x222>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a50      	ldr	r2, [pc, #320]	; (8006800 <HAL_GPIO_Init+0x31c>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d01f      	beq.n	8006702 <HAL_GPIO_Init+0x21e>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a4f      	ldr	r2, [pc, #316]	; (8006804 <HAL_GPIO_Init+0x320>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d019      	beq.n	80066fe <HAL_GPIO_Init+0x21a>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a4e      	ldr	r2, [pc, #312]	; (8006808 <HAL_GPIO_Init+0x324>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d013      	beq.n	80066fa <HAL_GPIO_Init+0x216>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a4d      	ldr	r2, [pc, #308]	; (800680c <HAL_GPIO_Init+0x328>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d00d      	beq.n	80066f6 <HAL_GPIO_Init+0x212>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a4c      	ldr	r2, [pc, #304]	; (8006810 <HAL_GPIO_Init+0x32c>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d007      	beq.n	80066f2 <HAL_GPIO_Init+0x20e>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a4b      	ldr	r2, [pc, #300]	; (8006814 <HAL_GPIO_Init+0x330>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d101      	bne.n	80066ee <HAL_GPIO_Init+0x20a>
 80066ea:	2307      	movs	r3, #7
 80066ec:	e00e      	b.n	800670c <HAL_GPIO_Init+0x228>
 80066ee:	2308      	movs	r3, #8
 80066f0:	e00c      	b.n	800670c <HAL_GPIO_Init+0x228>
 80066f2:	2306      	movs	r3, #6
 80066f4:	e00a      	b.n	800670c <HAL_GPIO_Init+0x228>
 80066f6:	2305      	movs	r3, #5
 80066f8:	e008      	b.n	800670c <HAL_GPIO_Init+0x228>
 80066fa:	2304      	movs	r3, #4
 80066fc:	e006      	b.n	800670c <HAL_GPIO_Init+0x228>
 80066fe:	2303      	movs	r3, #3
 8006700:	e004      	b.n	800670c <HAL_GPIO_Init+0x228>
 8006702:	2302      	movs	r3, #2
 8006704:	e002      	b.n	800670c <HAL_GPIO_Init+0x228>
 8006706:	2301      	movs	r3, #1
 8006708:	e000      	b.n	800670c <HAL_GPIO_Init+0x228>
 800670a:	2300      	movs	r3, #0
 800670c:	69fa      	ldr	r2, [r7, #28]
 800670e:	f002 0203 	and.w	r2, r2, #3
 8006712:	0092      	lsls	r2, r2, #2
 8006714:	4093      	lsls	r3, r2
 8006716:	69ba      	ldr	r2, [r7, #24]
 8006718:	4313      	orrs	r3, r2
 800671a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800671c:	4935      	ldr	r1, [pc, #212]	; (80067f4 <HAL_GPIO_Init+0x310>)
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	089b      	lsrs	r3, r3, #2
 8006722:	3302      	adds	r3, #2
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800672a:	4b3b      	ldr	r3, [pc, #236]	; (8006818 <HAL_GPIO_Init+0x334>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	43db      	mvns	r3, r3
 8006734:	69ba      	ldr	r2, [r7, #24]
 8006736:	4013      	ands	r3, r2
 8006738:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006742:	2b00      	cmp	r3, #0
 8006744:	d003      	beq.n	800674e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006746:	69ba      	ldr	r2, [r7, #24]
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	4313      	orrs	r3, r2
 800674c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800674e:	4a32      	ldr	r2, [pc, #200]	; (8006818 <HAL_GPIO_Init+0x334>)
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006754:	4b30      	ldr	r3, [pc, #192]	; (8006818 <HAL_GPIO_Init+0x334>)
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	43db      	mvns	r3, r3
 800675e:	69ba      	ldr	r2, [r7, #24]
 8006760:	4013      	ands	r3, r2
 8006762:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d003      	beq.n	8006778 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006770:	69ba      	ldr	r2, [r7, #24]
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	4313      	orrs	r3, r2
 8006776:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006778:	4a27      	ldr	r2, [pc, #156]	; (8006818 <HAL_GPIO_Init+0x334>)
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800677e:	4b26      	ldr	r3, [pc, #152]	; (8006818 <HAL_GPIO_Init+0x334>)
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	43db      	mvns	r3, r3
 8006788:	69ba      	ldr	r2, [r7, #24]
 800678a:	4013      	ands	r3, r2
 800678c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d003      	beq.n	80067a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800679a:	69ba      	ldr	r2, [r7, #24]
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	4313      	orrs	r3, r2
 80067a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80067a2:	4a1d      	ldr	r2, [pc, #116]	; (8006818 <HAL_GPIO_Init+0x334>)
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80067a8:	4b1b      	ldr	r3, [pc, #108]	; (8006818 <HAL_GPIO_Init+0x334>)
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	43db      	mvns	r3, r3
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	4013      	ands	r3, r2
 80067b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d003      	beq.n	80067cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80067c4:	69ba      	ldr	r2, [r7, #24]
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80067cc:	4a12      	ldr	r2, [pc, #72]	; (8006818 <HAL_GPIO_Init+0x334>)
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	3301      	adds	r3, #1
 80067d6:	61fb      	str	r3, [r7, #28]
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	2b0f      	cmp	r3, #15
 80067dc:	f67f ae90 	bls.w	8006500 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80067e0:	bf00      	nop
 80067e2:	bf00      	nop
 80067e4:	3724      	adds	r7, #36	; 0x24
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	40023800 	.word	0x40023800
 80067f4:	40013800 	.word	0x40013800
 80067f8:	40020000 	.word	0x40020000
 80067fc:	40020400 	.word	0x40020400
 8006800:	40020800 	.word	0x40020800
 8006804:	40020c00 	.word	0x40020c00
 8006808:	40021000 	.word	0x40021000
 800680c:	40021400 	.word	0x40021400
 8006810:	40021800 	.word	0x40021800
 8006814:	40021c00 	.word	0x40021c00
 8006818:	40013c00 	.word	0x40013c00

0800681c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800681c:	b480      	push	{r7}
 800681e:	b087      	sub	sp, #28
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006826:	2300      	movs	r3, #0
 8006828:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800682a:	2300      	movs	r3, #0
 800682c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800682e:	2300      	movs	r3, #0
 8006830:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006832:	2300      	movs	r3, #0
 8006834:	617b      	str	r3, [r7, #20]
 8006836:	e0cd      	b.n	80069d4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006838:	2201      	movs	r2, #1
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	fa02 f303 	lsl.w	r3, r2, r3
 8006840:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	4013      	ands	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	429a      	cmp	r2, r3
 8006850:	f040 80bd 	bne.w	80069ce <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006854:	4a65      	ldr	r2, [pc, #404]	; (80069ec <HAL_GPIO_DeInit+0x1d0>)
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	089b      	lsrs	r3, r3, #2
 800685a:	3302      	adds	r3, #2
 800685c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006860:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	f003 0303 	and.w	r3, r3, #3
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	220f      	movs	r2, #15
 800686c:	fa02 f303 	lsl.w	r3, r2, r3
 8006870:	68ba      	ldr	r2, [r7, #8]
 8006872:	4013      	ands	r3, r2
 8006874:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a5d      	ldr	r2, [pc, #372]	; (80069f0 <HAL_GPIO_DeInit+0x1d4>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d02b      	beq.n	80068d6 <HAL_GPIO_DeInit+0xba>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a5c      	ldr	r2, [pc, #368]	; (80069f4 <HAL_GPIO_DeInit+0x1d8>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d025      	beq.n	80068d2 <HAL_GPIO_DeInit+0xb6>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a5b      	ldr	r2, [pc, #364]	; (80069f8 <HAL_GPIO_DeInit+0x1dc>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d01f      	beq.n	80068ce <HAL_GPIO_DeInit+0xb2>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a5a      	ldr	r2, [pc, #360]	; (80069fc <HAL_GPIO_DeInit+0x1e0>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d019      	beq.n	80068ca <HAL_GPIO_DeInit+0xae>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a59      	ldr	r2, [pc, #356]	; (8006a00 <HAL_GPIO_DeInit+0x1e4>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d013      	beq.n	80068c6 <HAL_GPIO_DeInit+0xaa>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a58      	ldr	r2, [pc, #352]	; (8006a04 <HAL_GPIO_DeInit+0x1e8>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d00d      	beq.n	80068c2 <HAL_GPIO_DeInit+0xa6>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a57      	ldr	r2, [pc, #348]	; (8006a08 <HAL_GPIO_DeInit+0x1ec>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d007      	beq.n	80068be <HAL_GPIO_DeInit+0xa2>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a56      	ldr	r2, [pc, #344]	; (8006a0c <HAL_GPIO_DeInit+0x1f0>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d101      	bne.n	80068ba <HAL_GPIO_DeInit+0x9e>
 80068b6:	2307      	movs	r3, #7
 80068b8:	e00e      	b.n	80068d8 <HAL_GPIO_DeInit+0xbc>
 80068ba:	2308      	movs	r3, #8
 80068bc:	e00c      	b.n	80068d8 <HAL_GPIO_DeInit+0xbc>
 80068be:	2306      	movs	r3, #6
 80068c0:	e00a      	b.n	80068d8 <HAL_GPIO_DeInit+0xbc>
 80068c2:	2305      	movs	r3, #5
 80068c4:	e008      	b.n	80068d8 <HAL_GPIO_DeInit+0xbc>
 80068c6:	2304      	movs	r3, #4
 80068c8:	e006      	b.n	80068d8 <HAL_GPIO_DeInit+0xbc>
 80068ca:	2303      	movs	r3, #3
 80068cc:	e004      	b.n	80068d8 <HAL_GPIO_DeInit+0xbc>
 80068ce:	2302      	movs	r3, #2
 80068d0:	e002      	b.n	80068d8 <HAL_GPIO_DeInit+0xbc>
 80068d2:	2301      	movs	r3, #1
 80068d4:	e000      	b.n	80068d8 <HAL_GPIO_DeInit+0xbc>
 80068d6:	2300      	movs	r3, #0
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	f002 0203 	and.w	r2, r2, #3
 80068de:	0092      	lsls	r2, r2, #2
 80068e0:	4093      	lsls	r3, r2
 80068e2:	68ba      	ldr	r2, [r7, #8]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d132      	bne.n	800694e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80068e8:	4b49      	ldr	r3, [pc, #292]	; (8006a10 <HAL_GPIO_DeInit+0x1f4>)
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	43db      	mvns	r3, r3
 80068f0:	4947      	ldr	r1, [pc, #284]	; (8006a10 <HAL_GPIO_DeInit+0x1f4>)
 80068f2:	4013      	ands	r3, r2
 80068f4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80068f6:	4b46      	ldr	r3, [pc, #280]	; (8006a10 <HAL_GPIO_DeInit+0x1f4>)
 80068f8:	685a      	ldr	r2, [r3, #4]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	43db      	mvns	r3, r3
 80068fe:	4944      	ldr	r1, [pc, #272]	; (8006a10 <HAL_GPIO_DeInit+0x1f4>)
 8006900:	4013      	ands	r3, r2
 8006902:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006904:	4b42      	ldr	r3, [pc, #264]	; (8006a10 <HAL_GPIO_DeInit+0x1f4>)
 8006906:	689a      	ldr	r2, [r3, #8]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	43db      	mvns	r3, r3
 800690c:	4940      	ldr	r1, [pc, #256]	; (8006a10 <HAL_GPIO_DeInit+0x1f4>)
 800690e:	4013      	ands	r3, r2
 8006910:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006912:	4b3f      	ldr	r3, [pc, #252]	; (8006a10 <HAL_GPIO_DeInit+0x1f4>)
 8006914:	68da      	ldr	r2, [r3, #12]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	43db      	mvns	r3, r3
 800691a:	493d      	ldr	r1, [pc, #244]	; (8006a10 <HAL_GPIO_DeInit+0x1f4>)
 800691c:	4013      	ands	r3, r2
 800691e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f003 0303 	and.w	r3, r3, #3
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	220f      	movs	r2, #15
 800692a:	fa02 f303 	lsl.w	r3, r2, r3
 800692e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006930:	4a2e      	ldr	r2, [pc, #184]	; (80069ec <HAL_GPIO_DeInit+0x1d0>)
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	089b      	lsrs	r3, r3, #2
 8006936:	3302      	adds	r3, #2
 8006938:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	43da      	mvns	r2, r3
 8006940:	482a      	ldr	r0, [pc, #168]	; (80069ec <HAL_GPIO_DeInit+0x1d0>)
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	089b      	lsrs	r3, r3, #2
 8006946:	400a      	ands	r2, r1
 8006948:	3302      	adds	r3, #2
 800694a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	005b      	lsls	r3, r3, #1
 8006956:	2103      	movs	r1, #3
 8006958:	fa01 f303 	lsl.w	r3, r1, r3
 800695c:	43db      	mvns	r3, r3
 800695e:	401a      	ands	r2, r3
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	08da      	lsrs	r2, r3, #3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	3208      	adds	r2, #8
 800696c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	f003 0307 	and.w	r3, r3, #7
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	220f      	movs	r2, #15
 800697a:	fa02 f303 	lsl.w	r3, r2, r3
 800697e:	43db      	mvns	r3, r3
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	08d2      	lsrs	r2, r2, #3
 8006984:	4019      	ands	r1, r3
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	3208      	adds	r2, #8
 800698a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	68da      	ldr	r2, [r3, #12]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	005b      	lsls	r3, r3, #1
 8006996:	2103      	movs	r1, #3
 8006998:	fa01 f303 	lsl.w	r3, r1, r3
 800699c:	43db      	mvns	r3, r3
 800699e:	401a      	ands	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	2101      	movs	r1, #1
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	fa01 f303 	lsl.w	r3, r1, r3
 80069b0:	43db      	mvns	r3, r3
 80069b2:	401a      	ands	r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	689a      	ldr	r2, [r3, #8]
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	005b      	lsls	r3, r3, #1
 80069c0:	2103      	movs	r1, #3
 80069c2:	fa01 f303 	lsl.w	r3, r1, r3
 80069c6:	43db      	mvns	r3, r3
 80069c8:	401a      	ands	r2, r3
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	3301      	adds	r3, #1
 80069d2:	617b      	str	r3, [r7, #20]
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	2b0f      	cmp	r3, #15
 80069d8:	f67f af2e 	bls.w	8006838 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80069dc:	bf00      	nop
 80069de:	bf00      	nop
 80069e0:	371c      	adds	r7, #28
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop
 80069ec:	40013800 	.word	0x40013800
 80069f0:	40020000 	.word	0x40020000
 80069f4:	40020400 	.word	0x40020400
 80069f8:	40020800 	.word	0x40020800
 80069fc:	40020c00 	.word	0x40020c00
 8006a00:	40021000 	.word	0x40021000
 8006a04:	40021400 	.word	0x40021400
 8006a08:	40021800 	.word	0x40021800
 8006a0c:	40021c00 	.word	0x40021c00
 8006a10:	40013c00 	.word	0x40013c00

08006a14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	807b      	strh	r3, [r7, #2]
 8006a20:	4613      	mov	r3, r2
 8006a22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006a24:	787b      	ldrb	r3, [r7, #1]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006a2a:	887a      	ldrh	r2, [r7, #2]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006a30:	e003      	b.n	8006a3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006a32:	887b      	ldrh	r3, [r7, #2]
 8006a34:	041a      	lsls	r2, r3, #16
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	619a      	str	r2, [r3, #24]
}
 8006a3a:	bf00      	nop
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b085      	sub	sp, #20
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
 8006a4e:	460b      	mov	r3, r1
 8006a50:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	695b      	ldr	r3, [r3, #20]
 8006a56:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006a58:	887a      	ldrh	r2, [r7, #2]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	041a      	lsls	r2, r3, #16
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	43d9      	mvns	r1, r3
 8006a64:	887b      	ldrh	r3, [r7, #2]
 8006a66:	400b      	ands	r3, r1
 8006a68:	431a      	orrs	r2, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	619a      	str	r2, [r3, #24]
}
 8006a6e:	bf00      	nop
 8006a70:	3714      	adds	r7, #20
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
	...

08006a7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	4603      	mov	r3, r0
 8006a84:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006a86:	4b08      	ldr	r3, [pc, #32]	; (8006aa8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a88:	695a      	ldr	r2, [r3, #20]
 8006a8a:	88fb      	ldrh	r3, [r7, #6]
 8006a8c:	4013      	ands	r3, r2
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d006      	beq.n	8006aa0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a92:	4a05      	ldr	r2, [pc, #20]	; (8006aa8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a94:	88fb      	ldrh	r3, [r7, #6]
 8006a96:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a98:	88fb      	ldrh	r3, [r7, #6]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 f806 	bl	8006aac <HAL_GPIO_EXTI_Callback>
  }
}
 8006aa0:	bf00      	nop
 8006aa2:	3708      	adds	r7, #8
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	40013c00 	.word	0x40013c00

08006aac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006ab6:	bf00      	nop
 8006ab8:	370c      	adds	r7, #12
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
	...

08006ac4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b084      	sub	sp, #16
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d101      	bne.n	8006ad6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e12b      	b.n	8006d2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d106      	bne.n	8006af0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7fb fb4e 	bl	800218c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2224      	movs	r2, #36	; 0x24
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f022 0201 	bic.w	r2, r2, #1
 8006b06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006b28:	f001 fd2a 	bl	8008580 <HAL_RCC_GetPCLK1Freq>
 8006b2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	4a81      	ldr	r2, [pc, #516]	; (8006d38 <HAL_I2C_Init+0x274>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d807      	bhi.n	8006b48 <HAL_I2C_Init+0x84>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	4a80      	ldr	r2, [pc, #512]	; (8006d3c <HAL_I2C_Init+0x278>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	bf94      	ite	ls
 8006b40:	2301      	movls	r3, #1
 8006b42:	2300      	movhi	r3, #0
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	e006      	b.n	8006b56 <HAL_I2C_Init+0x92>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	4a7d      	ldr	r2, [pc, #500]	; (8006d40 <HAL_I2C_Init+0x27c>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	bf94      	ite	ls
 8006b50:	2301      	movls	r3, #1
 8006b52:	2300      	movhi	r3, #0
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d001      	beq.n	8006b5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e0e7      	b.n	8006d2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	4a78      	ldr	r2, [pc, #480]	; (8006d44 <HAL_I2C_Init+0x280>)
 8006b62:	fba2 2303 	umull	r2, r3, r2, r3
 8006b66:	0c9b      	lsrs	r3, r3, #18
 8006b68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	6a1b      	ldr	r3, [r3, #32]
 8006b84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	4a6a      	ldr	r2, [pc, #424]	; (8006d38 <HAL_I2C_Init+0x274>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d802      	bhi.n	8006b98 <HAL_I2C_Init+0xd4>
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	3301      	adds	r3, #1
 8006b96:	e009      	b.n	8006bac <HAL_I2C_Init+0xe8>
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006b9e:	fb02 f303 	mul.w	r3, r2, r3
 8006ba2:	4a69      	ldr	r2, [pc, #420]	; (8006d48 <HAL_I2C_Init+0x284>)
 8006ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ba8:	099b      	lsrs	r3, r3, #6
 8006baa:	3301      	adds	r3, #1
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	6812      	ldr	r2, [r2, #0]
 8006bb0:	430b      	orrs	r3, r1
 8006bb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	69db      	ldr	r3, [r3, #28]
 8006bba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006bbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	495c      	ldr	r1, [pc, #368]	; (8006d38 <HAL_I2C_Init+0x274>)
 8006bc8:	428b      	cmp	r3, r1
 8006bca:	d819      	bhi.n	8006c00 <HAL_I2C_Init+0x13c>
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	1e59      	subs	r1, r3, #1
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	005b      	lsls	r3, r3, #1
 8006bd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8006bda:	1c59      	adds	r1, r3, #1
 8006bdc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006be0:	400b      	ands	r3, r1
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00a      	beq.n	8006bfc <HAL_I2C_Init+0x138>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	1e59      	subs	r1, r3, #1
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	005b      	lsls	r3, r3, #1
 8006bf0:	fbb1 f3f3 	udiv	r3, r1, r3
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bfa:	e051      	b.n	8006ca0 <HAL_I2C_Init+0x1dc>
 8006bfc:	2304      	movs	r3, #4
 8006bfe:	e04f      	b.n	8006ca0 <HAL_I2C_Init+0x1dc>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d111      	bne.n	8006c2c <HAL_I2C_Init+0x168>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	1e58      	subs	r0, r3, #1
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6859      	ldr	r1, [r3, #4]
 8006c10:	460b      	mov	r3, r1
 8006c12:	005b      	lsls	r3, r3, #1
 8006c14:	440b      	add	r3, r1
 8006c16:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	bf0c      	ite	eq
 8006c24:	2301      	moveq	r3, #1
 8006c26:	2300      	movne	r3, #0
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	e012      	b.n	8006c52 <HAL_I2C_Init+0x18e>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	1e58      	subs	r0, r3, #1
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6859      	ldr	r1, [r3, #4]
 8006c34:	460b      	mov	r3, r1
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	440b      	add	r3, r1
 8006c3a:	0099      	lsls	r1, r3, #2
 8006c3c:	440b      	add	r3, r1
 8006c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c42:	3301      	adds	r3, #1
 8006c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	bf0c      	ite	eq
 8006c4c:	2301      	moveq	r3, #1
 8006c4e:	2300      	movne	r3, #0
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d001      	beq.n	8006c5a <HAL_I2C_Init+0x196>
 8006c56:	2301      	movs	r3, #1
 8006c58:	e022      	b.n	8006ca0 <HAL_I2C_Init+0x1dc>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d10e      	bne.n	8006c80 <HAL_I2C_Init+0x1bc>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	1e58      	subs	r0, r3, #1
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6859      	ldr	r1, [r3, #4]
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	005b      	lsls	r3, r3, #1
 8006c6e:	440b      	add	r3, r1
 8006c70:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c74:	3301      	adds	r3, #1
 8006c76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c7e:	e00f      	b.n	8006ca0 <HAL_I2C_Init+0x1dc>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	1e58      	subs	r0, r3, #1
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6859      	ldr	r1, [r3, #4]
 8006c88:	460b      	mov	r3, r1
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	440b      	add	r3, r1
 8006c8e:	0099      	lsls	r1, r3, #2
 8006c90:	440b      	add	r3, r1
 8006c92:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c96:	3301      	adds	r3, #1
 8006c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ca0:	6879      	ldr	r1, [r7, #4]
 8006ca2:	6809      	ldr	r1, [r1, #0]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	69da      	ldr	r2, [r3, #28]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a1b      	ldr	r3, [r3, #32]
 8006cba:	431a      	orrs	r2, r3
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006cce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	6911      	ldr	r1, [r2, #16]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	68d2      	ldr	r2, [r2, #12]
 8006cda:	4311      	orrs	r1, r2
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	6812      	ldr	r2, [r2, #0]
 8006ce0:	430b      	orrs	r3, r1
 8006ce2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	695a      	ldr	r2, [r3, #20]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	431a      	orrs	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f042 0201 	orr.w	r2, r2, #1
 8006d0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	000186a0 	.word	0x000186a0
 8006d3c:	001e847f 	.word	0x001e847f
 8006d40:	003d08ff 	.word	0x003d08ff
 8006d44:	431bde83 	.word	0x431bde83
 8006d48:	10624dd3 	.word	0x10624dd3

08006d4c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d101      	bne.n	8006d5e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e128      	b.n	8006fb0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d109      	bne.n	8006d7e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a90      	ldr	r2, [pc, #576]	; (8006fb8 <HAL_I2S_Init+0x26c>)
 8006d76:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7fb fa4f 	bl	800221c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2202      	movs	r2, #2
 8006d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	69db      	ldr	r3, [r3, #28]
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	6812      	ldr	r2, [r2, #0]
 8006d90:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006d94:	f023 030f 	bic.w	r3, r3, #15
 8006d98:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2202      	movs	r2, #2
 8006da0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d060      	beq.n	8006e6c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d102      	bne.n	8006db8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006db2:	2310      	movs	r3, #16
 8006db4:	617b      	str	r3, [r7, #20]
 8006db6:	e001      	b.n	8006dbc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006db8:	2320      	movs	r3, #32
 8006dba:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	2b20      	cmp	r3, #32
 8006dc2:	d802      	bhi.n	8006dca <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	005b      	lsls	r3, r3, #1
 8006dc8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006dca:	2001      	movs	r0, #1
 8006dcc:	f001 fd0e 	bl	80087ec <HAL_RCCEx_GetPeriphCLKFreq>
 8006dd0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dda:	d125      	bne.n	8006e28 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d010      	beq.n	8006e06 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	fbb2 f2f3 	udiv	r2, r2, r3
 8006dee:	4613      	mov	r3, r2
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	4413      	add	r3, r2
 8006df4:	005b      	lsls	r3, r3, #1
 8006df6:	461a      	mov	r2, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	695b      	ldr	r3, [r3, #20]
 8006dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e00:	3305      	adds	r3, #5
 8006e02:	613b      	str	r3, [r7, #16]
 8006e04:	e01f      	b.n	8006e46 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	00db      	lsls	r3, r3, #3
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e10:	4613      	mov	r3, r2
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	4413      	add	r3, r2
 8006e16:	005b      	lsls	r3, r3, #1
 8006e18:	461a      	mov	r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e22:	3305      	adds	r3, #5
 8006e24:	613b      	str	r3, [r7, #16]
 8006e26:	e00e      	b.n	8006e46 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e30:	4613      	mov	r3, r2
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	4413      	add	r3, r2
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	461a      	mov	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	695b      	ldr	r3, [r3, #20]
 8006e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e42:	3305      	adds	r3, #5
 8006e44:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	4a5c      	ldr	r2, [pc, #368]	; (8006fbc <HAL_I2S_Init+0x270>)
 8006e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e4e:	08db      	lsrs	r3, r3, #3
 8006e50:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	085b      	lsrs	r3, r3, #1
 8006e62:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	021b      	lsls	r3, r3, #8
 8006e68:	61bb      	str	r3, [r7, #24]
 8006e6a:	e003      	b.n	8006e74 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006e6c:	2302      	movs	r3, #2
 8006e6e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006e70:	2300      	movs	r3, #0
 8006e72:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d902      	bls.n	8006e80 <HAL_I2S_Init+0x134>
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	2bff      	cmp	r3, #255	; 0xff
 8006e7e:	d907      	bls.n	8006e90 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e84:	f043 0210 	orr.w	r2, r3, #16
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e08f      	b.n	8006fb0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	691a      	ldr	r2, [r3, #16]
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	ea42 0103 	orr.w	r1, r2, r3
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	69fa      	ldr	r2, [r7, #28]
 8006ea0:	430a      	orrs	r2, r1
 8006ea2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	69db      	ldr	r3, [r3, #28]
 8006eaa:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006eae:	f023 030f 	bic.w	r3, r3, #15
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	6851      	ldr	r1, [r2, #4]
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	6892      	ldr	r2, [r2, #8]
 8006eba:	4311      	orrs	r1, r2
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	68d2      	ldr	r2, [r2, #12]
 8006ec0:	4311      	orrs	r1, r2
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	6992      	ldr	r2, [r2, #24]
 8006ec6:	430a      	orrs	r2, r1
 8006ec8:	431a      	orrs	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ed2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a1b      	ldr	r3, [r3, #32]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d161      	bne.n	8006fa0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a38      	ldr	r2, [pc, #224]	; (8006fc0 <HAL_I2S_Init+0x274>)
 8006ee0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a37      	ldr	r2, [pc, #220]	; (8006fc4 <HAL_I2S_Init+0x278>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d101      	bne.n	8006ef0 <HAL_I2S_Init+0x1a4>
 8006eec:	4b36      	ldr	r3, [pc, #216]	; (8006fc8 <HAL_I2S_Init+0x27c>)
 8006eee:	e001      	b.n	8006ef4 <HAL_I2S_Init+0x1a8>
 8006ef0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ef4:	69db      	ldr	r3, [r3, #28]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	6812      	ldr	r2, [r2, #0]
 8006efa:	4932      	ldr	r1, [pc, #200]	; (8006fc4 <HAL_I2S_Init+0x278>)
 8006efc:	428a      	cmp	r2, r1
 8006efe:	d101      	bne.n	8006f04 <HAL_I2S_Init+0x1b8>
 8006f00:	4a31      	ldr	r2, [pc, #196]	; (8006fc8 <HAL_I2S_Init+0x27c>)
 8006f02:	e001      	b.n	8006f08 <HAL_I2S_Init+0x1bc>
 8006f04:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006f08:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006f0c:	f023 030f 	bic.w	r3, r3, #15
 8006f10:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a2b      	ldr	r2, [pc, #172]	; (8006fc4 <HAL_I2S_Init+0x278>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d101      	bne.n	8006f20 <HAL_I2S_Init+0x1d4>
 8006f1c:	4b2a      	ldr	r3, [pc, #168]	; (8006fc8 <HAL_I2S_Init+0x27c>)
 8006f1e:	e001      	b.n	8006f24 <HAL_I2S_Init+0x1d8>
 8006f20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f24:	2202      	movs	r2, #2
 8006f26:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a25      	ldr	r2, [pc, #148]	; (8006fc4 <HAL_I2S_Init+0x278>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d101      	bne.n	8006f36 <HAL_I2S_Init+0x1ea>
 8006f32:	4b25      	ldr	r3, [pc, #148]	; (8006fc8 <HAL_I2S_Init+0x27c>)
 8006f34:	e001      	b.n	8006f3a <HAL_I2S_Init+0x1ee>
 8006f36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f3a:	69db      	ldr	r3, [r3, #28]
 8006f3c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f46:	d003      	beq.n	8006f50 <HAL_I2S_Init+0x204>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d103      	bne.n	8006f58 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006f50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f54:	613b      	str	r3, [r7, #16]
 8006f56:	e001      	b.n	8006f5c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006f66:	4313      	orrs	r3, r2
 8006f68:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006f70:	4313      	orrs	r3, r2
 8006f72:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	699b      	ldr	r3, [r3, #24]
 8006f78:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	b29a      	uxth	r2, r3
 8006f7e:	897b      	ldrh	r3, [r7, #10]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006f88:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a0d      	ldr	r2, [pc, #52]	; (8006fc4 <HAL_I2S_Init+0x278>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d101      	bne.n	8006f98 <HAL_I2S_Init+0x24c>
 8006f94:	4b0c      	ldr	r3, [pc, #48]	; (8006fc8 <HAL_I2S_Init+0x27c>)
 8006f96:	e001      	b.n	8006f9c <HAL_I2S_Init+0x250>
 8006f98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f9c:	897a      	ldrh	r2, [r7, #10]
 8006f9e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3720      	adds	r7, #32
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	08007679 	.word	0x08007679
 8006fbc:	cccccccd 	.word	0xcccccccd
 8006fc0:	08007801 	.word	0x08007801
 8006fc4:	40003800 	.word	0x40003800
 8006fc8:	40003400 	.word	0x40003400

08006fcc <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b086      	sub	sp, #24
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d002      	beq.n	8006fe6 <HAL_I2S_Receive_DMA+0x1a>
 8006fe0:	88fb      	ldrh	r3, [r7, #6]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d101      	bne.n	8006fea <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e0a1      	b.n	800712e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d101      	bne.n	8006ffa <HAL_I2S_Receive_DMA+0x2e>
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	e099      	b.n	800712e <HAL_I2S_Receive_DMA+0x162>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b01      	cmp	r3, #1
 800700c:	d005      	beq.n	800701a <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8007016:	2302      	movs	r3, #2
 8007018:	e089      	b.n	800712e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2204      	movs	r2, #4
 800701e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	68ba      	ldr	r2, [r7, #8]
 800702c:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	69db      	ldr	r3, [r3, #28]
 8007034:	f003 0307 	and.w	r3, r3, #7
 8007038:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	2b03      	cmp	r3, #3
 800703e:	d002      	beq.n	8007046 <HAL_I2S_Receive_DMA+0x7a>
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	2b05      	cmp	r3, #5
 8007044:	d10a      	bne.n	800705c <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8007046:	88fb      	ldrh	r3, [r7, #6]
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	b29a      	uxth	r2, r3
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8007050:	88fb      	ldrh	r3, [r7, #6]
 8007052:	005b      	lsls	r3, r3, #1
 8007054:	b29a      	uxth	r2, r3
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	865a      	strh	r2, [r3, #50]	; 0x32
 800705a:	e005      	b.n	8007068 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	88fa      	ldrh	r2, [r7, #6]
 8007060:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	88fa      	ldrh	r2, [r7, #6]
 8007066:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800706c:	4a32      	ldr	r2, [pc, #200]	; (8007138 <HAL_I2S_Receive_DMA+0x16c>)
 800706e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007074:	4a31      	ldr	r2, [pc, #196]	; (800713c <HAL_I2S_Receive_DMA+0x170>)
 8007076:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800707c:	4a30      	ldr	r2, [pc, #192]	; (8007140 <HAL_I2S_Receive_DMA+0x174>)
 800707e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	69db      	ldr	r3, [r3, #28]
 8007086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800708a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800708e:	d10a      	bne.n	80070a6 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007090:	2300      	movs	r3, #0
 8007092:	613b      	str	r3, [r7, #16]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	613b      	str	r3, [r7, #16]
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	613b      	str	r3, [r7, #16]
 80070a4:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	330c      	adds	r3, #12
 80070b0:	4619      	mov	r1, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b6:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80070bc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80070be:	f7fe fedf 	bl	8005e80 <HAL_DMA_Start_IT>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d00f      	beq.n	80070e8 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070cc:	f043 0208 	orr.w	r2, r3, #8
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	e022      	b.n	800712e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	69db      	ldr	r3, [r3, #28]
 80070ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d107      	bne.n	8007106 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	69da      	ldr	r2, [r3, #28]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007104:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b00      	cmp	r3, #0
 8007112:	d107      	bne.n	8007124 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f042 0201 	orr.w	r2, r2, #1
 8007122:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3718      	adds	r7, #24
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	08007557 	.word	0x08007557
 800713c:	08007515 	.word	0x08007515
 8007140:	08007573 	.word	0x08007573

08007144 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b088      	sub	sp, #32
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 800714c:	2300      	movs	r3, #0
 800714e:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007158:	d004      	beq.n	8007164 <HAL_I2S_DMAStop+0x20>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	2b00      	cmp	r3, #0
 8007160:	f040 80d1 	bne.w	8007306 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00f      	beq.n	800718c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007170:	4618      	mov	r0, r3
 8007172:	f7fe fedd 	bl	8005f30 <HAL_DMA_Abort>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d007      	beq.n	800718c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007180:	f043 0208 	orr.w	r2, r3, #8
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800718c:	2364      	movs	r3, #100	; 0x64
 800718e:	2201      	movs	r2, #1
 8007190:	2102      	movs	r1, #2
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 fafa 	bl	800778c <I2S_WaitFlagStateUntilTimeout>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00b      	beq.n	80071b6 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071a2:	f043 0201 	orr.w	r2, r3, #1
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80071b6:	2364      	movs	r3, #100	; 0x64
 80071b8:	2200      	movs	r2, #0
 80071ba:	2180      	movs	r1, #128	; 0x80
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fae5 	bl	800778c <I2S_WaitFlagStateUntilTimeout>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00b      	beq.n	80071e0 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071cc:	f043 0201 	orr.w	r2, r3, #1
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	69da      	ldr	r2, [r3, #28]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071ee:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80071f0:	2300      	movs	r3, #0
 80071f2:	617b      	str	r3, [r7, #20]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	617b      	str	r3, [r7, #20]
 80071fc:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	685a      	ldr	r2, [r3, #4]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f022 0202 	bic.w	r2, r2, #2
 800720c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2b05      	cmp	r3, #5
 8007218:	f040 8165 	bne.w	80074e6 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00f      	beq.n	8007244 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007228:	4618      	mov	r0, r3
 800722a:	f7fe fe81 	bl	8005f30 <HAL_DMA_Abort>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d007      	beq.n	8007244 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007238:	f043 0208 	orr.w	r2, r3, #8
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a8a      	ldr	r2, [pc, #552]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d101      	bne.n	8007252 <HAL_I2S_DMAStop+0x10e>
 800724e:	4b8a      	ldr	r3, [pc, #552]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 8007250:	e001      	b.n	8007256 <HAL_I2S_DMAStop+0x112>
 8007252:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007256:	69da      	ldr	r2, [r3, #28]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4985      	ldr	r1, [pc, #532]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 800725e:	428b      	cmp	r3, r1
 8007260:	d101      	bne.n	8007266 <HAL_I2S_DMAStop+0x122>
 8007262:	4b85      	ldr	r3, [pc, #532]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 8007264:	e001      	b.n	800726a <HAL_I2S_DMAStop+0x126>
 8007266:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800726a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800726e:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8007270:	2300      	movs	r3, #0
 8007272:	613b      	str	r3, [r7, #16]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a7e      	ldr	r2, [pc, #504]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d101      	bne.n	8007282 <HAL_I2S_DMAStop+0x13e>
 800727e:	4b7e      	ldr	r3, [pc, #504]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 8007280:	e001      	b.n	8007286 <HAL_I2S_DMAStop+0x142>
 8007282:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	613b      	str	r3, [r7, #16]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a79      	ldr	r2, [pc, #484]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d101      	bne.n	8007298 <HAL_I2S_DMAStop+0x154>
 8007294:	4b78      	ldr	r3, [pc, #480]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 8007296:	e001      	b.n	800729c <HAL_I2S_DMAStop+0x158>
 8007298:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	613b      	str	r3, [r7, #16]
 80072a0:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a73      	ldr	r2, [pc, #460]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d101      	bne.n	80072b0 <HAL_I2S_DMAStop+0x16c>
 80072ac:	4b72      	ldr	r3, [pc, #456]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 80072ae:	e001      	b.n	80072b4 <HAL_I2S_DMAStop+0x170>
 80072b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80072b4:	685a      	ldr	r2, [r3, #4]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	496e      	ldr	r1, [pc, #440]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 80072bc:	428b      	cmp	r3, r1
 80072be:	d101      	bne.n	80072c4 <HAL_I2S_DMAStop+0x180>
 80072c0:	4b6d      	ldr	r3, [pc, #436]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 80072c2:	e001      	b.n	80072c8 <HAL_I2S_DMAStop+0x184>
 80072c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80072c8:	f022 0201 	bic.w	r2, r2, #1
 80072cc:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d10c      	bne.n	80072f0 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80072ee:	e0fa      	b.n	80074e6 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a5f      	ldr	r2, [pc, #380]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d101      	bne.n	80072fe <HAL_I2S_DMAStop+0x1ba>
 80072fa:	4b5f      	ldr	r3, [pc, #380]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 80072fc:	e001      	b.n	8007302 <HAL_I2S_DMAStop+0x1be>
 80072fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007302:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8007304:	e0ef      	b.n	80074e6 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800730e:	d005      	beq.n	800731c <HAL_I2S_DMAStop+0x1d8>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007318:	f040 80e5 	bne.w	80074e6 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00f      	beq.n	8007344 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007328:	4618      	mov	r0, r3
 800732a:	f7fe fe01 	bl	8005f30 <HAL_DMA_Abort>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d007      	beq.n	8007344 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007338:	f043 0208 	orr.w	r2, r3, #8
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800734a:	b2db      	uxtb	r3, r3
 800734c:	2b05      	cmp	r3, #5
 800734e:	f040 809a 	bne.w	8007486 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00f      	beq.n	800737a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800735e:	4618      	mov	r0, r3
 8007360:	f7fe fde6 	bl	8005f30 <HAL_DMA_Abort>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d007      	beq.n	800737a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800736e:	f043 0208 	orr.w	r2, r3, #8
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800737a:	f7fe fb1b 	bl	80059b4 <HAL_GetTick>
 800737e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8007380:	e012      	b.n	80073a8 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8007382:	f7fe fb17 	bl	80059b4 <HAL_GetTick>
 8007386:	4602      	mov	r2, r0
 8007388:	69bb      	ldr	r3, [r7, #24]
 800738a:	1ad3      	subs	r3, r2, r3
 800738c:	2b64      	cmp	r3, #100	; 0x64
 800738e:	d90b      	bls.n	80073a8 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007394:	f043 0201 	orr.w	r2, r3, #1
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a31      	ldr	r2, [pc, #196]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d101      	bne.n	80073b6 <HAL_I2S_DMAStop+0x272>
 80073b2:	4b31      	ldr	r3, [pc, #196]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 80073b4:	e001      	b.n	80073ba <HAL_I2S_DMAStop+0x276>
 80073b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	f003 0302 	and.w	r3, r3, #2
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d1de      	bne.n	8007382 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80073c4:	e012      	b.n	80073ec <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80073c6:	f7fe faf5 	bl	80059b4 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	2b64      	cmp	r3, #100	; 0x64
 80073d2:	d90b      	bls.n	80073ec <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073d8:	f043 0201 	orr.w	r2, r3, #1
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a20      	ldr	r2, [pc, #128]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d101      	bne.n	80073fa <HAL_I2S_DMAStop+0x2b6>
 80073f6:	4b20      	ldr	r3, [pc, #128]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 80073f8:	e001      	b.n	80073fe <HAL_I2S_DMAStop+0x2ba>
 80073fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007404:	2b80      	cmp	r3, #128	; 0x80
 8007406:	d0de      	beq.n	80073c6 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a19      	ldr	r2, [pc, #100]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d101      	bne.n	8007416 <HAL_I2S_DMAStop+0x2d2>
 8007412:	4b19      	ldr	r3, [pc, #100]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 8007414:	e001      	b.n	800741a <HAL_I2S_DMAStop+0x2d6>
 8007416:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800741a:	69da      	ldr	r2, [r3, #28]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4914      	ldr	r1, [pc, #80]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 8007422:	428b      	cmp	r3, r1
 8007424:	d101      	bne.n	800742a <HAL_I2S_DMAStop+0x2e6>
 8007426:	4b14      	ldr	r3, [pc, #80]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 8007428:	e001      	b.n	800742e <HAL_I2S_DMAStop+0x2ea>
 800742a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800742e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007432:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8007434:	2300      	movs	r3, #0
 8007436:	60fb      	str	r3, [r7, #12]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a0d      	ldr	r2, [pc, #52]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d101      	bne.n	8007446 <HAL_I2S_DMAStop+0x302>
 8007442:	4b0d      	ldr	r3, [pc, #52]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 8007444:	e001      	b.n	800744a <HAL_I2S_DMAStop+0x306>
 8007446:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	60fb      	str	r3, [r7, #12]
 800744e:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a07      	ldr	r2, [pc, #28]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d101      	bne.n	800745e <HAL_I2S_DMAStop+0x31a>
 800745a:	4b07      	ldr	r3, [pc, #28]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 800745c:	e001      	b.n	8007462 <HAL_I2S_DMAStop+0x31e>
 800745e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007462:	685a      	ldr	r2, [r3, #4]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4902      	ldr	r1, [pc, #8]	; (8007474 <HAL_I2S_DMAStop+0x330>)
 800746a:	428b      	cmp	r3, r1
 800746c:	d106      	bne.n	800747c <HAL_I2S_DMAStop+0x338>
 800746e:	4b02      	ldr	r3, [pc, #8]	; (8007478 <HAL_I2S_DMAStop+0x334>)
 8007470:	e006      	b.n	8007480 <HAL_I2S_DMAStop+0x33c>
 8007472:	bf00      	nop
 8007474:	40003800 	.word	0x40003800
 8007478:	40003400 	.word	0x40003400
 800747c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007480:	f022 0202 	bic.w	r2, r2, #2
 8007484:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	69da      	ldr	r2, [r3, #28]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007494:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007496:	2300      	movs	r3, #0
 8007498:	60bb      	str	r3, [r7, #8]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	60bb      	str	r3, [r7, #8]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	60bb      	str	r3, [r7, #8]
 80074aa:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	685a      	ldr	r2, [r3, #4]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f022 0201 	bic.w	r2, r2, #1
 80074ba:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074c4:	d10c      	bne.n	80074e0 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2201      	movs	r2, #1
 80074d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	77fb      	strb	r3, [r7, #31]
 80074de:	e002      	b.n	80074e6 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 80074ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3720      	adds	r7, #32
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007506:	b2db      	uxtb	r3, r3
}
 8007508:	4618      	mov	r0, r3
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007520:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	69db      	ldr	r3, [r3, #28]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d10e      	bne.n	8007548 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	685a      	ldr	r2, [r3, #4]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f022 0201 	bic.w	r2, r2, #1
 8007538:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8007548:	68f8      	ldr	r0, [r7, #12]
 800754a:	f7fb fa17 	bl	800297c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800754e:	bf00      	nop
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007556:	b580      	push	{r7, lr}
 8007558:	b084      	sub	sp, #16
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007562:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f7fb fa13 	bl	8002990 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800756a:	bf00      	nop
 800756c:	3710      	adds	r7, #16
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8007572:	b580      	push	{r7, lr}
 8007574:	b084      	sub	sp, #16
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800757e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	685a      	ldr	r2, [r3, #4]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f022 0203 	bic.w	r2, r2, #3
 800758e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2200      	movs	r2, #0
 8007594:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075a8:	f043 0208 	orr.w	r2, r3, #8
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f7fb fba5 	bl	8002d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80075b6:	bf00      	nop
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}

080075be <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80075be:	b580      	push	{r7, lr}
 80075c0:	b082      	sub	sp, #8
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ca:	881a      	ldrh	r2, [r3, #0]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d6:	1c9a      	adds	r2, r3, #2
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	3b01      	subs	r3, #1
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10e      	bne.n	8007612 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	685a      	ldr	r2, [r3, #4]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007602:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f7fb f8e7 	bl	80027e0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007612:	bf00      	nop
 8007614:	3708      	adds	r7, #8
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}

0800761a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b082      	sub	sp, #8
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	68da      	ldr	r2, [r3, #12]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800762c:	b292      	uxth	r2, r2
 800762e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007634:	1c9a      	adds	r2, r3, #2
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800763e:	b29b      	uxth	r3, r3
 8007640:	3b01      	subs	r3, #1
 8007642:	b29a      	uxth	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800764c:	b29b      	uxth	r3, r3
 800764e:	2b00      	cmp	r3, #0
 8007650:	d10e      	bne.n	8007670 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007660:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2201      	movs	r2, #1
 8007666:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f7fb f986 	bl	800297c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007670:	bf00      	nop
 8007672:	3708      	adds	r7, #8
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}

08007678 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b086      	sub	sp, #24
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800768e:	b2db      	uxtb	r3, r3
 8007690:	2b04      	cmp	r3, #4
 8007692:	d13a      	bne.n	800770a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	f003 0301 	and.w	r3, r3, #1
 800769a:	2b01      	cmp	r3, #1
 800769c:	d109      	bne.n	80076b2 <I2S_IRQHandler+0x3a>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076a8:	2b40      	cmp	r3, #64	; 0x40
 80076aa:	d102      	bne.n	80076b2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f7ff ffb4 	bl	800761a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076b8:	2b40      	cmp	r3, #64	; 0x40
 80076ba:	d126      	bne.n	800770a <I2S_IRQHandler+0x92>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	f003 0320 	and.w	r3, r3, #32
 80076c6:	2b20      	cmp	r3, #32
 80076c8:	d11f      	bne.n	800770a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	685a      	ldr	r2, [r3, #4]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80076d8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80076da:	2300      	movs	r3, #0
 80076dc:	613b      	str	r3, [r7, #16]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	613b      	str	r3, [r7, #16]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	613b      	str	r3, [r7, #16]
 80076ee:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076fc:	f043 0202 	orr.w	r2, r3, #2
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f7fb fafb 	bl	8002d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b03      	cmp	r3, #3
 8007714:	d136      	bne.n	8007784 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	2b02      	cmp	r3, #2
 800771e:	d109      	bne.n	8007734 <I2S_IRQHandler+0xbc>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800772a:	2b80      	cmp	r3, #128	; 0x80
 800772c:	d102      	bne.n	8007734 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f7ff ff45 	bl	80075be <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	f003 0308 	and.w	r3, r3, #8
 800773a:	2b08      	cmp	r3, #8
 800773c:	d122      	bne.n	8007784 <I2S_IRQHandler+0x10c>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	f003 0320 	and.w	r3, r3, #32
 8007748:	2b20      	cmp	r3, #32
 800774a:	d11b      	bne.n	8007784 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	685a      	ldr	r2, [r3, #4]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800775a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800775c:	2300      	movs	r3, #0
 800775e:	60fb      	str	r3, [r7, #12]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	60fb      	str	r3, [r7, #12]
 8007768:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007776:	f043 0204 	orr.w	r2, r3, #4
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f7fb fabe 	bl	8002d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007784:	bf00      	nop
 8007786:	3718      	adds	r7, #24
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b086      	sub	sp, #24
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	603b      	str	r3, [r7, #0]
 8007798:	4613      	mov	r3, r2
 800779a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800779c:	f7fe f90a 	bl	80059b4 <HAL_GetTick>
 80077a0:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80077a2:	e018      	b.n	80077d6 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077aa:	d014      	beq.n	80077d6 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80077ac:	f7fe f902 	bl	80059b4 <HAL_GetTick>
 80077b0:	4602      	mov	r2, r0
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	1ad3      	subs	r3, r2, r3
 80077b6:	683a      	ldr	r2, [r7, #0]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d902      	bls.n	80077c2 <I2S_WaitFlagStateUntilTimeout+0x36>
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d109      	bne.n	80077d6 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2201      	movs	r2, #1
 80077c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80077d2:	2303      	movs	r3, #3
 80077d4:	e00f      	b.n	80077f6 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	689a      	ldr	r2, [r3, #8]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	4013      	ands	r3, r2
 80077e0:	68ba      	ldr	r2, [r7, #8]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	bf0c      	ite	eq
 80077e6:	2301      	moveq	r3, #1
 80077e8:	2300      	movne	r3, #0
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	461a      	mov	r2, r3
 80077ee:	79fb      	ldrb	r3, [r7, #7]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d1d7      	bne.n	80077a4 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3718      	adds	r7, #24
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
	...

08007800 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b088      	sub	sp, #32
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4aa2      	ldr	r2, [pc, #648]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d101      	bne.n	800781e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800781a:	4ba2      	ldr	r3, [pc, #648]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800781c:	e001      	b.n	8007822 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800781e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a9b      	ldr	r2, [pc, #620]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d101      	bne.n	800783c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8007838:	4b9a      	ldr	r3, [pc, #616]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800783a:	e001      	b.n	8007840 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800783c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800784c:	d004      	beq.n	8007858 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	f040 8099 	bne.w	800798a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	f003 0302 	and.w	r3, r3, #2
 800785e:	2b02      	cmp	r3, #2
 8007860:	d107      	bne.n	8007872 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007868:	2b00      	cmp	r3, #0
 800786a:	d002      	beq.n	8007872 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 f925 	bl	8007abc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	f003 0301 	and.w	r3, r3, #1
 8007878:	2b01      	cmp	r3, #1
 800787a:	d107      	bne.n	800788c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007882:	2b00      	cmp	r3, #0
 8007884:	d002      	beq.n	800788c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 f9c8 	bl	8007c1c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007892:	2b40      	cmp	r3, #64	; 0x40
 8007894:	d13a      	bne.n	800790c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	f003 0320 	and.w	r3, r3, #32
 800789c:	2b00      	cmp	r3, #0
 800789e:	d035      	beq.n	800790c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a7e      	ldr	r2, [pc, #504]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d101      	bne.n	80078ae <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80078aa:	4b7e      	ldr	r3, [pc, #504]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80078ac:	e001      	b.n	80078b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80078ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80078b2:	685a      	ldr	r2, [r3, #4]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4979      	ldr	r1, [pc, #484]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80078ba:	428b      	cmp	r3, r1
 80078bc:	d101      	bne.n	80078c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80078be:	4b79      	ldr	r3, [pc, #484]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80078c0:	e001      	b.n	80078c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80078c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80078c6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80078ca:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	685a      	ldr	r2, [r3, #4]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80078da:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80078dc:	2300      	movs	r3, #0
 80078de:	60fb      	str	r3, [r7, #12]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	60fb      	str	r3, [r7, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078fe:	f043 0202 	orr.w	r2, r3, #2
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f7fb f9fa 	bl	8002d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	f003 0308 	and.w	r3, r3, #8
 8007912:	2b08      	cmp	r3, #8
 8007914:	f040 80be 	bne.w	8007a94 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	f003 0320 	and.w	r3, r3, #32
 800791e:	2b00      	cmp	r3, #0
 8007920:	f000 80b8 	beq.w	8007a94 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	685a      	ldr	r2, [r3, #4]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007932:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a59      	ldr	r2, [pc, #356]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d101      	bne.n	8007942 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800793e:	4b59      	ldr	r3, [pc, #356]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007940:	e001      	b.n	8007946 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8007942:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4954      	ldr	r1, [pc, #336]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800794e:	428b      	cmp	r3, r1
 8007950:	d101      	bne.n	8007956 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8007952:	4b54      	ldr	r3, [pc, #336]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007954:	e001      	b.n	800795a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8007956:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800795a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800795e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007960:	2300      	movs	r3, #0
 8007962:	60bb      	str	r3, [r7, #8]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	60bb      	str	r3, [r7, #8]
 800796c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800797a:	f043 0204 	orr.w	r2, r3, #4
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7fb f9bc 	bl	8002d00 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007988:	e084      	b.n	8007a94 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	f003 0302 	and.w	r3, r3, #2
 8007990:	2b02      	cmp	r3, #2
 8007992:	d107      	bne.n	80079a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800799a:	2b00      	cmp	r3, #0
 800799c:	d002      	beq.n	80079a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 f8be 	bl	8007b20 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d107      	bne.n	80079be <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d002      	beq.n	80079be <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 f8fd 	bl	8007bb8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c4:	2b40      	cmp	r3, #64	; 0x40
 80079c6:	d12f      	bne.n	8007a28 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f003 0320 	and.w	r3, r3, #32
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d02a      	beq.n	8007a28 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	685a      	ldr	r2, [r3, #4]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80079e0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a2e      	ldr	r2, [pc, #184]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d101      	bne.n	80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80079ec:	4b2d      	ldr	r3, [pc, #180]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80079ee:	e001      	b.n	80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80079f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079f4:	685a      	ldr	r2, [r3, #4]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4929      	ldr	r1, [pc, #164]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80079fc:	428b      	cmp	r3, r1
 80079fe:	d101      	bne.n	8007a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007a00:	4b28      	ldr	r3, [pc, #160]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007a02:	e001      	b.n	8007a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007a04:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a0c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2201      	movs	r2, #1
 8007a12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a1a:	f043 0202 	orr.w	r2, r3, #2
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f7fb f96c 	bl	8002d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	f003 0308 	and.w	r3, r3, #8
 8007a2e:	2b08      	cmp	r3, #8
 8007a30:	d131      	bne.n	8007a96 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	f003 0320 	and.w	r3, r3, #32
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d02c      	beq.n	8007a96 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a17      	ldr	r2, [pc, #92]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d101      	bne.n	8007a4a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8007a46:	4b17      	ldr	r3, [pc, #92]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007a48:	e001      	b.n	8007a4e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8007a4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a4e:	685a      	ldr	r2, [r3, #4]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4912      	ldr	r1, [pc, #72]	; (8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007a56:	428b      	cmp	r3, r1
 8007a58:	d101      	bne.n	8007a5e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8007a5a:	4b12      	ldr	r3, [pc, #72]	; (8007aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007a5c:	e001      	b.n	8007a62 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8007a5e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a62:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a66:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685a      	ldr	r2, [r3, #4]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a76:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a84:	f043 0204 	orr.w	r2, r3, #4
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f7fb f937 	bl	8002d00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007a92:	e000      	b.n	8007a96 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007a94:	bf00      	nop
}
 8007a96:	bf00      	nop
 8007a98:	3720      	adds	r7, #32
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	40003800 	.word	0x40003800
 8007aa4:	40003400 	.word	0x40003400

08007aa8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b082      	sub	sp, #8
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac8:	1c99      	adds	r1, r3, #2
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	6251      	str	r1, [r2, #36]	; 0x24
 8007ace:	881a      	ldrh	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	3b01      	subs	r3, #1
 8007ade:	b29a      	uxth	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d113      	bne.n	8007b16 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	685a      	ldr	r2, [r3, #4]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007afc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d106      	bne.n	8007b16 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f7ff ffc9 	bl	8007aa8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007b16:	bf00      	nop
 8007b18:	3708      	adds	r7, #8
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
	...

08007b20 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b082      	sub	sp, #8
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2c:	1c99      	adds	r1, r3, #2
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	6251      	str	r1, [r2, #36]	; 0x24
 8007b32:	8819      	ldrh	r1, [r3, #0]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a1d      	ldr	r2, [pc, #116]	; (8007bb0 <I2SEx_TxISR_I2SExt+0x90>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d101      	bne.n	8007b42 <I2SEx_TxISR_I2SExt+0x22>
 8007b3e:	4b1d      	ldr	r3, [pc, #116]	; (8007bb4 <I2SEx_TxISR_I2SExt+0x94>)
 8007b40:	e001      	b.n	8007b46 <I2SEx_TxISR_I2SExt+0x26>
 8007b42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b46:	460a      	mov	r2, r1
 8007b48:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	3b01      	subs	r3, #1
 8007b52:	b29a      	uxth	r2, r3
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d121      	bne.n	8007ba6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a12      	ldr	r2, [pc, #72]	; (8007bb0 <I2SEx_TxISR_I2SExt+0x90>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d101      	bne.n	8007b70 <I2SEx_TxISR_I2SExt+0x50>
 8007b6c:	4b11      	ldr	r3, [pc, #68]	; (8007bb4 <I2SEx_TxISR_I2SExt+0x94>)
 8007b6e:	e001      	b.n	8007b74 <I2SEx_TxISR_I2SExt+0x54>
 8007b70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b74:	685a      	ldr	r2, [r3, #4]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	490d      	ldr	r1, [pc, #52]	; (8007bb0 <I2SEx_TxISR_I2SExt+0x90>)
 8007b7c:	428b      	cmp	r3, r1
 8007b7e:	d101      	bne.n	8007b84 <I2SEx_TxISR_I2SExt+0x64>
 8007b80:	4b0c      	ldr	r3, [pc, #48]	; (8007bb4 <I2SEx_TxISR_I2SExt+0x94>)
 8007b82:	e001      	b.n	8007b88 <I2SEx_TxISR_I2SExt+0x68>
 8007b84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b8c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d106      	bne.n	8007ba6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f7ff ff81 	bl	8007aa8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007ba6:	bf00      	nop
 8007ba8:	3708      	adds	r7, #8
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	40003800 	.word	0x40003800
 8007bb4:	40003400 	.word	0x40003400

08007bb8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b082      	sub	sp, #8
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	68d8      	ldr	r0, [r3, #12]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bca:	1c99      	adds	r1, r3, #2
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007bd0:	b282      	uxth	r2, r0
 8007bd2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	3b01      	subs	r3, #1
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d113      	bne.n	8007c14 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	685a      	ldr	r2, [r3, #4]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007bfa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d106      	bne.n	8007c14 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f7ff ff4a 	bl	8007aa8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007c14:	bf00      	nop
 8007c16:	3708      	adds	r7, #8
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a20      	ldr	r2, [pc, #128]	; (8007cac <I2SEx_RxISR_I2SExt+0x90>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d101      	bne.n	8007c32 <I2SEx_RxISR_I2SExt+0x16>
 8007c2e:	4b20      	ldr	r3, [pc, #128]	; (8007cb0 <I2SEx_RxISR_I2SExt+0x94>)
 8007c30:	e001      	b.n	8007c36 <I2SEx_RxISR_I2SExt+0x1a>
 8007c32:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c36:	68d8      	ldr	r0, [r3, #12]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c3c:	1c99      	adds	r1, r3, #2
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007c42:	b282      	uxth	r2, r0
 8007c44:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	b29a      	uxth	r2, r3
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d121      	bne.n	8007ca2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a12      	ldr	r2, [pc, #72]	; (8007cac <I2SEx_RxISR_I2SExt+0x90>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d101      	bne.n	8007c6c <I2SEx_RxISR_I2SExt+0x50>
 8007c68:	4b11      	ldr	r3, [pc, #68]	; (8007cb0 <I2SEx_RxISR_I2SExt+0x94>)
 8007c6a:	e001      	b.n	8007c70 <I2SEx_RxISR_I2SExt+0x54>
 8007c6c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c70:	685a      	ldr	r2, [r3, #4]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	490d      	ldr	r1, [pc, #52]	; (8007cac <I2SEx_RxISR_I2SExt+0x90>)
 8007c78:	428b      	cmp	r3, r1
 8007c7a:	d101      	bne.n	8007c80 <I2SEx_RxISR_I2SExt+0x64>
 8007c7c:	4b0c      	ldr	r3, [pc, #48]	; (8007cb0 <I2SEx_RxISR_I2SExt+0x94>)
 8007c7e:	e001      	b.n	8007c84 <I2SEx_RxISR_I2SExt+0x68>
 8007c80:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c84:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c88:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d106      	bne.n	8007ca2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f7ff ff03 	bl	8007aa8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007ca2:	bf00      	nop
 8007ca4:	3708      	adds	r7, #8
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	40003800 	.word	0x40003800
 8007cb0:	40003400 	.word	0x40003400

08007cb4 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007cc0:	4b09      	ldr	r3, [pc, #36]	; (8007ce8 <HAL_PWR_EnterSLEEPMode+0x34>)
 8007cc2:	691b      	ldr	r3, [r3, #16]
 8007cc4:	4a08      	ldr	r2, [pc, #32]	; (8007ce8 <HAL_PWR_EnterSLEEPMode+0x34>)
 8007cc6:	f023 0304 	bic.w	r3, r3, #4
 8007cca:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8007ccc:	78fb      	ldrb	r3, [r7, #3]
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d101      	bne.n	8007cd6 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8007cd2:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8007cd4:	e002      	b.n	8007cdc <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8007cd6:	bf40      	sev
    __WFE();
 8007cd8:	bf20      	wfe
    __WFE();
 8007cda:	bf20      	wfe
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr
 8007ce8:	e000ed00 	.word	0xe000ed00

08007cec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b086      	sub	sp, #24
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d101      	bne.n	8007cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e264      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d075      	beq.n	8007df6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007d0a:	4ba3      	ldr	r3, [pc, #652]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	f003 030c 	and.w	r3, r3, #12
 8007d12:	2b04      	cmp	r3, #4
 8007d14:	d00c      	beq.n	8007d30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d16:	4ba0      	ldr	r3, [pc, #640]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007d1e:	2b08      	cmp	r3, #8
 8007d20:	d112      	bne.n	8007d48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d22:	4b9d      	ldr	r3, [pc, #628]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d2e:	d10b      	bne.n	8007d48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d30:	4b99      	ldr	r3, [pc, #612]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d05b      	beq.n	8007df4 <HAL_RCC_OscConfig+0x108>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d157      	bne.n	8007df4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e23f      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d50:	d106      	bne.n	8007d60 <HAL_RCC_OscConfig+0x74>
 8007d52:	4b91      	ldr	r3, [pc, #580]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a90      	ldr	r2, [pc, #576]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d5c:	6013      	str	r3, [r2, #0]
 8007d5e:	e01d      	b.n	8007d9c <HAL_RCC_OscConfig+0xb0>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d68:	d10c      	bne.n	8007d84 <HAL_RCC_OscConfig+0x98>
 8007d6a:	4b8b      	ldr	r3, [pc, #556]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a8a      	ldr	r2, [pc, #552]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d74:	6013      	str	r3, [r2, #0]
 8007d76:	4b88      	ldr	r3, [pc, #544]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a87      	ldr	r2, [pc, #540]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d80:	6013      	str	r3, [r2, #0]
 8007d82:	e00b      	b.n	8007d9c <HAL_RCC_OscConfig+0xb0>
 8007d84:	4b84      	ldr	r3, [pc, #528]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a83      	ldr	r2, [pc, #524]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d8e:	6013      	str	r3, [r2, #0]
 8007d90:	4b81      	ldr	r3, [pc, #516]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a80      	ldr	r2, [pc, #512]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007d96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d013      	beq.n	8007dcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007da4:	f7fd fe06 	bl	80059b4 <HAL_GetTick>
 8007da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007daa:	e008      	b.n	8007dbe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007dac:	f7fd fe02 	bl	80059b4 <HAL_GetTick>
 8007db0:	4602      	mov	r2, r0
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	2b64      	cmp	r3, #100	; 0x64
 8007db8:	d901      	bls.n	8007dbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007dba:	2303      	movs	r3, #3
 8007dbc:	e204      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dbe:	4b76      	ldr	r3, [pc, #472]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d0f0      	beq.n	8007dac <HAL_RCC_OscConfig+0xc0>
 8007dca:	e014      	b.n	8007df6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dcc:	f7fd fdf2 	bl	80059b4 <HAL_GetTick>
 8007dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dd2:	e008      	b.n	8007de6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007dd4:	f7fd fdee 	bl	80059b4 <HAL_GetTick>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	1ad3      	subs	r3, r2, r3
 8007dde:	2b64      	cmp	r3, #100	; 0x64
 8007de0:	d901      	bls.n	8007de6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007de2:	2303      	movs	r3, #3
 8007de4:	e1f0      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007de6:	4b6c      	ldr	r3, [pc, #432]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1f0      	bne.n	8007dd4 <HAL_RCC_OscConfig+0xe8>
 8007df2:	e000      	b.n	8007df6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 0302 	and.w	r3, r3, #2
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d063      	beq.n	8007eca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007e02:	4b65      	ldr	r3, [pc, #404]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f003 030c 	and.w	r3, r3, #12
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00b      	beq.n	8007e26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e0e:	4b62      	ldr	r3, [pc, #392]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007e16:	2b08      	cmp	r3, #8
 8007e18:	d11c      	bne.n	8007e54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e1a:	4b5f      	ldr	r3, [pc, #380]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d116      	bne.n	8007e54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e26:	4b5c      	ldr	r3, [pc, #368]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 0302 	and.w	r3, r3, #2
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d005      	beq.n	8007e3e <HAL_RCC_OscConfig+0x152>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	68db      	ldr	r3, [r3, #12]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d001      	beq.n	8007e3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e1c4      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e3e:	4b56      	ldr	r3, [pc, #344]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	00db      	lsls	r3, r3, #3
 8007e4c:	4952      	ldr	r1, [pc, #328]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e52:	e03a      	b.n	8007eca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d020      	beq.n	8007e9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e5c:	4b4f      	ldr	r3, [pc, #316]	; (8007f9c <HAL_RCC_OscConfig+0x2b0>)
 8007e5e:	2201      	movs	r2, #1
 8007e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e62:	f7fd fda7 	bl	80059b4 <HAL_GetTick>
 8007e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e68:	e008      	b.n	8007e7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e6a:	f7fd fda3 	bl	80059b4 <HAL_GetTick>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	2b02      	cmp	r3, #2
 8007e76:	d901      	bls.n	8007e7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	e1a5      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e7c:	4b46      	ldr	r3, [pc, #280]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f003 0302 	and.w	r3, r3, #2
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d0f0      	beq.n	8007e6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e88:	4b43      	ldr	r3, [pc, #268]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	00db      	lsls	r3, r3, #3
 8007e96:	4940      	ldr	r1, [pc, #256]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	600b      	str	r3, [r1, #0]
 8007e9c:	e015      	b.n	8007eca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e9e:	4b3f      	ldr	r3, [pc, #252]	; (8007f9c <HAL_RCC_OscConfig+0x2b0>)
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ea4:	f7fd fd86 	bl	80059b4 <HAL_GetTick>
 8007ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007eaa:	e008      	b.n	8007ebe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007eac:	f7fd fd82 	bl	80059b4 <HAL_GetTick>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	1ad3      	subs	r3, r2, r3
 8007eb6:	2b02      	cmp	r3, #2
 8007eb8:	d901      	bls.n	8007ebe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e184      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ebe:	4b36      	ldr	r3, [pc, #216]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f003 0302 	and.w	r3, r3, #2
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1f0      	bne.n	8007eac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f003 0308 	and.w	r3, r3, #8
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d030      	beq.n	8007f38 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	695b      	ldr	r3, [r3, #20]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d016      	beq.n	8007f0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ede:	4b30      	ldr	r3, [pc, #192]	; (8007fa0 <HAL_RCC_OscConfig+0x2b4>)
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ee4:	f7fd fd66 	bl	80059b4 <HAL_GetTick>
 8007ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007eea:	e008      	b.n	8007efe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007eec:	f7fd fd62 	bl	80059b4 <HAL_GetTick>
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	1ad3      	subs	r3, r2, r3
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d901      	bls.n	8007efe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007efa:	2303      	movs	r3, #3
 8007efc:	e164      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007efe:	4b26      	ldr	r3, [pc, #152]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f02:	f003 0302 	and.w	r3, r3, #2
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d0f0      	beq.n	8007eec <HAL_RCC_OscConfig+0x200>
 8007f0a:	e015      	b.n	8007f38 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f0c:	4b24      	ldr	r3, [pc, #144]	; (8007fa0 <HAL_RCC_OscConfig+0x2b4>)
 8007f0e:	2200      	movs	r2, #0
 8007f10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f12:	f7fd fd4f 	bl	80059b4 <HAL_GetTick>
 8007f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f18:	e008      	b.n	8007f2c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007f1a:	f7fd fd4b 	bl	80059b4 <HAL_GetTick>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	1ad3      	subs	r3, r2, r3
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d901      	bls.n	8007f2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007f28:	2303      	movs	r3, #3
 8007f2a:	e14d      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f2c:	4b1a      	ldr	r3, [pc, #104]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007f2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f30:	f003 0302 	and.w	r3, r3, #2
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d1f0      	bne.n	8007f1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	f000 80a0 	beq.w	8008086 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f46:	2300      	movs	r3, #0
 8007f48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f4a:	4b13      	ldr	r3, [pc, #76]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d10f      	bne.n	8007f76 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f56:	2300      	movs	r3, #0
 8007f58:	60bb      	str	r3, [r7, #8]
 8007f5a:	4b0f      	ldr	r3, [pc, #60]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f5e:	4a0e      	ldr	r2, [pc, #56]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f64:	6413      	str	r3, [r2, #64]	; 0x40
 8007f66:	4b0c      	ldr	r3, [pc, #48]	; (8007f98 <HAL_RCC_OscConfig+0x2ac>)
 8007f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f6e:	60bb      	str	r3, [r7, #8]
 8007f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f72:	2301      	movs	r3, #1
 8007f74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f76:	4b0b      	ldr	r3, [pc, #44]	; (8007fa4 <HAL_RCC_OscConfig+0x2b8>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d121      	bne.n	8007fc6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f82:	4b08      	ldr	r3, [pc, #32]	; (8007fa4 <HAL_RCC_OscConfig+0x2b8>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a07      	ldr	r2, [pc, #28]	; (8007fa4 <HAL_RCC_OscConfig+0x2b8>)
 8007f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f8e:	f7fd fd11 	bl	80059b4 <HAL_GetTick>
 8007f92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f94:	e011      	b.n	8007fba <HAL_RCC_OscConfig+0x2ce>
 8007f96:	bf00      	nop
 8007f98:	40023800 	.word	0x40023800
 8007f9c:	42470000 	.word	0x42470000
 8007fa0:	42470e80 	.word	0x42470e80
 8007fa4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fa8:	f7fd fd04 	bl	80059b4 <HAL_GetTick>
 8007fac:	4602      	mov	r2, r0
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	1ad3      	subs	r3, r2, r3
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d901      	bls.n	8007fba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e106      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fba:	4b85      	ldr	r3, [pc, #532]	; (80081d0 <HAL_RCC_OscConfig+0x4e4>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d0f0      	beq.n	8007fa8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d106      	bne.n	8007fdc <HAL_RCC_OscConfig+0x2f0>
 8007fce:	4b81      	ldr	r3, [pc, #516]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8007fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd2:	4a80      	ldr	r2, [pc, #512]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8007fd4:	f043 0301 	orr.w	r3, r3, #1
 8007fd8:	6713      	str	r3, [r2, #112]	; 0x70
 8007fda:	e01c      	b.n	8008016 <HAL_RCC_OscConfig+0x32a>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	2b05      	cmp	r3, #5
 8007fe2:	d10c      	bne.n	8007ffe <HAL_RCC_OscConfig+0x312>
 8007fe4:	4b7b      	ldr	r3, [pc, #492]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8007fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fe8:	4a7a      	ldr	r2, [pc, #488]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8007fea:	f043 0304 	orr.w	r3, r3, #4
 8007fee:	6713      	str	r3, [r2, #112]	; 0x70
 8007ff0:	4b78      	ldr	r3, [pc, #480]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8007ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ff4:	4a77      	ldr	r2, [pc, #476]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8007ff6:	f043 0301 	orr.w	r3, r3, #1
 8007ffa:	6713      	str	r3, [r2, #112]	; 0x70
 8007ffc:	e00b      	b.n	8008016 <HAL_RCC_OscConfig+0x32a>
 8007ffe:	4b75      	ldr	r3, [pc, #468]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8008000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008002:	4a74      	ldr	r2, [pc, #464]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8008004:	f023 0301 	bic.w	r3, r3, #1
 8008008:	6713      	str	r3, [r2, #112]	; 0x70
 800800a:	4b72      	ldr	r3, [pc, #456]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 800800c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800800e:	4a71      	ldr	r2, [pc, #452]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8008010:	f023 0304 	bic.w	r3, r3, #4
 8008014:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d015      	beq.n	800804a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800801e:	f7fd fcc9 	bl	80059b4 <HAL_GetTick>
 8008022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008024:	e00a      	b.n	800803c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008026:	f7fd fcc5 	bl	80059b4 <HAL_GetTick>
 800802a:	4602      	mov	r2, r0
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	f241 3288 	movw	r2, #5000	; 0x1388
 8008034:	4293      	cmp	r3, r2
 8008036:	d901      	bls.n	800803c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e0c5      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800803c:	4b65      	ldr	r3, [pc, #404]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 800803e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008040:	f003 0302 	and.w	r3, r3, #2
 8008044:	2b00      	cmp	r3, #0
 8008046:	d0ee      	beq.n	8008026 <HAL_RCC_OscConfig+0x33a>
 8008048:	e014      	b.n	8008074 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800804a:	f7fd fcb3 	bl	80059b4 <HAL_GetTick>
 800804e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008050:	e00a      	b.n	8008068 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008052:	f7fd fcaf 	bl	80059b4 <HAL_GetTick>
 8008056:	4602      	mov	r2, r0
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008060:	4293      	cmp	r3, r2
 8008062:	d901      	bls.n	8008068 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008064:	2303      	movs	r3, #3
 8008066:	e0af      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008068:	4b5a      	ldr	r3, [pc, #360]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 800806a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1ee      	bne.n	8008052 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008074:	7dfb      	ldrb	r3, [r7, #23]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d105      	bne.n	8008086 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800807a:	4b56      	ldr	r3, [pc, #344]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 800807c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807e:	4a55      	ldr	r2, [pc, #340]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8008080:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008084:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	2b00      	cmp	r3, #0
 800808c:	f000 809b 	beq.w	80081c6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008090:	4b50      	ldr	r3, [pc, #320]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8008092:	689b      	ldr	r3, [r3, #8]
 8008094:	f003 030c 	and.w	r3, r3, #12
 8008098:	2b08      	cmp	r3, #8
 800809a:	d05c      	beq.n	8008156 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	699b      	ldr	r3, [r3, #24]
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d141      	bne.n	8008128 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080a4:	4b4c      	ldr	r3, [pc, #304]	; (80081d8 <HAL_RCC_OscConfig+0x4ec>)
 80080a6:	2200      	movs	r2, #0
 80080a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080aa:	f7fd fc83 	bl	80059b4 <HAL_GetTick>
 80080ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080b0:	e008      	b.n	80080c4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080b2:	f7fd fc7f 	bl	80059b4 <HAL_GetTick>
 80080b6:	4602      	mov	r2, r0
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	1ad3      	subs	r3, r2, r3
 80080bc:	2b02      	cmp	r3, #2
 80080be:	d901      	bls.n	80080c4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80080c0:	2303      	movs	r3, #3
 80080c2:	e081      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080c4:	4b43      	ldr	r3, [pc, #268]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1f0      	bne.n	80080b2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	69da      	ldr	r2, [r3, #28]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a1b      	ldr	r3, [r3, #32]
 80080d8:	431a      	orrs	r2, r3
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080de:	019b      	lsls	r3, r3, #6
 80080e0:	431a      	orrs	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e6:	085b      	lsrs	r3, r3, #1
 80080e8:	3b01      	subs	r3, #1
 80080ea:	041b      	lsls	r3, r3, #16
 80080ec:	431a      	orrs	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f2:	061b      	lsls	r3, r3, #24
 80080f4:	4937      	ldr	r1, [pc, #220]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 80080f6:	4313      	orrs	r3, r2
 80080f8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80080fa:	4b37      	ldr	r3, [pc, #220]	; (80081d8 <HAL_RCC_OscConfig+0x4ec>)
 80080fc:	2201      	movs	r2, #1
 80080fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008100:	f7fd fc58 	bl	80059b4 <HAL_GetTick>
 8008104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008106:	e008      	b.n	800811a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008108:	f7fd fc54 	bl	80059b4 <HAL_GetTick>
 800810c:	4602      	mov	r2, r0
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	1ad3      	subs	r3, r2, r3
 8008112:	2b02      	cmp	r3, #2
 8008114:	d901      	bls.n	800811a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8008116:	2303      	movs	r3, #3
 8008118:	e056      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800811a:	4b2e      	ldr	r3, [pc, #184]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d0f0      	beq.n	8008108 <HAL_RCC_OscConfig+0x41c>
 8008126:	e04e      	b.n	80081c6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008128:	4b2b      	ldr	r3, [pc, #172]	; (80081d8 <HAL_RCC_OscConfig+0x4ec>)
 800812a:	2200      	movs	r2, #0
 800812c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800812e:	f7fd fc41 	bl	80059b4 <HAL_GetTick>
 8008132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008134:	e008      	b.n	8008148 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008136:	f7fd fc3d 	bl	80059b4 <HAL_GetTick>
 800813a:	4602      	mov	r2, r0
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	1ad3      	subs	r3, r2, r3
 8008140:	2b02      	cmp	r3, #2
 8008142:	d901      	bls.n	8008148 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008144:	2303      	movs	r3, #3
 8008146:	e03f      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008148:	4b22      	ldr	r3, [pc, #136]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008150:	2b00      	cmp	r3, #0
 8008152:	d1f0      	bne.n	8008136 <HAL_RCC_OscConfig+0x44a>
 8008154:	e037      	b.n	80081c6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	699b      	ldr	r3, [r3, #24]
 800815a:	2b01      	cmp	r3, #1
 800815c:	d101      	bne.n	8008162 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e032      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008162:	4b1c      	ldr	r3, [pc, #112]	; (80081d4 <HAL_RCC_OscConfig+0x4e8>)
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	699b      	ldr	r3, [r3, #24]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d028      	beq.n	80081c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800817a:	429a      	cmp	r2, r3
 800817c:	d121      	bne.n	80081c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008188:	429a      	cmp	r2, r3
 800818a:	d11a      	bne.n	80081c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800818c:	68fa      	ldr	r2, [r7, #12]
 800818e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008192:	4013      	ands	r3, r2
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008198:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800819a:	4293      	cmp	r3, r2
 800819c:	d111      	bne.n	80081c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a8:	085b      	lsrs	r3, r3, #1
 80081aa:	3b01      	subs	r3, #1
 80081ac:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d107      	bne.n	80081c2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081bc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80081be:	429a      	cmp	r2, r3
 80081c0:	d001      	beq.n	80081c6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e000      	b.n	80081c8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80081c6:	2300      	movs	r3, #0
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3718      	adds	r7, #24
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	40007000 	.word	0x40007000
 80081d4:	40023800 	.word	0x40023800
 80081d8:	42470060 	.word	0x42470060

080081dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b084      	sub	sp, #16
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d101      	bne.n	80081f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	e0cc      	b.n	800838a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80081f0:	4b68      	ldr	r3, [pc, #416]	; (8008394 <HAL_RCC_ClockConfig+0x1b8>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 0307 	and.w	r3, r3, #7
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d90c      	bls.n	8008218 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081fe:	4b65      	ldr	r3, [pc, #404]	; (8008394 <HAL_RCC_ClockConfig+0x1b8>)
 8008200:	683a      	ldr	r2, [r7, #0]
 8008202:	b2d2      	uxtb	r2, r2
 8008204:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008206:	4b63      	ldr	r3, [pc, #396]	; (8008394 <HAL_RCC_ClockConfig+0x1b8>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f003 0307 	and.w	r3, r3, #7
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	429a      	cmp	r2, r3
 8008212:	d001      	beq.n	8008218 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008214:	2301      	movs	r3, #1
 8008216:	e0b8      	b.n	800838a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f003 0302 	and.w	r3, r3, #2
 8008220:	2b00      	cmp	r3, #0
 8008222:	d020      	beq.n	8008266 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f003 0304 	and.w	r3, r3, #4
 800822c:	2b00      	cmp	r3, #0
 800822e:	d005      	beq.n	800823c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008230:	4b59      	ldr	r3, [pc, #356]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	4a58      	ldr	r2, [pc, #352]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 8008236:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800823a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f003 0308 	and.w	r3, r3, #8
 8008244:	2b00      	cmp	r3, #0
 8008246:	d005      	beq.n	8008254 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008248:	4b53      	ldr	r3, [pc, #332]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	4a52      	ldr	r2, [pc, #328]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 800824e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008252:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008254:	4b50      	ldr	r3, [pc, #320]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	494d      	ldr	r1, [pc, #308]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 8008262:	4313      	orrs	r3, r2
 8008264:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f003 0301 	and.w	r3, r3, #1
 800826e:	2b00      	cmp	r3, #0
 8008270:	d044      	beq.n	80082fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d107      	bne.n	800828a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800827a:	4b47      	ldr	r3, [pc, #284]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008282:	2b00      	cmp	r3, #0
 8008284:	d119      	bne.n	80082ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e07f      	b.n	800838a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	2b02      	cmp	r3, #2
 8008290:	d003      	beq.n	800829a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008296:	2b03      	cmp	r3, #3
 8008298:	d107      	bne.n	80082aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800829a:	4b3f      	ldr	r3, [pc, #252]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d109      	bne.n	80082ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e06f      	b.n	800838a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082aa:	4b3b      	ldr	r3, [pc, #236]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d101      	bne.n	80082ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	e067      	b.n	800838a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082ba:	4b37      	ldr	r3, [pc, #220]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f023 0203 	bic.w	r2, r3, #3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	4934      	ldr	r1, [pc, #208]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 80082c8:	4313      	orrs	r3, r2
 80082ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80082cc:	f7fd fb72 	bl	80059b4 <HAL_GetTick>
 80082d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082d2:	e00a      	b.n	80082ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082d4:	f7fd fb6e 	bl	80059b4 <HAL_GetTick>
 80082d8:	4602      	mov	r2, r0
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	f241 3288 	movw	r2, #5000	; 0x1388
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d901      	bls.n	80082ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e04f      	b.n	800838a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082ea:	4b2b      	ldr	r3, [pc, #172]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 80082ec:	689b      	ldr	r3, [r3, #8]
 80082ee:	f003 020c 	and.w	r2, r3, #12
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d1eb      	bne.n	80082d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80082fc:	4b25      	ldr	r3, [pc, #148]	; (8008394 <HAL_RCC_ClockConfig+0x1b8>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f003 0307 	and.w	r3, r3, #7
 8008304:	683a      	ldr	r2, [r7, #0]
 8008306:	429a      	cmp	r2, r3
 8008308:	d20c      	bcs.n	8008324 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800830a:	4b22      	ldr	r3, [pc, #136]	; (8008394 <HAL_RCC_ClockConfig+0x1b8>)
 800830c:	683a      	ldr	r2, [r7, #0]
 800830e:	b2d2      	uxtb	r2, r2
 8008310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008312:	4b20      	ldr	r3, [pc, #128]	; (8008394 <HAL_RCC_ClockConfig+0x1b8>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0307 	and.w	r3, r3, #7
 800831a:	683a      	ldr	r2, [r7, #0]
 800831c:	429a      	cmp	r2, r3
 800831e:	d001      	beq.n	8008324 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e032      	b.n	800838a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0304 	and.w	r3, r3, #4
 800832c:	2b00      	cmp	r3, #0
 800832e:	d008      	beq.n	8008342 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008330:	4b19      	ldr	r3, [pc, #100]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	4916      	ldr	r1, [pc, #88]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 800833e:	4313      	orrs	r3, r2
 8008340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 0308 	and.w	r3, r3, #8
 800834a:	2b00      	cmp	r3, #0
 800834c:	d009      	beq.n	8008362 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800834e:	4b12      	ldr	r3, [pc, #72]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	00db      	lsls	r3, r3, #3
 800835c:	490e      	ldr	r1, [pc, #56]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 800835e:	4313      	orrs	r3, r2
 8008360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008362:	f000 f821 	bl	80083a8 <HAL_RCC_GetSysClockFreq>
 8008366:	4602      	mov	r2, r0
 8008368:	4b0b      	ldr	r3, [pc, #44]	; (8008398 <HAL_RCC_ClockConfig+0x1bc>)
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	091b      	lsrs	r3, r3, #4
 800836e:	f003 030f 	and.w	r3, r3, #15
 8008372:	490a      	ldr	r1, [pc, #40]	; (800839c <HAL_RCC_ClockConfig+0x1c0>)
 8008374:	5ccb      	ldrb	r3, [r1, r3]
 8008376:	fa22 f303 	lsr.w	r3, r2, r3
 800837a:	4a09      	ldr	r2, [pc, #36]	; (80083a0 <HAL_RCC_ClockConfig+0x1c4>)
 800837c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800837e:	4b09      	ldr	r3, [pc, #36]	; (80083a4 <HAL_RCC_ClockConfig+0x1c8>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4618      	mov	r0, r3
 8008384:	f7fd fad2 	bl	800592c <HAL_InitTick>

  return HAL_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	40023c00 	.word	0x40023c00
 8008398:	40023800 	.word	0x40023800
 800839c:	080171a4 	.word	0x080171a4
 80083a0:	200004a0 	.word	0x200004a0
 80083a4:	200004b8 	.word	0x200004b8

080083a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80083ac:	b084      	sub	sp, #16
 80083ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80083b0:	2300      	movs	r3, #0
 80083b2:	607b      	str	r3, [r7, #4]
 80083b4:	2300      	movs	r3, #0
 80083b6:	60fb      	str	r3, [r7, #12]
 80083b8:	2300      	movs	r3, #0
 80083ba:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80083bc:	2300      	movs	r3, #0
 80083be:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80083c0:	4b67      	ldr	r3, [pc, #412]	; (8008560 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	f003 030c 	and.w	r3, r3, #12
 80083c8:	2b08      	cmp	r3, #8
 80083ca:	d00d      	beq.n	80083e8 <HAL_RCC_GetSysClockFreq+0x40>
 80083cc:	2b08      	cmp	r3, #8
 80083ce:	f200 80bd 	bhi.w	800854c <HAL_RCC_GetSysClockFreq+0x1a4>
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d002      	beq.n	80083dc <HAL_RCC_GetSysClockFreq+0x34>
 80083d6:	2b04      	cmp	r3, #4
 80083d8:	d003      	beq.n	80083e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80083da:	e0b7      	b.n	800854c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80083dc:	4b61      	ldr	r3, [pc, #388]	; (8008564 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80083de:	60bb      	str	r3, [r7, #8]
       break;
 80083e0:	e0b7      	b.n	8008552 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80083e2:	4b60      	ldr	r3, [pc, #384]	; (8008564 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80083e4:	60bb      	str	r3, [r7, #8]
      break;
 80083e6:	e0b4      	b.n	8008552 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80083e8:	4b5d      	ldr	r3, [pc, #372]	; (8008560 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80083f0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80083f2:	4b5b      	ldr	r3, [pc, #364]	; (8008560 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d04d      	beq.n	800849a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80083fe:	4b58      	ldr	r3, [pc, #352]	; (8008560 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	099b      	lsrs	r3, r3, #6
 8008404:	461a      	mov	r2, r3
 8008406:	f04f 0300 	mov.w	r3, #0
 800840a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800840e:	f04f 0100 	mov.w	r1, #0
 8008412:	ea02 0800 	and.w	r8, r2, r0
 8008416:	ea03 0901 	and.w	r9, r3, r1
 800841a:	4640      	mov	r0, r8
 800841c:	4649      	mov	r1, r9
 800841e:	f04f 0200 	mov.w	r2, #0
 8008422:	f04f 0300 	mov.w	r3, #0
 8008426:	014b      	lsls	r3, r1, #5
 8008428:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800842c:	0142      	lsls	r2, r0, #5
 800842e:	4610      	mov	r0, r2
 8008430:	4619      	mov	r1, r3
 8008432:	ebb0 0008 	subs.w	r0, r0, r8
 8008436:	eb61 0109 	sbc.w	r1, r1, r9
 800843a:	f04f 0200 	mov.w	r2, #0
 800843e:	f04f 0300 	mov.w	r3, #0
 8008442:	018b      	lsls	r3, r1, #6
 8008444:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008448:	0182      	lsls	r2, r0, #6
 800844a:	1a12      	subs	r2, r2, r0
 800844c:	eb63 0301 	sbc.w	r3, r3, r1
 8008450:	f04f 0000 	mov.w	r0, #0
 8008454:	f04f 0100 	mov.w	r1, #0
 8008458:	00d9      	lsls	r1, r3, #3
 800845a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800845e:	00d0      	lsls	r0, r2, #3
 8008460:	4602      	mov	r2, r0
 8008462:	460b      	mov	r3, r1
 8008464:	eb12 0208 	adds.w	r2, r2, r8
 8008468:	eb43 0309 	adc.w	r3, r3, r9
 800846c:	f04f 0000 	mov.w	r0, #0
 8008470:	f04f 0100 	mov.w	r1, #0
 8008474:	0299      	lsls	r1, r3, #10
 8008476:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800847a:	0290      	lsls	r0, r2, #10
 800847c:	4602      	mov	r2, r0
 800847e:	460b      	mov	r3, r1
 8008480:	4610      	mov	r0, r2
 8008482:	4619      	mov	r1, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	461a      	mov	r2, r3
 8008488:	f04f 0300 	mov.w	r3, #0
 800848c:	f7f8 fc0c 	bl	8000ca8 <__aeabi_uldivmod>
 8008490:	4602      	mov	r2, r0
 8008492:	460b      	mov	r3, r1
 8008494:	4613      	mov	r3, r2
 8008496:	60fb      	str	r3, [r7, #12]
 8008498:	e04a      	b.n	8008530 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800849a:	4b31      	ldr	r3, [pc, #196]	; (8008560 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	099b      	lsrs	r3, r3, #6
 80084a0:	461a      	mov	r2, r3
 80084a2:	f04f 0300 	mov.w	r3, #0
 80084a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80084aa:	f04f 0100 	mov.w	r1, #0
 80084ae:	ea02 0400 	and.w	r4, r2, r0
 80084b2:	ea03 0501 	and.w	r5, r3, r1
 80084b6:	4620      	mov	r0, r4
 80084b8:	4629      	mov	r1, r5
 80084ba:	f04f 0200 	mov.w	r2, #0
 80084be:	f04f 0300 	mov.w	r3, #0
 80084c2:	014b      	lsls	r3, r1, #5
 80084c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80084c8:	0142      	lsls	r2, r0, #5
 80084ca:	4610      	mov	r0, r2
 80084cc:	4619      	mov	r1, r3
 80084ce:	1b00      	subs	r0, r0, r4
 80084d0:	eb61 0105 	sbc.w	r1, r1, r5
 80084d4:	f04f 0200 	mov.w	r2, #0
 80084d8:	f04f 0300 	mov.w	r3, #0
 80084dc:	018b      	lsls	r3, r1, #6
 80084de:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80084e2:	0182      	lsls	r2, r0, #6
 80084e4:	1a12      	subs	r2, r2, r0
 80084e6:	eb63 0301 	sbc.w	r3, r3, r1
 80084ea:	f04f 0000 	mov.w	r0, #0
 80084ee:	f04f 0100 	mov.w	r1, #0
 80084f2:	00d9      	lsls	r1, r3, #3
 80084f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80084f8:	00d0      	lsls	r0, r2, #3
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	1912      	adds	r2, r2, r4
 8008500:	eb45 0303 	adc.w	r3, r5, r3
 8008504:	f04f 0000 	mov.w	r0, #0
 8008508:	f04f 0100 	mov.w	r1, #0
 800850c:	0299      	lsls	r1, r3, #10
 800850e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008512:	0290      	lsls	r0, r2, #10
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	4610      	mov	r0, r2
 800851a:	4619      	mov	r1, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	461a      	mov	r2, r3
 8008520:	f04f 0300 	mov.w	r3, #0
 8008524:	f7f8 fbc0 	bl	8000ca8 <__aeabi_uldivmod>
 8008528:	4602      	mov	r2, r0
 800852a:	460b      	mov	r3, r1
 800852c:	4613      	mov	r3, r2
 800852e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008530:	4b0b      	ldr	r3, [pc, #44]	; (8008560 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	0c1b      	lsrs	r3, r3, #16
 8008536:	f003 0303 	and.w	r3, r3, #3
 800853a:	3301      	adds	r3, #1
 800853c:	005b      	lsls	r3, r3, #1
 800853e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008540:	68fa      	ldr	r2, [r7, #12]
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	fbb2 f3f3 	udiv	r3, r2, r3
 8008548:	60bb      	str	r3, [r7, #8]
      break;
 800854a:	e002      	b.n	8008552 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800854c:	4b05      	ldr	r3, [pc, #20]	; (8008564 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800854e:	60bb      	str	r3, [r7, #8]
      break;
 8008550:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008552:	68bb      	ldr	r3, [r7, #8]
}
 8008554:	4618      	mov	r0, r3
 8008556:	3710      	adds	r7, #16
 8008558:	46bd      	mov	sp, r7
 800855a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800855e:	bf00      	nop
 8008560:	40023800 	.word	0x40023800
 8008564:	00f42400 	.word	0x00f42400

08008568 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008568:	b480      	push	{r7}
 800856a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800856c:	4b03      	ldr	r3, [pc, #12]	; (800857c <HAL_RCC_GetHCLKFreq+0x14>)
 800856e:	681b      	ldr	r3, [r3, #0]
}
 8008570:	4618      	mov	r0, r3
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr
 800857a:	bf00      	nop
 800857c:	200004a0 	.word	0x200004a0

08008580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008584:	f7ff fff0 	bl	8008568 <HAL_RCC_GetHCLKFreq>
 8008588:	4602      	mov	r2, r0
 800858a:	4b05      	ldr	r3, [pc, #20]	; (80085a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	0a9b      	lsrs	r3, r3, #10
 8008590:	f003 0307 	and.w	r3, r3, #7
 8008594:	4903      	ldr	r1, [pc, #12]	; (80085a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008596:	5ccb      	ldrb	r3, [r1, r3]
 8008598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800859c:	4618      	mov	r0, r3
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	40023800 	.word	0x40023800
 80085a4:	080171b4 	.word	0x080171b4

080085a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80085ac:	f7ff ffdc 	bl	8008568 <HAL_RCC_GetHCLKFreq>
 80085b0:	4602      	mov	r2, r0
 80085b2:	4b05      	ldr	r3, [pc, #20]	; (80085c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	0b5b      	lsrs	r3, r3, #13
 80085b8:	f003 0307 	and.w	r3, r3, #7
 80085bc:	4903      	ldr	r1, [pc, #12]	; (80085cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80085be:	5ccb      	ldrb	r3, [r1, r3]
 80085c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	bd80      	pop	{r7, pc}
 80085c8:	40023800 	.word	0x40023800
 80085cc:	080171b4 	.word	0x080171b4

080085d0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b086      	sub	sp, #24
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80085d8:	2300      	movs	r3, #0
 80085da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80085dc:	2300      	movs	r3, #0
 80085de:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f003 0301 	and.w	r3, r3, #1
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d105      	bne.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d035      	beq.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80085f8:	4b62      	ldr	r3, [pc, #392]	; (8008784 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80085fe:	f7fd f9d9 	bl	80059b4 <HAL_GetTick>
 8008602:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008604:	e008      	b.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008606:	f7fd f9d5 	bl	80059b4 <HAL_GetTick>
 800860a:	4602      	mov	r2, r0
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	2b02      	cmp	r3, #2
 8008612:	d901      	bls.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008614:	2303      	movs	r3, #3
 8008616:	e0b0      	b.n	800877a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008618:	4b5b      	ldr	r3, [pc, #364]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008620:	2b00      	cmp	r3, #0
 8008622:	d1f0      	bne.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	019a      	lsls	r2, r3, #6
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	071b      	lsls	r3, r3, #28
 8008630:	4955      	ldr	r1, [pc, #340]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008632:	4313      	orrs	r3, r2
 8008634:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008638:	4b52      	ldr	r3, [pc, #328]	; (8008784 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800863a:	2201      	movs	r2, #1
 800863c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800863e:	f7fd f9b9 	bl	80059b4 <HAL_GetTick>
 8008642:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008644:	e008      	b.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008646:	f7fd f9b5 	bl	80059b4 <HAL_GetTick>
 800864a:	4602      	mov	r2, r0
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	1ad3      	subs	r3, r2, r3
 8008650:	2b02      	cmp	r3, #2
 8008652:	d901      	bls.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	e090      	b.n	800877a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008658:	4b4b      	ldr	r3, [pc, #300]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008660:	2b00      	cmp	r3, #0
 8008662:	d0f0      	beq.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f003 0302 	and.w	r3, r3, #2
 800866c:	2b00      	cmp	r3, #0
 800866e:	f000 8083 	beq.w	8008778 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008672:	2300      	movs	r3, #0
 8008674:	60fb      	str	r3, [r7, #12]
 8008676:	4b44      	ldr	r3, [pc, #272]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800867a:	4a43      	ldr	r2, [pc, #268]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800867c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008680:	6413      	str	r3, [r2, #64]	; 0x40
 8008682:	4b41      	ldr	r3, [pc, #260]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800868a:	60fb      	str	r3, [r7, #12]
 800868c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800868e:	4b3f      	ldr	r3, [pc, #252]	; (800878c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a3e      	ldr	r2, [pc, #248]	; (800878c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008698:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800869a:	f7fd f98b 	bl	80059b4 <HAL_GetTick>
 800869e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80086a0:	e008      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80086a2:	f7fd f987 	bl	80059b4 <HAL_GetTick>
 80086a6:	4602      	mov	r2, r0
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	1ad3      	subs	r3, r2, r3
 80086ac:	2b02      	cmp	r3, #2
 80086ae:	d901      	bls.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80086b0:	2303      	movs	r3, #3
 80086b2:	e062      	b.n	800877a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80086b4:	4b35      	ldr	r3, [pc, #212]	; (800878c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d0f0      	beq.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80086c0:	4b31      	ldr	r3, [pc, #196]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086c8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d02f      	beq.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	68db      	ldr	r3, [r3, #12]
 80086d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086d8:	693a      	ldr	r2, [r7, #16]
 80086da:	429a      	cmp	r2, r3
 80086dc:	d028      	beq.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80086de:	4b2a      	ldr	r3, [pc, #168]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086e6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80086e8:	4b29      	ldr	r3, [pc, #164]	; (8008790 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80086ea:	2201      	movs	r2, #1
 80086ec:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80086ee:	4b28      	ldr	r3, [pc, #160]	; (8008790 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80086f0:	2200      	movs	r2, #0
 80086f2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80086f4:	4a24      	ldr	r2, [pc, #144]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80086fa:	4b23      	ldr	r3, [pc, #140]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086fe:	f003 0301 	and.w	r3, r3, #1
 8008702:	2b01      	cmp	r3, #1
 8008704:	d114      	bne.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008706:	f7fd f955 	bl	80059b4 <HAL_GetTick>
 800870a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800870c:	e00a      	b.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800870e:	f7fd f951 	bl	80059b4 <HAL_GetTick>
 8008712:	4602      	mov	r2, r0
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	1ad3      	subs	r3, r2, r3
 8008718:	f241 3288 	movw	r2, #5000	; 0x1388
 800871c:	4293      	cmp	r3, r2
 800871e:	d901      	bls.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e02a      	b.n	800877a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008724:	4b18      	ldr	r3, [pc, #96]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008728:	f003 0302 	and.w	r3, r3, #2
 800872c:	2b00      	cmp	r3, #0
 800872e:	d0ee      	beq.n	800870e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	68db      	ldr	r3, [r3, #12]
 8008734:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008738:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800873c:	d10d      	bne.n	800875a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800873e:	4b12      	ldr	r3, [pc, #72]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800874e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008752:	490d      	ldr	r1, [pc, #52]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008754:	4313      	orrs	r3, r2
 8008756:	608b      	str	r3, [r1, #8]
 8008758:	e005      	b.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800875a:	4b0b      	ldr	r3, [pc, #44]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	4a0a      	ldr	r2, [pc, #40]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008760:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008764:	6093      	str	r3, [r2, #8]
 8008766:	4b08      	ldr	r3, [pc, #32]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008768:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008772:	4905      	ldr	r1, [pc, #20]	; (8008788 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008774:	4313      	orrs	r3, r2
 8008776:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008778:	2300      	movs	r3, #0
}
 800877a:	4618      	mov	r0, r3
 800877c:	3718      	adds	r7, #24
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	42470068 	.word	0x42470068
 8008788:	40023800 	.word	0x40023800
 800878c:	40007000 	.word	0x40007000
 8008790:	42470e40 	.word	0x42470e40

08008794 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2203      	movs	r2, #3
 80087a0:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80087a2:	4b11      	ldr	r3, [pc, #68]	; (80087e8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80087a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087a8:	099b      	lsrs	r3, r3, #6
 80087aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80087b2:	4b0d      	ldr	r3, [pc, #52]	; (80087e8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80087b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087b8:	0f1b      	lsrs	r3, r3, #28
 80087ba:	f003 0207 	and.w	r2, r3, #7
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80087c2:	4b09      	ldr	r3, [pc, #36]	; (80087e8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80087c4:	689b      	ldr	r3, [r3, #8]
 80087c6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80087ca:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80087cc:	4b06      	ldr	r3, [pc, #24]	; (80087e8 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80087ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087d0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	431a      	orrs	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80087dc:	bf00      	nop
 80087de:	3714      	adds	r7, #20
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr
 80087e8:	40023800 	.word	0x40023800

080087ec <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b087      	sub	sp, #28
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80087f4:	2300      	movs	r3, #0
 80087f6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80087f8:	2300      	movs	r3, #0
 80087fa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80087fc:	2300      	movs	r3, #0
 80087fe:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008800:	2300      	movs	r3, #0
 8008802:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2b01      	cmp	r3, #1
 8008808:	d13e      	bne.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800880a:	4b23      	ldr	r3, [pc, #140]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008812:	60fb      	str	r3, [r7, #12]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d005      	beq.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2b01      	cmp	r3, #1
 800881e:	d12f      	bne.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008820:	4b1e      	ldr	r3, [pc, #120]	; (800889c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008822:	617b      	str	r3, [r7, #20]
          break;
 8008824:	e02f      	b.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008826:	4b1c      	ldr	r3, [pc, #112]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800882e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008832:	d108      	bne.n	8008846 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008834:	4b18      	ldr	r3, [pc, #96]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800883c:	4a18      	ldr	r2, [pc, #96]	; (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800883e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008842:	613b      	str	r3, [r7, #16]
 8008844:	e007      	b.n	8008856 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008846:	4b14      	ldr	r3, [pc, #80]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800884e:	4a14      	ldr	r2, [pc, #80]	; (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008850:	fbb2 f3f3 	udiv	r3, r2, r3
 8008854:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008856:	4b10      	ldr	r3, [pc, #64]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008858:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800885c:	099b      	lsrs	r3, r3, #6
 800885e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	fb02 f303 	mul.w	r3, r2, r3
 8008868:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800886a:	4b0b      	ldr	r3, [pc, #44]	; (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800886c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008870:	0f1b      	lsrs	r3, r3, #28
 8008872:	f003 0307 	and.w	r3, r3, #7
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	fbb2 f3f3 	udiv	r3, r2, r3
 800887c:	617b      	str	r3, [r7, #20]
          break;
 800887e:	e002      	b.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8008880:	2300      	movs	r3, #0
 8008882:	617b      	str	r3, [r7, #20]
          break;
 8008884:	bf00      	nop
        }
      }
      break;
 8008886:	bf00      	nop
    }
  }
  return frequency;
 8008888:	697b      	ldr	r3, [r7, #20]
}
 800888a:	4618      	mov	r0, r3
 800888c:	371c      	adds	r7, #28
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	40023800 	.word	0x40023800
 800889c:	00bb8000 	.word	0x00bb8000
 80088a0:	00f42400 	.word	0x00f42400

080088a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d101      	bne.n	80088b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e07b      	b.n	80089ae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d108      	bne.n	80088d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80088c6:	d009      	beq.n	80088dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	61da      	str	r2, [r3, #28]
 80088ce:	e005      	b.n	80088dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d106      	bne.n	80088fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f7f9 fd46 	bl	8002388 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2202      	movs	r2, #2
 8008900:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008912:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008924:	431a      	orrs	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800892e:	431a      	orrs	r2, r3
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	f003 0302 	and.w	r3, r3, #2
 8008938:	431a      	orrs	r2, r3
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	695b      	ldr	r3, [r3, #20]
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	431a      	orrs	r2, r3
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	699b      	ldr	r3, [r3, #24]
 8008948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800894c:	431a      	orrs	r2, r3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	69db      	ldr	r3, [r3, #28]
 8008952:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008956:	431a      	orrs	r2, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6a1b      	ldr	r3, [r3, #32]
 800895c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008960:	ea42 0103 	orr.w	r1, r2, r3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008968:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	430a      	orrs	r2, r1
 8008972:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	699b      	ldr	r3, [r3, #24]
 8008978:	0c1b      	lsrs	r3, r3, #16
 800897a:	f003 0104 	and.w	r1, r3, #4
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008982:	f003 0210 	and.w	r2, r3, #16
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	430a      	orrs	r2, r1
 800898c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	69da      	ldr	r2, [r3, #28]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800899c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2200      	movs	r2, #0
 80089a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80089ac:	2300      	movs	r3, #0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3708      	adds	r7, #8
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b082      	sub	sp, #8
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d101      	bne.n	80089c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	e03f      	b.n	8008a48 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089ce:	b2db      	uxtb	r3, r3
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d106      	bne.n	80089e2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f7f9 fd1b 	bl	8002418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2224      	movs	r2, #36	; 0x24
 80089e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	68da      	ldr	r2, [r3, #12]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80089f8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 f958 	bl	8008cb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	691a      	ldr	r2, [r3, #16]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008a0e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	695a      	ldr	r2, [r3, #20]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008a1e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68da      	ldr	r2, [r3, #12]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a2e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2220      	movs	r2, #32
 8008a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2220      	movs	r2, #32
 8008a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3708      	adds	r7, #8
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d101      	bne.n	8008a62 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e021      	b.n	8008aa6 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2224      	movs	r2, #36	; 0x24
 8008a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68da      	ldr	r2, [r3, #12]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008a78:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f7f9 fd14 	bl	80024a8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008aa4:	2300      	movs	r3, #0
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3708      	adds	r7, #8
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}

08008aae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b08a      	sub	sp, #40	; 0x28
 8008ab2:	af02      	add	r7, sp, #8
 8008ab4:	60f8      	str	r0, [r7, #12]
 8008ab6:	60b9      	str	r1, [r7, #8]
 8008ab8:	603b      	str	r3, [r7, #0]
 8008aba:	4613      	mov	r3, r2
 8008abc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	2b20      	cmp	r3, #32
 8008acc:	d17c      	bne.n	8008bc8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d002      	beq.n	8008ada <HAL_UART_Transmit+0x2c>
 8008ad4:	88fb      	ldrh	r3, [r7, #6]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d101      	bne.n	8008ade <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e075      	b.n	8008bca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d101      	bne.n	8008aec <HAL_UART_Transmit+0x3e>
 8008ae8:	2302      	movs	r3, #2
 8008aea:	e06e      	b.n	8008bca <HAL_UART_Transmit+0x11c>
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2200      	movs	r2, #0
 8008af8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2221      	movs	r2, #33	; 0x21
 8008afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008b02:	f7fc ff57 	bl	80059b4 <HAL_GetTick>
 8008b06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	88fa      	ldrh	r2, [r7, #6]
 8008b0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	88fa      	ldrh	r2, [r7, #6]
 8008b12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b1c:	d108      	bne.n	8008b30 <HAL_UART_Transmit+0x82>
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d104      	bne.n	8008b30 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008b26:	2300      	movs	r3, #0
 8008b28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	61bb      	str	r3, [r7, #24]
 8008b2e:	e003      	b.n	8008b38 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008b34:	2300      	movs	r3, #0
 8008b36:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008b40:	e02a      	b.n	8008b98 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	9300      	str	r3, [sp, #0]
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	2180      	movs	r1, #128	; 0x80
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f000 f840 	bl	8008bd2 <UART_WaitOnFlagUntilTimeout>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d001      	beq.n	8008b5c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	e036      	b.n	8008bca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d10b      	bne.n	8008b7a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	881b      	ldrh	r3, [r3, #0]
 8008b66:	461a      	mov	r2, r3
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008b72:	69bb      	ldr	r3, [r7, #24]
 8008b74:	3302      	adds	r3, #2
 8008b76:	61bb      	str	r3, [r7, #24]
 8008b78:	e007      	b.n	8008b8a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	781a      	ldrb	r2, [r3, #0]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	3301      	adds	r3, #1
 8008b88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	3b01      	subs	r3, #1
 8008b92:	b29a      	uxth	r2, r3
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d1cf      	bne.n	8008b42 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	9300      	str	r3, [sp, #0]
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	2140      	movs	r1, #64	; 0x40
 8008bac:	68f8      	ldr	r0, [r7, #12]
 8008bae:	f000 f810 	bl	8008bd2 <UART_WaitOnFlagUntilTimeout>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d001      	beq.n	8008bbc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008bb8:	2303      	movs	r3, #3
 8008bba:	e006      	b.n	8008bca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2220      	movs	r2, #32
 8008bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	e000      	b.n	8008bca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008bc8:	2302      	movs	r3, #2
  }
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3720      	adds	r7, #32
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b090      	sub	sp, #64	; 0x40
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	60f8      	str	r0, [r7, #12]
 8008bda:	60b9      	str	r1, [r7, #8]
 8008bdc:	603b      	str	r3, [r7, #0]
 8008bde:	4613      	mov	r3, r2
 8008be0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008be2:	e050      	b.n	8008c86 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008be4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008be6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008bea:	d04c      	beq.n	8008c86 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008bec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d007      	beq.n	8008c02 <UART_WaitOnFlagUntilTimeout+0x30>
 8008bf2:	f7fc fedf 	bl	80059b4 <HAL_GetTick>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d241      	bcs.n	8008c86 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	330c      	adds	r3, #12
 8008c08:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c0c:	e853 3f00 	ldrex	r3, [r3]
 8008c10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c14:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008c18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	330c      	adds	r3, #12
 8008c20:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008c22:	637a      	str	r2, [r7, #52]	; 0x34
 8008c24:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c26:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c2a:	e841 2300 	strex	r3, r2, [r1]
 8008c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d1e5      	bne.n	8008c02 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3314      	adds	r3, #20
 8008c3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	e853 3f00 	ldrex	r3, [r3]
 8008c44:	613b      	str	r3, [r7, #16]
   return(result);
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	f023 0301 	bic.w	r3, r3, #1
 8008c4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	3314      	adds	r3, #20
 8008c54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c56:	623a      	str	r2, [r7, #32]
 8008c58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c5a:	69f9      	ldr	r1, [r7, #28]
 8008c5c:	6a3a      	ldr	r2, [r7, #32]
 8008c5e:	e841 2300 	strex	r3, r2, [r1]
 8008c62:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d1e5      	bne.n	8008c36 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2220      	movs	r2, #32
 8008c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2220      	movs	r2, #32
 8008c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008c82:	2303      	movs	r3, #3
 8008c84:	e00f      	b.n	8008ca6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	4013      	ands	r3, r2
 8008c90:	68ba      	ldr	r2, [r7, #8]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	bf0c      	ite	eq
 8008c96:	2301      	moveq	r3, #1
 8008c98:	2300      	movne	r3, #0
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	461a      	mov	r2, r3
 8008c9e:	79fb      	ldrb	r3, [r7, #7]
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d09f      	beq.n	8008be4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008ca4:	2300      	movs	r3, #0
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3740      	adds	r7, #64	; 0x40
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}
	...

08008cb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb4:	b09f      	sub	sp, #124	; 0x7c
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008cc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cc6:	68d9      	ldr	r1, [r3, #12]
 8008cc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	ea40 0301 	orr.w	r3, r0, r1
 8008cd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008cd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cd4:	689a      	ldr	r2, [r3, #8]
 8008cd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cd8:	691b      	ldr	r3, [r3, #16]
 8008cda:	431a      	orrs	r2, r3
 8008cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cde:	695b      	ldr	r3, [r3, #20]
 8008ce0:	431a      	orrs	r2, r3
 8008ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ce4:	69db      	ldr	r3, [r3, #28]
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008cea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008cf4:	f021 010c 	bic.w	r1, r1, #12
 8008cf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008cfe:	430b      	orrs	r3, r1
 8008d00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	695b      	ldr	r3, [r3, #20]
 8008d08:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d0e:	6999      	ldr	r1, [r3, #24]
 8008d10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	ea40 0301 	orr.w	r3, r0, r1
 8008d18:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	4bc5      	ldr	r3, [pc, #788]	; (8009034 <UART_SetConfig+0x384>)
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d004      	beq.n	8008d2e <UART_SetConfig+0x7e>
 8008d24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d26:	681a      	ldr	r2, [r3, #0]
 8008d28:	4bc3      	ldr	r3, [pc, #780]	; (8009038 <UART_SetConfig+0x388>)
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d103      	bne.n	8008d36 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008d2e:	f7ff fc3b 	bl	80085a8 <HAL_RCC_GetPCLK2Freq>
 8008d32:	6778      	str	r0, [r7, #116]	; 0x74
 8008d34:	e002      	b.n	8008d3c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008d36:	f7ff fc23 	bl	8008580 <HAL_RCC_GetPCLK1Freq>
 8008d3a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d3e:	69db      	ldr	r3, [r3, #28]
 8008d40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d44:	f040 80b6 	bne.w	8008eb4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008d48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d4a:	461c      	mov	r4, r3
 8008d4c:	f04f 0500 	mov.w	r5, #0
 8008d50:	4622      	mov	r2, r4
 8008d52:	462b      	mov	r3, r5
 8008d54:	1891      	adds	r1, r2, r2
 8008d56:	6439      	str	r1, [r7, #64]	; 0x40
 8008d58:	415b      	adcs	r3, r3
 8008d5a:	647b      	str	r3, [r7, #68]	; 0x44
 8008d5c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008d60:	1912      	adds	r2, r2, r4
 8008d62:	eb45 0303 	adc.w	r3, r5, r3
 8008d66:	f04f 0000 	mov.w	r0, #0
 8008d6a:	f04f 0100 	mov.w	r1, #0
 8008d6e:	00d9      	lsls	r1, r3, #3
 8008d70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008d74:	00d0      	lsls	r0, r2, #3
 8008d76:	4602      	mov	r2, r0
 8008d78:	460b      	mov	r3, r1
 8008d7a:	1911      	adds	r1, r2, r4
 8008d7c:	6639      	str	r1, [r7, #96]	; 0x60
 8008d7e:	416b      	adcs	r3, r5
 8008d80:	667b      	str	r3, [r7, #100]	; 0x64
 8008d82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	461a      	mov	r2, r3
 8008d88:	f04f 0300 	mov.w	r3, #0
 8008d8c:	1891      	adds	r1, r2, r2
 8008d8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008d90:	415b      	adcs	r3, r3
 8008d92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008d98:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008d9c:	f7f7 ff84 	bl	8000ca8 <__aeabi_uldivmod>
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	4ba5      	ldr	r3, [pc, #660]	; (800903c <UART_SetConfig+0x38c>)
 8008da6:	fba3 2302 	umull	r2, r3, r3, r2
 8008daa:	095b      	lsrs	r3, r3, #5
 8008dac:	011e      	lsls	r6, r3, #4
 8008dae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008db0:	461c      	mov	r4, r3
 8008db2:	f04f 0500 	mov.w	r5, #0
 8008db6:	4622      	mov	r2, r4
 8008db8:	462b      	mov	r3, r5
 8008dba:	1891      	adds	r1, r2, r2
 8008dbc:	6339      	str	r1, [r7, #48]	; 0x30
 8008dbe:	415b      	adcs	r3, r3
 8008dc0:	637b      	str	r3, [r7, #52]	; 0x34
 8008dc2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008dc6:	1912      	adds	r2, r2, r4
 8008dc8:	eb45 0303 	adc.w	r3, r5, r3
 8008dcc:	f04f 0000 	mov.w	r0, #0
 8008dd0:	f04f 0100 	mov.w	r1, #0
 8008dd4:	00d9      	lsls	r1, r3, #3
 8008dd6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008dda:	00d0      	lsls	r0, r2, #3
 8008ddc:	4602      	mov	r2, r0
 8008dde:	460b      	mov	r3, r1
 8008de0:	1911      	adds	r1, r2, r4
 8008de2:	65b9      	str	r1, [r7, #88]	; 0x58
 8008de4:	416b      	adcs	r3, r5
 8008de6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008de8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	461a      	mov	r2, r3
 8008dee:	f04f 0300 	mov.w	r3, #0
 8008df2:	1891      	adds	r1, r2, r2
 8008df4:	62b9      	str	r1, [r7, #40]	; 0x28
 8008df6:	415b      	adcs	r3, r3
 8008df8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008dfe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008e02:	f7f7 ff51 	bl	8000ca8 <__aeabi_uldivmod>
 8008e06:	4602      	mov	r2, r0
 8008e08:	460b      	mov	r3, r1
 8008e0a:	4b8c      	ldr	r3, [pc, #560]	; (800903c <UART_SetConfig+0x38c>)
 8008e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e10:	095b      	lsrs	r3, r3, #5
 8008e12:	2164      	movs	r1, #100	; 0x64
 8008e14:	fb01 f303 	mul.w	r3, r1, r3
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	00db      	lsls	r3, r3, #3
 8008e1c:	3332      	adds	r3, #50	; 0x32
 8008e1e:	4a87      	ldr	r2, [pc, #540]	; (800903c <UART_SetConfig+0x38c>)
 8008e20:	fba2 2303 	umull	r2, r3, r2, r3
 8008e24:	095b      	lsrs	r3, r3, #5
 8008e26:	005b      	lsls	r3, r3, #1
 8008e28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008e2c:	441e      	add	r6, r3
 8008e2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e30:	4618      	mov	r0, r3
 8008e32:	f04f 0100 	mov.w	r1, #0
 8008e36:	4602      	mov	r2, r0
 8008e38:	460b      	mov	r3, r1
 8008e3a:	1894      	adds	r4, r2, r2
 8008e3c:	623c      	str	r4, [r7, #32]
 8008e3e:	415b      	adcs	r3, r3
 8008e40:	627b      	str	r3, [r7, #36]	; 0x24
 8008e42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e46:	1812      	adds	r2, r2, r0
 8008e48:	eb41 0303 	adc.w	r3, r1, r3
 8008e4c:	f04f 0400 	mov.w	r4, #0
 8008e50:	f04f 0500 	mov.w	r5, #0
 8008e54:	00dd      	lsls	r5, r3, #3
 8008e56:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008e5a:	00d4      	lsls	r4, r2, #3
 8008e5c:	4622      	mov	r2, r4
 8008e5e:	462b      	mov	r3, r5
 8008e60:	1814      	adds	r4, r2, r0
 8008e62:	653c      	str	r4, [r7, #80]	; 0x50
 8008e64:	414b      	adcs	r3, r1
 8008e66:	657b      	str	r3, [r7, #84]	; 0x54
 8008e68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	f04f 0300 	mov.w	r3, #0
 8008e72:	1891      	adds	r1, r2, r2
 8008e74:	61b9      	str	r1, [r7, #24]
 8008e76:	415b      	adcs	r3, r3
 8008e78:	61fb      	str	r3, [r7, #28]
 8008e7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e7e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008e82:	f7f7 ff11 	bl	8000ca8 <__aeabi_uldivmod>
 8008e86:	4602      	mov	r2, r0
 8008e88:	460b      	mov	r3, r1
 8008e8a:	4b6c      	ldr	r3, [pc, #432]	; (800903c <UART_SetConfig+0x38c>)
 8008e8c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e90:	095b      	lsrs	r3, r3, #5
 8008e92:	2164      	movs	r1, #100	; 0x64
 8008e94:	fb01 f303 	mul.w	r3, r1, r3
 8008e98:	1ad3      	subs	r3, r2, r3
 8008e9a:	00db      	lsls	r3, r3, #3
 8008e9c:	3332      	adds	r3, #50	; 0x32
 8008e9e:	4a67      	ldr	r2, [pc, #412]	; (800903c <UART_SetConfig+0x38c>)
 8008ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ea4:	095b      	lsrs	r3, r3, #5
 8008ea6:	f003 0207 	and.w	r2, r3, #7
 8008eaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4432      	add	r2, r6
 8008eb0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008eb2:	e0b9      	b.n	8009028 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008eb4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008eb6:	461c      	mov	r4, r3
 8008eb8:	f04f 0500 	mov.w	r5, #0
 8008ebc:	4622      	mov	r2, r4
 8008ebe:	462b      	mov	r3, r5
 8008ec0:	1891      	adds	r1, r2, r2
 8008ec2:	6139      	str	r1, [r7, #16]
 8008ec4:	415b      	adcs	r3, r3
 8008ec6:	617b      	str	r3, [r7, #20]
 8008ec8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008ecc:	1912      	adds	r2, r2, r4
 8008ece:	eb45 0303 	adc.w	r3, r5, r3
 8008ed2:	f04f 0000 	mov.w	r0, #0
 8008ed6:	f04f 0100 	mov.w	r1, #0
 8008eda:	00d9      	lsls	r1, r3, #3
 8008edc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008ee0:	00d0      	lsls	r0, r2, #3
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	eb12 0804 	adds.w	r8, r2, r4
 8008eea:	eb43 0905 	adc.w	r9, r3, r5
 8008eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f04f 0100 	mov.w	r1, #0
 8008ef8:	f04f 0200 	mov.w	r2, #0
 8008efc:	f04f 0300 	mov.w	r3, #0
 8008f00:	008b      	lsls	r3, r1, #2
 8008f02:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008f06:	0082      	lsls	r2, r0, #2
 8008f08:	4640      	mov	r0, r8
 8008f0a:	4649      	mov	r1, r9
 8008f0c:	f7f7 fecc 	bl	8000ca8 <__aeabi_uldivmod>
 8008f10:	4602      	mov	r2, r0
 8008f12:	460b      	mov	r3, r1
 8008f14:	4b49      	ldr	r3, [pc, #292]	; (800903c <UART_SetConfig+0x38c>)
 8008f16:	fba3 2302 	umull	r2, r3, r3, r2
 8008f1a:	095b      	lsrs	r3, r3, #5
 8008f1c:	011e      	lsls	r6, r3, #4
 8008f1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f20:	4618      	mov	r0, r3
 8008f22:	f04f 0100 	mov.w	r1, #0
 8008f26:	4602      	mov	r2, r0
 8008f28:	460b      	mov	r3, r1
 8008f2a:	1894      	adds	r4, r2, r2
 8008f2c:	60bc      	str	r4, [r7, #8]
 8008f2e:	415b      	adcs	r3, r3
 8008f30:	60fb      	str	r3, [r7, #12]
 8008f32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008f36:	1812      	adds	r2, r2, r0
 8008f38:	eb41 0303 	adc.w	r3, r1, r3
 8008f3c:	f04f 0400 	mov.w	r4, #0
 8008f40:	f04f 0500 	mov.w	r5, #0
 8008f44:	00dd      	lsls	r5, r3, #3
 8008f46:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008f4a:	00d4      	lsls	r4, r2, #3
 8008f4c:	4622      	mov	r2, r4
 8008f4e:	462b      	mov	r3, r5
 8008f50:	1814      	adds	r4, r2, r0
 8008f52:	64bc      	str	r4, [r7, #72]	; 0x48
 8008f54:	414b      	adcs	r3, r1
 8008f56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f04f 0100 	mov.w	r1, #0
 8008f62:	f04f 0200 	mov.w	r2, #0
 8008f66:	f04f 0300 	mov.w	r3, #0
 8008f6a:	008b      	lsls	r3, r1, #2
 8008f6c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008f70:	0082      	lsls	r2, r0, #2
 8008f72:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008f76:	f7f7 fe97 	bl	8000ca8 <__aeabi_uldivmod>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	460b      	mov	r3, r1
 8008f7e:	4b2f      	ldr	r3, [pc, #188]	; (800903c <UART_SetConfig+0x38c>)
 8008f80:	fba3 1302 	umull	r1, r3, r3, r2
 8008f84:	095b      	lsrs	r3, r3, #5
 8008f86:	2164      	movs	r1, #100	; 0x64
 8008f88:	fb01 f303 	mul.w	r3, r1, r3
 8008f8c:	1ad3      	subs	r3, r2, r3
 8008f8e:	011b      	lsls	r3, r3, #4
 8008f90:	3332      	adds	r3, #50	; 0x32
 8008f92:	4a2a      	ldr	r2, [pc, #168]	; (800903c <UART_SetConfig+0x38c>)
 8008f94:	fba2 2303 	umull	r2, r3, r2, r3
 8008f98:	095b      	lsrs	r3, r3, #5
 8008f9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008f9e:	441e      	add	r6, r3
 8008fa0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f04f 0100 	mov.w	r1, #0
 8008fa8:	4602      	mov	r2, r0
 8008faa:	460b      	mov	r3, r1
 8008fac:	1894      	adds	r4, r2, r2
 8008fae:	603c      	str	r4, [r7, #0]
 8008fb0:	415b      	adcs	r3, r3
 8008fb2:	607b      	str	r3, [r7, #4]
 8008fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fb8:	1812      	adds	r2, r2, r0
 8008fba:	eb41 0303 	adc.w	r3, r1, r3
 8008fbe:	f04f 0400 	mov.w	r4, #0
 8008fc2:	f04f 0500 	mov.w	r5, #0
 8008fc6:	00dd      	lsls	r5, r3, #3
 8008fc8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008fcc:	00d4      	lsls	r4, r2, #3
 8008fce:	4622      	mov	r2, r4
 8008fd0:	462b      	mov	r3, r5
 8008fd2:	eb12 0a00 	adds.w	sl, r2, r0
 8008fd6:	eb43 0b01 	adc.w	fp, r3, r1
 8008fda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f04f 0100 	mov.w	r1, #0
 8008fe4:	f04f 0200 	mov.w	r2, #0
 8008fe8:	f04f 0300 	mov.w	r3, #0
 8008fec:	008b      	lsls	r3, r1, #2
 8008fee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008ff2:	0082      	lsls	r2, r0, #2
 8008ff4:	4650      	mov	r0, sl
 8008ff6:	4659      	mov	r1, fp
 8008ff8:	f7f7 fe56 	bl	8000ca8 <__aeabi_uldivmod>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	460b      	mov	r3, r1
 8009000:	4b0e      	ldr	r3, [pc, #56]	; (800903c <UART_SetConfig+0x38c>)
 8009002:	fba3 1302 	umull	r1, r3, r3, r2
 8009006:	095b      	lsrs	r3, r3, #5
 8009008:	2164      	movs	r1, #100	; 0x64
 800900a:	fb01 f303 	mul.w	r3, r1, r3
 800900e:	1ad3      	subs	r3, r2, r3
 8009010:	011b      	lsls	r3, r3, #4
 8009012:	3332      	adds	r3, #50	; 0x32
 8009014:	4a09      	ldr	r2, [pc, #36]	; (800903c <UART_SetConfig+0x38c>)
 8009016:	fba2 2303 	umull	r2, r3, r2, r3
 800901a:	095b      	lsrs	r3, r3, #5
 800901c:	f003 020f 	and.w	r2, r3, #15
 8009020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4432      	add	r2, r6
 8009026:	609a      	str	r2, [r3, #8]
}
 8009028:	bf00      	nop
 800902a:	377c      	adds	r7, #124	; 0x7c
 800902c:	46bd      	mov	sp, r7
 800902e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009032:	bf00      	nop
 8009034:	40011000 	.word	0x40011000
 8009038:	40011400 	.word	0x40011400
 800903c:	51eb851f 	.word	0x51eb851f

08009040 <DCT_Init>:
 *
 * @param      *S    points to an instance of the floating-point DCT structure.
 * @return     0 if successful or -1 if there is an error.
 */
int32_t DCT_Init(DCT_InstanceTypeDef *S)
{
 8009040:	b5b0      	push	{r4, r5, r7, lr}
 8009042:	b098      	sub	sp, #96	; 0x60
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  int32_t status;
  uint32_t n_filters = S->NumFilters;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t n_inputs = S->NumInputs;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	623b      	str	r3, [r7, #32]
  float32_t *M = S->pDCTCoefs;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	691b      	ldr	r3, [r3, #16]
 8009058:	61fb      	str	r3, [r7, #28]
  float64_t normalizer;

  uint32_t shift;

  /* RemoveDCTZero only implemented for DCT Type-III non-normalized with COS tables */
  if (S->RemoveDCTZero != 0)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	68db      	ldr	r3, [r3, #12]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00b      	beq.n	800907a <DCT_Init+0x3a>
  {
    if (S->Type != DCT_TYPE_III)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	7a1b      	ldrb	r3, [r3, #8]
 8009066:	2b04      	cmp	r3, #4
 8009068:	d004      	beq.n	8009074 <DCT_Init+0x34>
    {
      status = -1;
 800906a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800906e:	65fb      	str	r3, [r7, #92]	; 0x5c
      return status;
 8009070:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009072:	e2af      	b.n	80095d4 <DCT_Init+0x594>
    }
    shift = 1;
 8009074:	2301      	movs	r3, #1
 8009076:	65bb      	str	r3, [r7, #88]	; 0x58
 8009078:	e001      	b.n	800907e <DCT_Init+0x3e>
  }
  else
  {
    shift = 0;
 800907a:	2300      	movs	r3, #0
 800907c:	65bb      	str	r3, [r7, #88]	; 0x58
  }

  /* Compute DCT matrix coefficients */
  switch (S->Type)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	7a1b      	ldrb	r3, [r3, #8]
 8009082:	3b01      	subs	r3, #1
 8009084:	2b04      	cmp	r3, #4
 8009086:	f200 82a0 	bhi.w	80095ca <DCT_Init+0x58a>
 800908a:	a201      	add	r2, pc, #4	; (adr r2, 8009090 <DCT_Init+0x50>)
 800908c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009090:	080090a5 	.word	0x080090a5
 8009094:	08009167 	.word	0x08009167
 8009098:	080092bf 	.word	0x080092bf
 800909c:	080093af 	.word	0x080093af
 80090a0:	0800948b 	.word	0x0800948b
  {
    case DCT_TYPE_II:
      for (uint32_t i = 0; i < n_filters; i++)
 80090a4:	2300      	movs	r3, #0
 80090a6:	657b      	str	r3, [r7, #84]	; 0x54
 80090a8:	e056      	b.n	8009158 <DCT_Init+0x118>
      {
        for (uint32_t j = 0; j < n_inputs; j++)
 80090aa:	2300      	movs	r3, #0
 80090ac:	653b      	str	r3, [r7, #80]	; 0x50
 80090ae:	e04c      	b.n	800914a <DCT_Init+0x10a>
        {
          sample = M_PI * (j + 0.5) / n_inputs;
 80090b0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80090b2:	f7f7 fa37 	bl	8000524 <__aeabi_ui2d>
 80090b6:	f04f 0200 	mov.w	r2, #0
 80090ba:	4bc1      	ldr	r3, [pc, #772]	; (80093c0 <DCT_Init+0x380>)
 80090bc:	f7f7 f8f6 	bl	80002ac <__adddf3>
 80090c0:	4602      	mov	r2, r0
 80090c2:	460b      	mov	r3, r1
 80090c4:	4610      	mov	r0, r2
 80090c6:	4619      	mov	r1, r3
 80090c8:	a3bb      	add	r3, pc, #748	; (adr r3, 80093b8 <DCT_Init+0x378>)
 80090ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ce:	f7f7 faa3 	bl	8000618 <__aeabi_dmul>
 80090d2:	4602      	mov	r2, r0
 80090d4:	460b      	mov	r3, r1
 80090d6:	4614      	mov	r4, r2
 80090d8:	461d      	mov	r5, r3
 80090da:	6a38      	ldr	r0, [r7, #32]
 80090dc:	f7f7 fa22 	bl	8000524 <__aeabi_ui2d>
 80090e0:	4602      	mov	r2, r0
 80090e2:	460b      	mov	r3, r1
 80090e4:	4620      	mov	r0, r4
 80090e6:	4629      	mov	r1, r5
 80090e8:	f7f7 fbc0 	bl	800086c <__aeabi_ddiv>
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	e9c7 2302 	strd	r2, r3, [r7, #8]
          M[i * n_inputs + j] = 2.0 * cos(sample * i);
 80090f4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80090f6:	f7f7 fa15 	bl	8000524 <__aeabi_ui2d>
 80090fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80090fe:	f7f7 fa8b 	bl	8000618 <__aeabi_dmul>
 8009102:	4602      	mov	r2, r0
 8009104:	460b      	mov	r3, r1
 8009106:	ec43 2b17 	vmov	d7, r2, r3
 800910a:	eeb0 0a47 	vmov.f32	s0, s14
 800910e:	eef0 0a67 	vmov.f32	s1, s15
 8009112:	f00b fdbd 	bl	8014c90 <cos>
 8009116:	ec51 0b10 	vmov	r0, r1, d0
 800911a:	4602      	mov	r2, r0
 800911c:	460b      	mov	r3, r1
 800911e:	f7f7 f8c5 	bl	80002ac <__adddf3>
 8009122:	4602      	mov	r2, r0
 8009124:	460b      	mov	r3, r1
 8009126:	4610      	mov	r0, r2
 8009128:	4619      	mov	r1, r3
 800912a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800912c:	6a3a      	ldr	r2, [r7, #32]
 800912e:	fb02 f203 	mul.w	r2, r2, r3
 8009132:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009134:	4413      	add	r3, r2
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	69fa      	ldr	r2, [r7, #28]
 800913a:	18d4      	adds	r4, r2, r3
 800913c:	f7f7 fd64 	bl	8000c08 <__aeabi_d2f>
 8009140:	4603      	mov	r3, r0
 8009142:	6023      	str	r3, [r4, #0]
        for (uint32_t j = 0; j < n_inputs; j++)
 8009144:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009146:	3301      	adds	r3, #1
 8009148:	653b      	str	r3, [r7, #80]	; 0x50
 800914a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800914c:	6a3b      	ldr	r3, [r7, #32]
 800914e:	429a      	cmp	r2, r3
 8009150:	d3ae      	bcc.n	80090b0 <DCT_Init+0x70>
      for (uint32_t i = 0; i < n_filters; i++)
 8009152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009154:	3301      	adds	r3, #1
 8009156:	657b      	str	r3, [r7, #84]	; 0x54
 8009158:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800915a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800915c:	429a      	cmp	r2, r3
 800915e:	d3a4      	bcc.n	80090aa <DCT_Init+0x6a>
        }
      }
      status = 0;
 8009160:	2300      	movs	r3, #0
 8009162:	65fb      	str	r3, [r7, #92]	; 0x5c
      break;
 8009164:	e235      	b.n	80095d2 <DCT_Init+0x592>

    case DCT_TYPE_II_ORTHO:
      normalizer = 2.0 * sqrt(1.0 / (4 * n_inputs));
 8009166:	6a3b      	ldr	r3, [r7, #32]
 8009168:	009b      	lsls	r3, r3, #2
 800916a:	4618      	mov	r0, r3
 800916c:	f7f7 f9da 	bl	8000524 <__aeabi_ui2d>
 8009170:	4602      	mov	r2, r0
 8009172:	460b      	mov	r3, r1
 8009174:	f04f 0000 	mov.w	r0, #0
 8009178:	4992      	ldr	r1, [pc, #584]	; (80093c4 <DCT_Init+0x384>)
 800917a:	f7f7 fb77 	bl	800086c <__aeabi_ddiv>
 800917e:	4602      	mov	r2, r0
 8009180:	460b      	mov	r3, r1
 8009182:	ec43 2b17 	vmov	d7, r2, r3
 8009186:	eeb0 0a47 	vmov.f32	s0, s14
 800918a:	eef0 0a67 	vmov.f32	s1, s15
 800918e:	f00b fdfd 	bl	8014d8c <sqrt>
 8009192:	ec51 0b10 	vmov	r0, r1, d0
 8009196:	4602      	mov	r2, r0
 8009198:	460b      	mov	r3, r1
 800919a:	f7f7 f887 	bl	80002ac <__adddf3>
 800919e:	4602      	mov	r2, r0
 80091a0:	460b      	mov	r3, r1
 80091a2:	e9c7 2304 	strd	r2, r3, [r7, #16]
      for (uint32_t i = 0; i < n_inputs; i++)
 80091a6:	2300      	movs	r3, #0
 80091a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091aa:	e00c      	b.n	80091c6 <DCT_Init+0x186>
      {
        M[i] = normalizer;
 80091ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	69fa      	ldr	r2, [r7, #28]
 80091b2:	18d4      	adds	r4, r2, r3
 80091b4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80091b8:	f7f7 fd26 	bl	8000c08 <__aeabi_d2f>
 80091bc:	4603      	mov	r3, r0
 80091be:	6023      	str	r3, [r4, #0]
      for (uint32_t i = 0; i < n_inputs; i++)
 80091c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091c2:	3301      	adds	r3, #1
 80091c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80091c8:	6a3b      	ldr	r3, [r7, #32]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	d3ee      	bcc.n	80091ac <DCT_Init+0x16c>
      }
      normalizer = 2.0 / sqrt(2 * n_inputs);
 80091ce:	6a3b      	ldr	r3, [r7, #32]
 80091d0:	005b      	lsls	r3, r3, #1
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7f7 f9a6 	bl	8000524 <__aeabi_ui2d>
 80091d8:	4602      	mov	r2, r0
 80091da:	460b      	mov	r3, r1
 80091dc:	ec43 2b10 	vmov	d0, r2, r3
 80091e0:	f00b fdd4 	bl	8014d8c <sqrt>
 80091e4:	ec53 2b10 	vmov	r2, r3, d0
 80091e8:	f04f 0000 	mov.w	r0, #0
 80091ec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80091f0:	f7f7 fb3c 	bl	800086c <__aeabi_ddiv>
 80091f4:	4602      	mov	r2, r0
 80091f6:	460b      	mov	r3, r1
 80091f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
      for (uint32_t i = 1; i < n_filters; i++)
 80091fc:	2301      	movs	r3, #1
 80091fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8009200:	e056      	b.n	80092b0 <DCT_Init+0x270>
      {
        for (uint32_t j = 0; j < n_inputs; j++)
 8009202:	2300      	movs	r3, #0
 8009204:	647b      	str	r3, [r7, #68]	; 0x44
 8009206:	e04c      	b.n	80092a2 <DCT_Init+0x262>
        {
          sample = M_PI * (j + 0.5) / n_inputs;
 8009208:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800920a:	f7f7 f98b 	bl	8000524 <__aeabi_ui2d>
 800920e:	f04f 0200 	mov.w	r2, #0
 8009212:	4b6b      	ldr	r3, [pc, #428]	; (80093c0 <DCT_Init+0x380>)
 8009214:	f7f7 f84a 	bl	80002ac <__adddf3>
 8009218:	4602      	mov	r2, r0
 800921a:	460b      	mov	r3, r1
 800921c:	4610      	mov	r0, r2
 800921e:	4619      	mov	r1, r3
 8009220:	a365      	add	r3, pc, #404	; (adr r3, 80093b8 <DCT_Init+0x378>)
 8009222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009226:	f7f7 f9f7 	bl	8000618 <__aeabi_dmul>
 800922a:	4602      	mov	r2, r0
 800922c:	460b      	mov	r3, r1
 800922e:	4614      	mov	r4, r2
 8009230:	461d      	mov	r5, r3
 8009232:	6a38      	ldr	r0, [r7, #32]
 8009234:	f7f7 f976 	bl	8000524 <__aeabi_ui2d>
 8009238:	4602      	mov	r2, r0
 800923a:	460b      	mov	r3, r1
 800923c:	4620      	mov	r0, r4
 800923e:	4629      	mov	r1, r5
 8009240:	f7f7 fb14 	bl	800086c <__aeabi_ddiv>
 8009244:	4602      	mov	r2, r0
 8009246:	460b      	mov	r3, r1
 8009248:	e9c7 2302 	strd	r2, r3, [r7, #8]
          M[i * n_inputs + j] = normalizer * cos(sample * i);
 800924c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800924e:	f7f7 f969 	bl	8000524 <__aeabi_ui2d>
 8009252:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009256:	f7f7 f9df 	bl	8000618 <__aeabi_dmul>
 800925a:	4602      	mov	r2, r0
 800925c:	460b      	mov	r3, r1
 800925e:	ec43 2b17 	vmov	d7, r2, r3
 8009262:	eeb0 0a47 	vmov.f32	s0, s14
 8009266:	eef0 0a67 	vmov.f32	s1, s15
 800926a:	f00b fd11 	bl	8014c90 <cos>
 800926e:	ec51 0b10 	vmov	r0, r1, d0
 8009272:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009276:	f7f7 f9cf 	bl	8000618 <__aeabi_dmul>
 800927a:	4602      	mov	r2, r0
 800927c:	460b      	mov	r3, r1
 800927e:	4610      	mov	r0, r2
 8009280:	4619      	mov	r1, r3
 8009282:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009284:	6a3a      	ldr	r2, [r7, #32]
 8009286:	fb02 f203 	mul.w	r2, r2, r3
 800928a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800928c:	4413      	add	r3, r2
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	69fa      	ldr	r2, [r7, #28]
 8009292:	18d4      	adds	r4, r2, r3
 8009294:	f7f7 fcb8 	bl	8000c08 <__aeabi_d2f>
 8009298:	4603      	mov	r3, r0
 800929a:	6023      	str	r3, [r4, #0]
        for (uint32_t j = 0; j < n_inputs; j++)
 800929c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800929e:	3301      	adds	r3, #1
 80092a0:	647b      	str	r3, [r7, #68]	; 0x44
 80092a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80092a4:	6a3b      	ldr	r3, [r7, #32]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d3ae      	bcc.n	8009208 <DCT_Init+0x1c8>
      for (uint32_t i = 1; i < n_filters; i++)
 80092aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092ac:	3301      	adds	r3, #1
 80092ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80092b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80092b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d3a4      	bcc.n	8009202 <DCT_Init+0x1c2>
        }
      }
      status = 0;
 80092b8:	2300      	movs	r3, #0
 80092ba:	65fb      	str	r3, [r7, #92]	; 0x5c
      break;
 80092bc:	e189      	b.n	80095d2 <DCT_Init+0x592>

    case DCT_TYPE_II_SCALED:
      normalizer = 2.0 / sqrt(2 * n_inputs);
 80092be:	6a3b      	ldr	r3, [r7, #32]
 80092c0:	005b      	lsls	r3, r3, #1
 80092c2:	4618      	mov	r0, r3
 80092c4:	f7f7 f92e 	bl	8000524 <__aeabi_ui2d>
 80092c8:	4602      	mov	r2, r0
 80092ca:	460b      	mov	r3, r1
 80092cc:	ec43 2b10 	vmov	d0, r2, r3
 80092d0:	f00b fd5c 	bl	8014d8c <sqrt>
 80092d4:	ec53 2b10 	vmov	r2, r3, d0
 80092d8:	f04f 0000 	mov.w	r0, #0
 80092dc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80092e0:	f7f7 fac4 	bl	800086c <__aeabi_ddiv>
 80092e4:	4602      	mov	r2, r0
 80092e6:	460b      	mov	r3, r1
 80092e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
      for (uint32_t i = 0; i < n_filters; i++)
 80092ec:	2300      	movs	r3, #0
 80092ee:	643b      	str	r3, [r7, #64]	; 0x40
 80092f0:	e056      	b.n	80093a0 <DCT_Init+0x360>
      {
        for (uint32_t j = 0; j < n_inputs; j++)
 80092f2:	2300      	movs	r3, #0
 80092f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092f6:	e04c      	b.n	8009392 <DCT_Init+0x352>
        {
          sample = M_PI * (j + 0.5) / n_inputs;
 80092f8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80092fa:	f7f7 f913 	bl	8000524 <__aeabi_ui2d>
 80092fe:	f04f 0200 	mov.w	r2, #0
 8009302:	4b2f      	ldr	r3, [pc, #188]	; (80093c0 <DCT_Init+0x380>)
 8009304:	f7f6 ffd2 	bl	80002ac <__adddf3>
 8009308:	4602      	mov	r2, r0
 800930a:	460b      	mov	r3, r1
 800930c:	4610      	mov	r0, r2
 800930e:	4619      	mov	r1, r3
 8009310:	a329      	add	r3, pc, #164	; (adr r3, 80093b8 <DCT_Init+0x378>)
 8009312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009316:	f7f7 f97f 	bl	8000618 <__aeabi_dmul>
 800931a:	4602      	mov	r2, r0
 800931c:	460b      	mov	r3, r1
 800931e:	4614      	mov	r4, r2
 8009320:	461d      	mov	r5, r3
 8009322:	6a38      	ldr	r0, [r7, #32]
 8009324:	f7f7 f8fe 	bl	8000524 <__aeabi_ui2d>
 8009328:	4602      	mov	r2, r0
 800932a:	460b      	mov	r3, r1
 800932c:	4620      	mov	r0, r4
 800932e:	4629      	mov	r1, r5
 8009330:	f7f7 fa9c 	bl	800086c <__aeabi_ddiv>
 8009334:	4602      	mov	r2, r0
 8009336:	460b      	mov	r3, r1
 8009338:	e9c7 2302 	strd	r2, r3, [r7, #8]
          M[i * n_inputs + j] = normalizer * cos(sample * i);
 800933c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800933e:	f7f7 f8f1 	bl	8000524 <__aeabi_ui2d>
 8009342:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009346:	f7f7 f967 	bl	8000618 <__aeabi_dmul>
 800934a:	4602      	mov	r2, r0
 800934c:	460b      	mov	r3, r1
 800934e:	ec43 2b17 	vmov	d7, r2, r3
 8009352:	eeb0 0a47 	vmov.f32	s0, s14
 8009356:	eef0 0a67 	vmov.f32	s1, s15
 800935a:	f00b fc99 	bl	8014c90 <cos>
 800935e:	ec51 0b10 	vmov	r0, r1, d0
 8009362:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009366:	f7f7 f957 	bl	8000618 <__aeabi_dmul>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4610      	mov	r0, r2
 8009370:	4619      	mov	r1, r3
 8009372:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009374:	6a3a      	ldr	r2, [r7, #32]
 8009376:	fb02 f203 	mul.w	r2, r2, r3
 800937a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800937c:	4413      	add	r3, r2
 800937e:	009b      	lsls	r3, r3, #2
 8009380:	69fa      	ldr	r2, [r7, #28]
 8009382:	18d4      	adds	r4, r2, r3
 8009384:	f7f7 fc40 	bl	8000c08 <__aeabi_d2f>
 8009388:	4603      	mov	r3, r0
 800938a:	6023      	str	r3, [r4, #0]
        for (uint32_t j = 0; j < n_inputs; j++)
 800938c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800938e:	3301      	adds	r3, #1
 8009390:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009392:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009394:	6a3b      	ldr	r3, [r7, #32]
 8009396:	429a      	cmp	r2, r3
 8009398:	d3ae      	bcc.n	80092f8 <DCT_Init+0x2b8>
      for (uint32_t i = 0; i < n_filters; i++)
 800939a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800939c:	3301      	adds	r3, #1
 800939e:	643b      	str	r3, [r7, #64]	; 0x40
 80093a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80093a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d3a4      	bcc.n	80092f2 <DCT_Init+0x2b2>
        }
      }
      status = 0;
 80093a8:	2300      	movs	r3, #0
 80093aa:	65fb      	str	r3, [r7, #92]	; 0x5c
      break;
 80093ac:	e111      	b.n	80095d2 <DCT_Init+0x592>

    case DCT_TYPE_III:
      for (uint32_t i = 0; i < n_filters; i++)
 80093ae:	2300      	movs	r3, #0
 80093b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80093b2:	e063      	b.n	800947c <DCT_Init+0x43c>
 80093b4:	f3af 8000 	nop.w
 80093b8:	54442d18 	.word	0x54442d18
 80093bc:	400921fb 	.word	0x400921fb
 80093c0:	3fe00000 	.word	0x3fe00000
 80093c4:	3ff00000 	.word	0x3ff00000
      {
        sample = M_PI * (i + shift + 0.5) / n_inputs;
 80093c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80093cc:	4413      	add	r3, r2
 80093ce:	4618      	mov	r0, r3
 80093d0:	f7f7 f8a8 	bl	8000524 <__aeabi_ui2d>
 80093d4:	f04f 0200 	mov.w	r2, #0
 80093d8:	4b83      	ldr	r3, [pc, #524]	; (80095e8 <DCT_Init+0x5a8>)
 80093da:	f7f6 ff67 	bl	80002ac <__adddf3>
 80093de:	4602      	mov	r2, r0
 80093e0:	460b      	mov	r3, r1
 80093e2:	4610      	mov	r0, r2
 80093e4:	4619      	mov	r1, r3
 80093e6:	a37e      	add	r3, pc, #504	; (adr r3, 80095e0 <DCT_Init+0x5a0>)
 80093e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ec:	f7f7 f914 	bl	8000618 <__aeabi_dmul>
 80093f0:	4602      	mov	r2, r0
 80093f2:	460b      	mov	r3, r1
 80093f4:	4614      	mov	r4, r2
 80093f6:	461d      	mov	r5, r3
 80093f8:	6a38      	ldr	r0, [r7, #32]
 80093fa:	f7f7 f893 	bl	8000524 <__aeabi_ui2d>
 80093fe:	4602      	mov	r2, r0
 8009400:	460b      	mov	r3, r1
 8009402:	4620      	mov	r0, r4
 8009404:	4629      	mov	r1, r5
 8009406:	f7f7 fa31 	bl	800086c <__aeabi_ddiv>
 800940a:	4602      	mov	r2, r0
 800940c:	460b      	mov	r3, r1
 800940e:	e9c7 2302 	strd	r2, r3, [r7, #8]
        for (uint32_t j = 0; j < n_inputs; j++)
 8009412:	2300      	movs	r3, #0
 8009414:	637b      	str	r3, [r7, #52]	; 0x34
 8009416:	e02a      	b.n	800946e <DCT_Init+0x42e>
        {
          M[i * n_inputs + j] = 2.0 * cos(sample * j);
 8009418:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800941a:	f7f7 f883 	bl	8000524 <__aeabi_ui2d>
 800941e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009422:	f7f7 f8f9 	bl	8000618 <__aeabi_dmul>
 8009426:	4602      	mov	r2, r0
 8009428:	460b      	mov	r3, r1
 800942a:	ec43 2b17 	vmov	d7, r2, r3
 800942e:	eeb0 0a47 	vmov.f32	s0, s14
 8009432:	eef0 0a67 	vmov.f32	s1, s15
 8009436:	f00b fc2b 	bl	8014c90 <cos>
 800943a:	ec51 0b10 	vmov	r0, r1, d0
 800943e:	4602      	mov	r2, r0
 8009440:	460b      	mov	r3, r1
 8009442:	f7f6 ff33 	bl	80002ac <__adddf3>
 8009446:	4602      	mov	r2, r0
 8009448:	460b      	mov	r3, r1
 800944a:	4610      	mov	r0, r2
 800944c:	4619      	mov	r1, r3
 800944e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009450:	6a3a      	ldr	r2, [r7, #32]
 8009452:	fb02 f203 	mul.w	r2, r2, r3
 8009456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009458:	4413      	add	r3, r2
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	69fa      	ldr	r2, [r7, #28]
 800945e:	18d4      	adds	r4, r2, r3
 8009460:	f7f7 fbd2 	bl	8000c08 <__aeabi_d2f>
 8009464:	4603      	mov	r3, r0
 8009466:	6023      	str	r3, [r4, #0]
        for (uint32_t j = 0; j < n_inputs; j++)
 8009468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800946a:	3301      	adds	r3, #1
 800946c:	637b      	str	r3, [r7, #52]	; 0x34
 800946e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009470:	6a3b      	ldr	r3, [r7, #32]
 8009472:	429a      	cmp	r2, r3
 8009474:	d3d0      	bcc.n	8009418 <DCT_Init+0x3d8>
      for (uint32_t i = 0; i < n_filters; i++)
 8009476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009478:	3301      	adds	r3, #1
 800947a:	63bb      	str	r3, [r7, #56]	; 0x38
 800947c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800947e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009480:	429a      	cmp	r2, r3
 8009482:	d3a1      	bcc.n	80093c8 <DCT_Init+0x388>
        }
      }
      status = 0;
 8009484:	2300      	movs	r3, #0
 8009486:	65fb      	str	r3, [r7, #92]	; 0x5c
      break;
 8009488:	e0a3      	b.n	80095d2 <DCT_Init+0x592>

    case DCT_TYPE_III_ORTHO:
      normalizer = 1.0 / sqrt(n_inputs);
 800948a:	6a38      	ldr	r0, [r7, #32]
 800948c:	f7f7 f84a 	bl	8000524 <__aeabi_ui2d>
 8009490:	4602      	mov	r2, r0
 8009492:	460b      	mov	r3, r1
 8009494:	ec43 2b10 	vmov	d0, r2, r3
 8009498:	f00b fc78 	bl	8014d8c <sqrt>
 800949c:	ec53 2b10 	vmov	r2, r3, d0
 80094a0:	f04f 0000 	mov.w	r0, #0
 80094a4:	4951      	ldr	r1, [pc, #324]	; (80095ec <DCT_Init+0x5ac>)
 80094a6:	f7f7 f9e1 	bl	800086c <__aeabi_ddiv>
 80094aa:	4602      	mov	r2, r0
 80094ac:	460b      	mov	r3, r1
 80094ae:	e9c7 2304 	strd	r2, r3, [r7, #16]
      for (uint32_t i = 0; i < n_inputs; i++)
 80094b2:	2300      	movs	r3, #0
 80094b4:	633b      	str	r3, [r7, #48]	; 0x30
 80094b6:	e00c      	b.n	80094d2 <DCT_Init+0x492>
      {
        M[i] = normalizer;
 80094b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ba:	009b      	lsls	r3, r3, #2
 80094bc:	69fa      	ldr	r2, [r7, #28]
 80094be:	18d4      	adds	r4, r2, r3
 80094c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80094c4:	f7f7 fba0 	bl	8000c08 <__aeabi_d2f>
 80094c8:	4603      	mov	r3, r0
 80094ca:	6023      	str	r3, [r4, #0]
      for (uint32_t i = 0; i < n_inputs; i++)
 80094cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ce:	3301      	adds	r3, #1
 80094d0:	633b      	str	r3, [r7, #48]	; 0x30
 80094d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094d4:	6a3b      	ldr	r3, [r7, #32]
 80094d6:	429a      	cmp	r2, r3
 80094d8:	d3ee      	bcc.n	80094b8 <DCT_Init+0x478>
      }
      normalizer = sqrt(2.0 / n_inputs);
 80094da:	6a38      	ldr	r0, [r7, #32]
 80094dc:	f7f7 f822 	bl	8000524 <__aeabi_ui2d>
 80094e0:	4602      	mov	r2, r0
 80094e2:	460b      	mov	r3, r1
 80094e4:	f04f 0000 	mov.w	r0, #0
 80094e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80094ec:	f7f7 f9be 	bl	800086c <__aeabi_ddiv>
 80094f0:	4602      	mov	r2, r0
 80094f2:	460b      	mov	r3, r1
 80094f4:	ec43 2b17 	vmov	d7, r2, r3
 80094f8:	eeb0 0a47 	vmov.f32	s0, s14
 80094fc:	eef0 0a67 	vmov.f32	s1, s15
 8009500:	f00b fc44 	bl	8014d8c <sqrt>
 8009504:	ed87 0b04 	vstr	d0, [r7, #16]
      for (uint32_t i = 0; i < n_filters; i++)
 8009508:	2300      	movs	r3, #0
 800950a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800950c:	e056      	b.n	80095bc <DCT_Init+0x57c>
      {
        for (uint32_t j = 1; j < n_inputs; j++)
 800950e:	2301      	movs	r3, #1
 8009510:	62bb      	str	r3, [r7, #40]	; 0x28
 8009512:	e04c      	b.n	80095ae <DCT_Init+0x56e>
        {
          sample = M_PI * (i + 0.5) / n_inputs;
 8009514:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009516:	f7f7 f805 	bl	8000524 <__aeabi_ui2d>
 800951a:	f04f 0200 	mov.w	r2, #0
 800951e:	4b32      	ldr	r3, [pc, #200]	; (80095e8 <DCT_Init+0x5a8>)
 8009520:	f7f6 fec4 	bl	80002ac <__adddf3>
 8009524:	4602      	mov	r2, r0
 8009526:	460b      	mov	r3, r1
 8009528:	4610      	mov	r0, r2
 800952a:	4619      	mov	r1, r3
 800952c:	a32c      	add	r3, pc, #176	; (adr r3, 80095e0 <DCT_Init+0x5a0>)
 800952e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009532:	f7f7 f871 	bl	8000618 <__aeabi_dmul>
 8009536:	4602      	mov	r2, r0
 8009538:	460b      	mov	r3, r1
 800953a:	4614      	mov	r4, r2
 800953c:	461d      	mov	r5, r3
 800953e:	6a38      	ldr	r0, [r7, #32]
 8009540:	f7f6 fff0 	bl	8000524 <__aeabi_ui2d>
 8009544:	4602      	mov	r2, r0
 8009546:	460b      	mov	r3, r1
 8009548:	4620      	mov	r0, r4
 800954a:	4629      	mov	r1, r5
 800954c:	f7f7 f98e 	bl	800086c <__aeabi_ddiv>
 8009550:	4602      	mov	r2, r0
 8009552:	460b      	mov	r3, r1
 8009554:	e9c7 2302 	strd	r2, r3, [r7, #8]
          M[i * n_inputs + j] = cos(sample * j) * normalizer;
 8009558:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800955a:	f7f6 ffe3 	bl	8000524 <__aeabi_ui2d>
 800955e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009562:	f7f7 f859 	bl	8000618 <__aeabi_dmul>
 8009566:	4602      	mov	r2, r0
 8009568:	460b      	mov	r3, r1
 800956a:	ec43 2b17 	vmov	d7, r2, r3
 800956e:	eeb0 0a47 	vmov.f32	s0, s14
 8009572:	eef0 0a67 	vmov.f32	s1, s15
 8009576:	f00b fb8b 	bl	8014c90 <cos>
 800957a:	ec51 0b10 	vmov	r0, r1, d0
 800957e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009582:	f7f7 f849 	bl	8000618 <__aeabi_dmul>
 8009586:	4602      	mov	r2, r0
 8009588:	460b      	mov	r3, r1
 800958a:	4610      	mov	r0, r2
 800958c:	4619      	mov	r1, r3
 800958e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009590:	6a3a      	ldr	r2, [r7, #32]
 8009592:	fb02 f203 	mul.w	r2, r2, r3
 8009596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009598:	4413      	add	r3, r2
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	69fa      	ldr	r2, [r7, #28]
 800959e:	18d4      	adds	r4, r2, r3
 80095a0:	f7f7 fb32 	bl	8000c08 <__aeabi_d2f>
 80095a4:	4603      	mov	r3, r0
 80095a6:	6023      	str	r3, [r4, #0]
        for (uint32_t j = 1; j < n_inputs; j++)
 80095a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095aa:	3301      	adds	r3, #1
 80095ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80095ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095b0:	6a3b      	ldr	r3, [r7, #32]
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d3ae      	bcc.n	8009514 <DCT_Init+0x4d4>
      for (uint32_t i = 0; i < n_filters; i++)
 80095b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b8:	3301      	adds	r3, #1
 80095ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80095bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d3a4      	bcc.n	800950e <DCT_Init+0x4ce>
        }
      }
      status = 0;
 80095c4:	2300      	movs	r3, #0
 80095c6:	65fb      	str	r3, [r7, #92]	; 0x5c
      break;
 80095c8:	e003      	b.n	80095d2 <DCT_Init+0x592>

    default:
      /* Other DCT types not implemented or unsupported */
      status = -1;
 80095ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80095ce:	65fb      	str	r3, [r7, #92]	; 0x5c
      break;
 80095d0:	bf00      	nop
  }

  return status;
 80095d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3760      	adds	r7, #96	; 0x60
 80095d8:	46bd      	mov	sp, r7
 80095da:	bdb0      	pop	{r4, r5, r7, pc}
 80095dc:	f3af 8000 	nop.w
 80095e0:	54442d18 	.word	0x54442d18
 80095e4:	400921fb 	.word	0x400921fb
 80095e8:	3fe00000 	.word	0x3fe00000
 80095ec:	3ff00000 	.word	0x3ff00000

080095f0 <DCT>:
 * @param      *pIn  points to state buffer.
 * @param      *pOut points to the output buffer.
 * @return none.
 */
void DCT(DCT_InstanceTypeDef *S, float32_t *pIn, float32_t *pOut)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b095      	sub	sp, #84	; 0x54
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	607a      	str	r2, [r7, #4]
  float32_t sum;
  uint32_t n_inputs = S->NumInputs;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	61fb      	str	r3, [r7, #28]
  uint32_t n_filters = S->NumFilters;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	61bb      	str	r3, [r7, #24]

#ifndef USE_NAIVE_DCT
  float32_t *cosFact = S->pDCTCoefs;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	691b      	ldr	r3, [r3, #16]
 800960c:	617b      	str	r3, [r7, #20]
#else
  float32_t normalizer;
#endif /* USE_NAIVE_DCT */

  /* Compute DCT matrix coefficients */
  switch (S->Type)
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	7a1b      	ldrb	r3, [r3, #8]
 8009612:	3b01      	subs	r3, #1
 8009614:	2b04      	cmp	r3, #4
 8009616:	f200 8175 	bhi.w	8009904 <DCT+0x314>
 800961a:	a201      	add	r2, pc, #4	; (adr r2, 8009620 <DCT+0x30>)
 800961c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009620:	08009635 	.word	0x08009635
 8009624:	080096b3 	.word	0x080096b3
 8009628:	08009777 	.word	0x08009777
 800962c:	080097f5 	.word	0x080097f5
 8009630:	08009875 	.word	0x08009875
          sum += pIn[n] * cos(M_PI * k * (n + 0.5) / n_inputs);
        }
        pOut[k] = 2.0f * sum;
      }
    #else
      for (uint32_t k = 0; k < n_filters; k++)
 8009634:	2300      	movs	r3, #0
 8009636:	64bb      	str	r3, [r7, #72]	; 0x48
 8009638:	e036      	b.n	80096a8 <DCT+0xb8>
      {
        pOut[k] = 0.0f;
 800963a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800963c:	009b      	lsls	r3, r3, #2
 800963e:	687a      	ldr	r2, [r7, #4]
 8009640:	4413      	add	r3, r2
 8009642:	f04f 0200 	mov.w	r2, #0
 8009646:	601a      	str	r2, [r3, #0]
        row = k * n_inputs;
 8009648:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800964a:	69fa      	ldr	r2, [r7, #28]
 800964c:	fb02 f303 	mul.w	r3, r2, r3
 8009650:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 0; n < n_inputs; n++)
 8009652:	2300      	movs	r3, #0
 8009654:	647b      	str	r3, [r7, #68]	; 0x44
 8009656:	e020      	b.n	800969a <DCT+0xaa>
        {
          // pOut[k] += pIn[n] * 2.0f * cos(M_PI * k * (n + 0.5) / n_inputs);
          pOut[k] += pIn[n] * cosFact[row + n];
 8009658:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	687a      	ldr	r2, [r7, #4]
 800965e:	4413      	add	r3, r2
 8009660:	ed93 7a00 	vldr	s14, [r3]
 8009664:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	68ba      	ldr	r2, [r7, #8]
 800966a:	4413      	add	r3, r2
 800966c:	edd3 6a00 	vldr	s13, [r3]
 8009670:	693a      	ldr	r2, [r7, #16]
 8009672:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009674:	4413      	add	r3, r2
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	697a      	ldr	r2, [r7, #20]
 800967a:	4413      	add	r3, r2
 800967c:	edd3 7a00 	vldr	s15, [r3]
 8009680:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009684:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009686:	009b      	lsls	r3, r3, #2
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	4413      	add	r3, r2
 800968c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009690:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t n = 0; n < n_inputs; n++)
 8009694:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009696:	3301      	adds	r3, #1
 8009698:	647b      	str	r3, [r7, #68]	; 0x44
 800969a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	429a      	cmp	r2, r3
 80096a0:	d3da      	bcc.n	8009658 <DCT+0x68>
      for (uint32_t k = 0; k < n_filters; k++)
 80096a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096a4:	3301      	adds	r3, #1
 80096a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80096a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80096aa:	69bb      	ldr	r3, [r7, #24]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d3c4      	bcc.n	800963a <DCT+0x4a>
        }
      }
    #endif /* USE_NAIVE_DCT */
      break;
 80096b0:	e129      	b.n	8009906 <DCT+0x316>
          sum += pIn[n] * cos(M_PI * k * (n + 0.5) / n_inputs);
        }
        pOut[k] = normalizer * 2.0f * sum;
      }
    #else
      sum = 0.0f;
 80096b2:	f04f 0300 	mov.w	r3, #0
 80096b6:	64fb      	str	r3, [r7, #76]	; 0x4c
      for (uint32_t n = 0; n < n_inputs; n++)
 80096b8:	2300      	movs	r3, #0
 80096ba:	643b      	str	r3, [r7, #64]	; 0x40
 80096bc:	e00e      	b.n	80096dc <DCT+0xec>
      {
        sum += pIn[n];
 80096be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	68ba      	ldr	r2, [r7, #8]
 80096c4:	4413      	add	r3, r2
 80096c6:	edd3 7a00 	vldr	s15, [r3]
 80096ca:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80096ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096d2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
      for (uint32_t n = 0; n < n_inputs; n++)
 80096d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096d8:	3301      	adds	r3, #1
 80096da:	643b      	str	r3, [r7, #64]	; 0x40
 80096dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80096de:	69fb      	ldr	r3, [r7, #28]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d3ec      	bcc.n	80096be <DCT+0xce>
      }
      pOut[0] = cosFact[0] * sum;
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	ed93 7a00 	vldr	s14, [r3]
 80096ea:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80096ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	edc3 7a00 	vstr	s15, [r3]
      for (uint32_t k = 1; k < n_filters; k++)
 80096f8:	2301      	movs	r3, #1
 80096fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096fc:	e036      	b.n	800976c <DCT+0x17c>
      {
        pOut[k] = 0.0f;
 80096fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	687a      	ldr	r2, [r7, #4]
 8009704:	4413      	add	r3, r2
 8009706:	f04f 0200 	mov.w	r2, #0
 800970a:	601a      	str	r2, [r3, #0]
        row = k * n_inputs;
 800970c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800970e:	69fa      	ldr	r2, [r7, #28]
 8009710:	fb02 f303 	mul.w	r3, r2, r3
 8009714:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 0; n < n_inputs; n++)
 8009716:	2300      	movs	r3, #0
 8009718:	63bb      	str	r3, [r7, #56]	; 0x38
 800971a:	e020      	b.n	800975e <DCT+0x16e>
        {
          // pOut[k] += 2.0f / sqrtf(2 * n_inputs) * pIn[n] * cosf(M_PI * k * (n + 0.5) / n_inputs);
          pOut[k] += pIn[n] * cosFact[row + n];
 800971c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800971e:	009b      	lsls	r3, r3, #2
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	4413      	add	r3, r2
 8009724:	ed93 7a00 	vldr	s14, [r3]
 8009728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	4413      	add	r3, r2
 8009730:	edd3 6a00 	vldr	s13, [r3]
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009738:	4413      	add	r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	697a      	ldr	r2, [r7, #20]
 800973e:	4413      	add	r3, r2
 8009740:	edd3 7a00 	vldr	s15, [r3]
 8009744:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009748:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	687a      	ldr	r2, [r7, #4]
 800974e:	4413      	add	r3, r2
 8009750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009754:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t n = 0; n < n_inputs; n++)
 8009758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800975a:	3301      	adds	r3, #1
 800975c:	63bb      	str	r3, [r7, #56]	; 0x38
 800975e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009760:	69fb      	ldr	r3, [r7, #28]
 8009762:	429a      	cmp	r2, r3
 8009764:	d3da      	bcc.n	800971c <DCT+0x12c>
      for (uint32_t k = 1; k < n_filters; k++)
 8009766:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009768:	3301      	adds	r3, #1
 800976a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800976c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800976e:	69bb      	ldr	r3, [r7, #24]
 8009770:	429a      	cmp	r2, r3
 8009772:	d3c4      	bcc.n	80096fe <DCT+0x10e>
        }
      }
    #endif /* USE_NAIVE_DCT */
      break;
 8009774:	e0c7      	b.n	8009906 <DCT+0x316>
          sum += pIn[n] * cos(M_PI * k * (n + 0.5) / n_inputs);
        }
        pOut[k] = normalizer * sum;
      }
    #else
      for (uint32_t k = 0; k < n_filters; k++)
 8009776:	2300      	movs	r3, #0
 8009778:	637b      	str	r3, [r7, #52]	; 0x34
 800977a:	e036      	b.n	80097ea <DCT+0x1fa>
      {
        pOut[k] = 0.0f;
 800977c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	4413      	add	r3, r2
 8009784:	f04f 0200 	mov.w	r2, #0
 8009788:	601a      	str	r2, [r3, #0]
        row = k * n_inputs;
 800978a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800978c:	69fa      	ldr	r2, [r7, #28]
 800978e:	fb02 f303 	mul.w	r3, r2, r3
 8009792:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 0; n < n_inputs; n++)
 8009794:	2300      	movs	r3, #0
 8009796:	633b      	str	r3, [r7, #48]	; 0x30
 8009798:	e020      	b.n	80097dc <DCT+0x1ec>
        {
          // pOut[k] += pIn[n] * 2.0f * cos(M_PI * k * (n + 0.5) / n_inputs);
          pOut[k] += pIn[n] * cosFact[row + n];
 800979a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800979c:	009b      	lsls	r3, r3, #2
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	4413      	add	r3, r2
 80097a2:	ed93 7a00 	vldr	s14, [r3]
 80097a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	68ba      	ldr	r2, [r7, #8]
 80097ac:	4413      	add	r3, r2
 80097ae:	edd3 6a00 	vldr	s13, [r3]
 80097b2:	693a      	ldr	r2, [r7, #16]
 80097b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b6:	4413      	add	r3, r2
 80097b8:	009b      	lsls	r3, r3, #2
 80097ba:	697a      	ldr	r2, [r7, #20]
 80097bc:	4413      	add	r3, r2
 80097be:	edd3 7a00 	vldr	s15, [r3]
 80097c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80097c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097c8:	009b      	lsls	r3, r3, #2
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	4413      	add	r3, r2
 80097ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097d2:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t n = 0; n < n_inputs; n++)
 80097d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097d8:	3301      	adds	r3, #1
 80097da:	633b      	str	r3, [r7, #48]	; 0x30
 80097dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d3da      	bcc.n	800979a <DCT+0x1aa>
      for (uint32_t k = 0; k < n_filters; k++)
 80097e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097e6:	3301      	adds	r3, #1
 80097e8:	637b      	str	r3, [r7, #52]	; 0x34
 80097ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d3c4      	bcc.n	800977c <DCT+0x18c>
        }
      }
    #endif /* USE_NAIVE_DCT */
      break;
 80097f2:	e088      	b.n	8009906 <DCT+0x316>
          sum += pIn[n] * cos(M_PI * (k + 0.5) * n / n_inputs);
        }
        pOut[k] = pIn[0] + 2.0f * sum;
      }
    #else
      for (uint32_t k = 0; k < n_filters; k++)
 80097f4:	2300      	movs	r3, #0
 80097f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097f8:	e037      	b.n	800986a <DCT+0x27a>
      {
        sum = 0.0f;
 80097fa:	f04f 0300 	mov.w	r3, #0
 80097fe:	64fb      	str	r3, [r7, #76]	; 0x4c
        row = k * n_inputs;
 8009800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009802:	69fa      	ldr	r2, [r7, #28]
 8009804:	fb02 f303 	mul.w	r3, r2, r3
 8009808:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 1; n < n_inputs; n++)
 800980a:	2301      	movs	r3, #1
 800980c:	62bb      	str	r3, [r7, #40]	; 0x28
 800980e:	e018      	b.n	8009842 <DCT+0x252>
        {
          // sum += pIn[n] * cos(M_PI * (k + 0.5) * n / n_inputs);
          sum += pIn[n] * cosFact[row + n];
 8009810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	68ba      	ldr	r2, [r7, #8]
 8009816:	4413      	add	r3, r2
 8009818:	ed93 7a00 	vldr	s14, [r3]
 800981c:	693a      	ldr	r2, [r7, #16]
 800981e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009820:	4413      	add	r3, r2
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	697a      	ldr	r2, [r7, #20]
 8009826:	4413      	add	r3, r2
 8009828:	edd3 7a00 	vldr	s15, [r3]
 800982c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009830:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009834:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009838:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        for (uint32_t n = 1; n < n_inputs; n++)
 800983c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800983e:	3301      	adds	r3, #1
 8009840:	62bb      	str	r3, [r7, #40]	; 0x28
 8009842:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	429a      	cmp	r2, r3
 8009848:	d3e2      	bcc.n	8009810 <DCT+0x220>
        }
        pOut[k] = pIn[0] + sum;
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	ed93 7a00 	vldr	s14, [r3]
 8009850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009852:	009b      	lsls	r3, r3, #2
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	4413      	add	r3, r2
 8009858:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800985c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009860:	edc3 7a00 	vstr	s15, [r3]
      for (uint32_t k = 0; k < n_filters; k++)
 8009864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009866:	3301      	adds	r3, #1
 8009868:	62fb      	str	r3, [r7, #44]	; 0x2c
 800986a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800986c:	69bb      	ldr	r3, [r7, #24]
 800986e:	429a      	cmp	r2, r3
 8009870:	d3c3      	bcc.n	80097fa <DCT+0x20a>
      }
    #endif /* USE_NAIVE_DCT */
      break;
 8009872:	e048      	b.n	8009906 <DCT+0x316>
          sum += pIn[n] * cos(M_PI * (k + 0.5) * n / n_inputs);
        }
        pOut[k] = pIn[0] / sqrtf(n_inputs) + sqrtf(2.0 / n_inputs) * sum;
      }
    #else
      sum = pIn[0] * cosFact[0];
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	ed93 7a00 	vldr	s14, [r3]
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	edd3 7a00 	vldr	s15, [r3]
 8009880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009884:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
      for (uint32_t k = 0; k < n_filters; k++)
 8009888:	2300      	movs	r3, #0
 800988a:	627b      	str	r3, [r7, #36]	; 0x24
 800988c:	e035      	b.n	80098fa <DCT+0x30a>
      {
        pOut[k] = sum;
 800988e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	4413      	add	r3, r2
 8009896:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009898:	601a      	str	r2, [r3, #0]
        row = k * n_inputs;
 800989a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989c:	69fa      	ldr	r2, [r7, #28]
 800989e:	fb02 f303 	mul.w	r3, r2, r3
 80098a2:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 1; n < n_inputs; n++)
 80098a4:	2301      	movs	r3, #1
 80098a6:	623b      	str	r3, [r7, #32]
 80098a8:	e020      	b.n	80098ec <DCT+0x2fc>
        {
          // pOut[k] += pIn[n] * sqrtf(2.0 / n_inputs) * cos(M_PI * (k + 0.5) * n / n_inputs);
          pOut[k] += pIn[n] * cosFact[row + n];
 80098aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	687a      	ldr	r2, [r7, #4]
 80098b0:	4413      	add	r3, r2
 80098b2:	ed93 7a00 	vldr	s14, [r3]
 80098b6:	6a3b      	ldr	r3, [r7, #32]
 80098b8:	009b      	lsls	r3, r3, #2
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	4413      	add	r3, r2
 80098be:	edd3 6a00 	vldr	s13, [r3]
 80098c2:	693a      	ldr	r2, [r7, #16]
 80098c4:	6a3b      	ldr	r3, [r7, #32]
 80098c6:	4413      	add	r3, r2
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	697a      	ldr	r2, [r7, #20]
 80098cc:	4413      	add	r3, r2
 80098ce:	edd3 7a00 	vldr	s15, [r3]
 80098d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80098d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	687a      	ldr	r2, [r7, #4]
 80098dc:	4413      	add	r3, r2
 80098de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098e2:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t n = 1; n < n_inputs; n++)
 80098e6:	6a3b      	ldr	r3, [r7, #32]
 80098e8:	3301      	adds	r3, #1
 80098ea:	623b      	str	r3, [r7, #32]
 80098ec:	6a3a      	ldr	r2, [r7, #32]
 80098ee:	69fb      	ldr	r3, [r7, #28]
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d3da      	bcc.n	80098aa <DCT+0x2ba>
      for (uint32_t k = 0; k < n_filters; k++)
 80098f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f6:	3301      	adds	r3, #1
 80098f8:	627b      	str	r3, [r7, #36]	; 0x24
 80098fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098fc:	69bb      	ldr	r3, [r7, #24]
 80098fe:	429a      	cmp	r2, r3
 8009900:	d3c5      	bcc.n	800988e <DCT+0x29e>
        }
      }
    #endif /* USE_NAIVE_DCT */
      break;
 8009902:	e000      	b.n	8009906 <DCT+0x316>

    default:
      break;
 8009904:	bf00      	nop
  }
}
 8009906:	bf00      	nop
 8009908:	3754      	adds	r7, #84	; 0x54
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr
 8009912:	bf00      	nop

08009914 <buf_to_float_normed>:
 * @param      *pInSignal   points to input signal buffer
 * @param      *pOutSignal  points to output signal buffer
 * @param      len          signal length
 */
void buf_to_float_normed(int16_t *pInSignal, float32_t *pOutSignal, uint32_t len)
{
 8009914:	b480      	push	{r7}
 8009916:	b087      	sub	sp, #28
 8009918:	af00      	add	r7, sp, #0
 800991a:	60f8      	str	r0, [r7, #12]
 800991c:	60b9      	str	r1, [r7, #8]
 800991e:	607a      	str	r2, [r7, #4]
  for (uint32_t i = 0; i < len; i++)
 8009920:	2300      	movs	r3, #0
 8009922:	617b      	str	r3, [r7, #20]
 8009924:	e016      	b.n	8009954 <buf_to_float_normed+0x40>
  {
    pOutSignal[i] = (float32_t) pInSignal[i] / (1 << 15);
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	005b      	lsls	r3, r3, #1
 800992a:	68fa      	ldr	r2, [r7, #12]
 800992c:	4413      	add	r3, r2
 800992e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009932:	ee07 3a90 	vmov	s15, r3
 8009936:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	68ba      	ldr	r2, [r7, #8]
 8009940:	4413      	add	r3, r2
 8009942:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800996c <buf_to_float_normed+0x58>
 8009946:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800994a:	edc3 7a00 	vstr	s15, [r3]
  for (uint32_t i = 0; i < len; i++)
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	3301      	adds	r3, #1
 8009952:	617b      	str	r3, [r7, #20]
 8009954:	697a      	ldr	r2, [r7, #20]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	429a      	cmp	r2, r3
 800995a:	d3e4      	bcc.n	8009926 <buf_to_float_normed+0x12>
  }
}
 800995c:	bf00      	nop
 800995e:	bf00      	nop
 8009960:	371c      	adds	r7, #28
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop
 800996c:	47000000 	.word	0x47000000

08009970 <SpectrogramColumn>:
 * @param      *pInSignal  points to the in-place input signal frame of length FFTLen.
 * @param      *pOutCol    points to  output Spectrogram column.
 * @return     None
 */
void SpectrogramColumn(SpectrogramTypeDef *S, float32_t *pInSignal, float32_t *pOutCol)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b08c      	sub	sp, #48	; 0x30
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	607a      	str	r2, [r7, #4]
  uint32_t frame_len = S->FrameLen;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	691b      	ldr	r3, [r3, #16]
 8009980:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t n_fft = S->FFTLen;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	695b      	ldr	r3, [r3, #20]
 8009986:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *scratch_buffer = S->pScratch;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	699b      	ldr	r3, [r3, #24]
 800998c:	623b      	str	r3, [r7, #32]
  float32_t first_energy;
  float32_t last_energy;

  /* In-place window application (on signal length, not entire n_fft) */
  /* @note: OK to typecast because hannWin content is not modified */
  arm_mult_f32(pInSignal, S->pWindow, pInSignal, frame_len);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	6899      	ldr	r1, [r3, #8]
 8009992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009994:	68ba      	ldr	r2, [r7, #8]
 8009996:	68b8      	ldr	r0, [r7, #8]
 8009998:	f7f9 f9cc 	bl	8002d34 <arm_mult_f32>

  /* Zero pad if signal frame length is shorter than n_fft */
  memset(&pInSignal[frame_len], 0, n_fft - frame_len);
 800999c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	68ba      	ldr	r2, [r7, #8]
 80099a2:	18d0      	adds	r0, r2, r3
 80099a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a8:	1ad3      	subs	r3, r2, r3
 80099aa:	461a      	mov	r2, r3
 80099ac:	2100      	movs	r1, #0
 80099ae:	f006 fd89 	bl	80104c4 <memset>

  /* FFT */
  arm_rfft_fast_f32(S->pRfft, pInSignal, scratch_buffer, 0);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	6818      	ldr	r0, [r3, #0]
 80099b6:	2300      	movs	r3, #0
 80099b8:	6a3a      	ldr	r2, [r7, #32]
 80099ba:	68b9      	ldr	r1, [r7, #8]
 80099bc:	f7fb fdca 	bl	8005554 <arm_rfft_fast_f32>

  /* Power spectrum */
  first_energy = scratch_buffer[0] * scratch_buffer[0];
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	ed93 7a00 	vldr	s14, [r3]
 80099c6:	6a3b      	ldr	r3, [r7, #32]
 80099c8:	edd3 7a00 	vldr	s15, [r3]
 80099cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099d0:	edc7 7a07 	vstr	s15, [r7, #28]
  last_energy = scratch_buffer[1] * scratch_buffer[1];
 80099d4:	6a3b      	ldr	r3, [r7, #32]
 80099d6:	3304      	adds	r3, #4
 80099d8:	ed93 7a00 	vldr	s14, [r3]
 80099dc:	6a3b      	ldr	r3, [r7, #32]
 80099de:	3304      	adds	r3, #4
 80099e0:	edd3 7a00 	vldr	s15, [r3]
 80099e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099e8:	edc7 7a06 	vstr	s15, [r7, #24]
  pOutCol[0] = first_energy;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	69fa      	ldr	r2, [r7, #28]
 80099f0:	601a      	str	r2, [r3, #0]
  arm_cmplx_mag_squared_f32(&scratch_buffer[2], &pOutCol[1], (n_fft / 2) - 1);
 80099f2:	6a3b      	ldr	r3, [r7, #32]
 80099f4:	f103 0008 	add.w	r0, r3, #8
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	1d19      	adds	r1, r3, #4
 80099fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fe:	085b      	lsrs	r3, r3, #1
 8009a00:	3b01      	subs	r3, #1
 8009a02:	461a      	mov	r2, r3
 8009a04:	f7f9 f9be 	bl	8002d84 <arm_cmplx_mag_squared_f32>
  pOutCol[n_fft / 2] = last_energy;
 8009a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a0a:	085b      	lsrs	r3, r3, #1
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	687a      	ldr	r2, [r7, #4]
 8009a10:	4413      	add	r3, r2
 8009a12:	69ba      	ldr	r2, [r7, #24]
 8009a14:	601a      	str	r2, [r3, #0]

  /* Magnitude spectrum */
  if (S->Type == SPECTRUM_TYPE_MAGNITUDE)
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	791b      	ldrb	r3, [r3, #4]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d12c      	bne.n	8009a78 <SpectrogramColumn+0x108>
  {
    for (uint32_t i = 0; i < (n_fft / 2) + 1; i++)
 8009a1e:	2300      	movs	r3, #0
 8009a20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a22:	e023      	b.n	8009a6c <SpectrogramColumn+0xfc>
    {
      arm_sqrt_f32(pOutCol[i], &pOutCol[i]);
 8009a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a26:	009b      	lsls	r3, r3, #2
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	4413      	add	r3, r2
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	6879      	ldr	r1, [r7, #4]
 8009a34:	440b      	add	r3, r1
 8009a36:	617a      	str	r2, [r7, #20]
 8009a38:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  const float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8009a3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8009a3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a46:	db09      	blt.n	8009a5c <SpectrogramColumn+0xec>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8009a48:	ed97 0a05 	vldr	s0, [r7, #20]
 8009a4c:	f00b fb14 	bl	8015078 <sqrtf>
 8009a50:	eef0 7a40 	vmov.f32	s15, s0
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 8009a5a:	e004      	b.n	8009a66 <SpectrogramColumn+0xf6>
    }
    else
    {
      *pOut = 0.0f;
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	f04f 0200 	mov.w	r2, #0
 8009a62:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8009a64:	bf00      	nop
    for (uint32_t i = 0; i < (n_fft / 2) + 1; i++)
 8009a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a68:	3301      	adds	r3, #1
 8009a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6e:	085b      	lsrs	r3, r3, #1
 8009a70:	3301      	adds	r3, #1
 8009a72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d3d5      	bcc.n	8009a24 <SpectrogramColumn+0xb4>
    }
  }
}
 8009a78:	bf00      	nop
 8009a7a:	3730      	adds	r7, #48	; 0x30
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <LogMelSpectrogramColumn>:
 * @param      *pInSignal  points to input signal frame of length FFTLen.
 * @param      *pOutCol    points to  output Log-Mel Spectrogram column.
 * @return     None
 */
void LogMelSpectrogramColumn(LogMelSpectrogramTypeDef *S, float32_t *pInSignal, float32_t *pOutCol)
{
 8009a80:	b590      	push	{r4, r7, lr}
 8009a82:	b08f      	sub	sp, #60	; 0x3c
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	60b9      	str	r1, [r7, #8]
 8009a8a:	607a      	str	r2, [r7, #4]
  uint32_t n_mels = S->MelSpectrogramConf->MelFilter->NumMels;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	691b      	ldr	r3, [r3, #16]
 8009a94:	623b      	str	r3, [r7, #32]
  float32_t top_dB = S->TopdB;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	68db      	ldr	r3, [r3, #12]
 8009a9a:	61fb      	str	r3, [r7, #28]
  float32_t ref = S->Ref;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	61bb      	str	r3, [r7, #24]
  float32_t *tmp_buffer = S->MelSpectrogramConf->SpectrogramConf->pScratch;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	699b      	ldr	r3, [r3, #24]
 8009aaa:	617b      	str	r3, [r7, #20]

  SpectrogramColumn(S->MelSpectrogramConf->SpectrogramConf, pInSignal, tmp_buffer);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	697a      	ldr	r2, [r7, #20]
 8009ab4:	68b9      	ldr	r1, [r7, #8]
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f7ff ff5a 	bl	8009970 <SpectrogramColumn>

  /* Mel Filter Banks Application to power spectrum column */
  MelFilterbank(S->MelSpectrogramConf->MelFilter, tmp_buffer, pOutCol);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	6979      	ldr	r1, [r7, #20]
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f000 fa64 	bl	8009f94 <MelFilterbank>

  /* Scaling */
  for (uint32_t i = 0; i < n_mels; i++) {
 8009acc:	2300      	movs	r3, #0
 8009ace:	637b      	str	r3, [r7, #52]	; 0x34
 8009ad0:	e012      	b.n	8009af8 <LogMelSpectrogramColumn+0x78>
    pOutCol[i] /= ref;
 8009ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	687a      	ldr	r2, [r7, #4]
 8009ad8:	4413      	add	r3, r2
 8009ada:	edd3 6a00 	vldr	s13, [r3]
 8009ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	687a      	ldr	r2, [r7, #4]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	ed97 7a06 	vldr	s14, [r7, #24]
 8009aea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009aee:	edc3 7a00 	vstr	s15, [r3]
  for (uint32_t i = 0; i < n_mels; i++) {
 8009af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009af4:	3301      	adds	r3, #1
 8009af6:	637b      	str	r3, [r7, #52]	; 0x34
 8009af8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009afa:	6a3b      	ldr	r3, [r7, #32]
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d3e8      	bcc.n	8009ad2 <LogMelSpectrogramColumn+0x52>
  }

  /* Avoid log of zero or a negative number */
  for (uint32_t i = 0; i < n_mels; i++) {
 8009b00:	2300      	movs	r3, #0
 8009b02:	633b      	str	r3, [r7, #48]	; 0x30
 8009b04:	e014      	b.n	8009b30 <LogMelSpectrogramColumn+0xb0>
    if (pOutCol[i] <= 0.0f) {
 8009b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b08:	009b      	lsls	r3, r3, #2
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	4413      	add	r3, r2
 8009b0e:	edd3 7a00 	vldr	s15, [r3]
 8009b12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b1a:	d806      	bhi.n	8009b2a <LogMelSpectrogramColumn+0xaa>
      pOutCol[i] = FLT_MIN;
 8009b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b1e:	009b      	lsls	r3, r3, #2
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	4413      	add	r3, r2
 8009b24:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8009b28:	601a      	str	r2, [r3, #0]
  for (uint32_t i = 0; i < n_mels; i++) {
 8009b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	633b      	str	r3, [r7, #48]	; 0x30
 8009b30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b32:	6a3b      	ldr	r3, [r7, #32]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d3e6      	bcc.n	8009b06 <LogMelSpectrogramColumn+0x86>
    }
  }

  if (S->LogFormula == LOGMELSPECTROGRAM_SCALE_DB)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	791b      	ldrb	r3, [r3, #4]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d14a      	bne.n	8009bd6 <LogMelSpectrogramColumn+0x156>
  {
    /* Convert power spectrogram to decibel */
    for (uint32_t i = 0; i < n_mels; i++) {
 8009b40:	2300      	movs	r3, #0
 8009b42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b44:	e018      	b.n	8009b78 <LogMelSpectrogramColumn+0xf8>
      pOutCol[i] = 10.0f * log10f(pOutCol[i]);
 8009b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b48:	009b      	lsls	r3, r3, #2
 8009b4a:	687a      	ldr	r2, [r7, #4]
 8009b4c:	4413      	add	r3, r2
 8009b4e:	edd3 7a00 	vldr	s15, [r3]
 8009b52:	eeb0 0a67 	vmov.f32	s0, s15
 8009b56:	f00b f9c1 	bl	8014edc <log10f>
 8009b5a:	eef0 7a40 	vmov.f32	s15, s0
 8009b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b60:	009b      	lsls	r3, r3, #2
 8009b62:	687a      	ldr	r2, [r7, #4]
 8009b64:	4413      	add	r3, r2
 8009b66:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009b6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b6e:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < n_mels; i++) {
 8009b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b74:	3301      	adds	r3, #1
 8009b76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b7a:	6a3b      	ldr	r3, [r7, #32]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d3e2      	bcc.n	8009b46 <LogMelSpectrogramColumn+0xc6>
    }

    /* Threshold output to -top_dB dB */
    for (uint32_t i = 0; i < n_mels; i++) {
 8009b80:	2300      	movs	r3, #0
 8009b82:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b84:	e022      	b.n	8009bcc <LogMelSpectrogramColumn+0x14c>
      pOutCol[i] = (pOutCol[i] < -top_dB) ? (-top_dB) : (pOutCol[i]);
 8009b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	687a      	ldr	r2, [r7, #4]
 8009b8c:	4413      	add	r3, r2
 8009b8e:	ed93 7a00 	vldr	s14, [r3]
 8009b92:	edd7 7a07 	vldr	s15, [r7, #28]
 8009b96:	eef1 7a67 	vneg.f32	s15, s15
 8009b9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ba2:	d504      	bpl.n	8009bae <LogMelSpectrogramColumn+0x12e>
 8009ba4:	edd7 7a07 	vldr	s15, [r7, #28]
 8009ba8:	eef1 7a67 	vneg.f32	s15, s15
 8009bac:	e005      	b.n	8009bba <LogMelSpectrogramColumn+0x13a>
 8009bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb0:	009b      	lsls	r3, r3, #2
 8009bb2:	687a      	ldr	r2, [r7, #4]
 8009bb4:	4413      	add	r3, r2
 8009bb6:	edd3 7a00 	vldr	s15, [r3]
 8009bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < n_mels; i++) {
 8009bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc8:	3301      	adds	r3, #1
 8009bca:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bce:	6a3b      	ldr	r3, [r7, #32]
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d3d8      	bcc.n	8009b86 <LogMelSpectrogramColumn+0x106>
    for (uint32_t i = 0; i < n_mels; i++) {
      pOutCol[i] = logf(pOutCol[i]);
    }
  }

}
 8009bd4:	e01b      	b.n	8009c0e <LogMelSpectrogramColumn+0x18e>
    for (uint32_t i = 0; i < n_mels; i++) {
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8009bda:	e014      	b.n	8009c06 <LogMelSpectrogramColumn+0x186>
      pOutCol[i] = logf(pOutCol[i]);
 8009bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bde:	009b      	lsls	r3, r3, #2
 8009be0:	687a      	ldr	r2, [r7, #4]
 8009be2:	4413      	add	r3, r2
 8009be4:	edd3 7a00 	vldr	s15, [r3]
 8009be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	687a      	ldr	r2, [r7, #4]
 8009bee:	18d4      	adds	r4, r2, r3
 8009bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8009bf4:	f00b f93c 	bl	8014e70 <logf>
 8009bf8:	eef0 7a40 	vmov.f32	s15, s0
 8009bfc:	edc4 7a00 	vstr	s15, [r4]
    for (uint32_t i = 0; i < n_mels; i++) {
 8009c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c02:	3301      	adds	r3, #1
 8009c04:	627b      	str	r3, [r7, #36]	; 0x24
 8009c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c08:	6a3b      	ldr	r3, [r7, #32]
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d3e6      	bcc.n	8009bdc <LogMelSpectrogramColumn+0x15c>
}
 8009c0e:	bf00      	nop
 8009c10:	373c      	adds	r7, #60	; 0x3c
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd90      	pop	{r4, r7, pc}

08009c16 <MfccColumn>:
 * @param      *pInSignal  points to input signal frame of length FFTLen.
 * @param      *pOutCol    points to  output MFCC spectrogram column.
 * @return     None
 */
void MfccColumn(MfccTypeDef *S, float32_t *pInSignal, float32_t *pOutCol)
{
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b086      	sub	sp, #24
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	60f8      	str	r0, [r7, #12]
 8009c1e:	60b9      	str	r1, [r7, #8]
 8009c20:	607a      	str	r2, [r7, #4]
  float32_t *tmp_buffer = S->pScratch;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	68db      	ldr	r3, [r3, #12]
 8009c26:	617b      	str	r3, [r7, #20]

  LogMelSpectrogramColumn(S->LogMelConf, pInSignal, tmp_buffer);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	697a      	ldr	r2, [r7, #20]
 8009c2e:	68b9      	ldr	r1, [r7, #8]
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7ff ff25 	bl	8009a80 <LogMelSpectrogramColumn>

  /* DCT for computing MFCCs from spectrogram slice. */
  DCT(S->pDCT, tmp_buffer, pOutCol);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	6979      	ldr	r1, [r7, #20]
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f7ff fcd6 	bl	80095f0 <DCT>
}
 8009c44:	bf00      	nop
 8009c46:	3718      	adds	r7, #24
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <MelFilterbank_Init>:
 *
 * @param      *MelFilterStruct  The Mel Filter configuration structure.
 * @return none.
 */
void MelFilterbank_Init(MelFilterTypeDef *MelFilterStruct)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b0a4      	sub	sp, #144	; 0x90
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  uint32_t normalize = MelFilterStruct->Normalize;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c58:	663b      	str	r3, [r7, #96]	; 0x60
  uint32_t mel_2_f = MelFilterStruct->Mel2F;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
  MelFormulaTypedef formula = MelFilterStruct->Formula;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c66:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  uint32_t *fft_bin_numbers_start = MelFilterStruct->pStartIndices;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t *fft_bin_numbers_stop = MelFilterStruct->pStopIndices;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	653b      	str	r3, [r7, #80]	; 0x50
  int32_t start_index;
  int32_t stop_index;
  float32_t *weights = MelFilterStruct->pCoefficients;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	689b      	ldr	r3, [r3, #8]
 8009c7a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t *n_coefficients = &MelFilterStruct->CoefficientsLength;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	330c      	adds	r3, #12
 8009c82:	64fb      	str	r3, [r7, #76]	; 0x4c

  uint32_t sr = MelFilterStruct->SampRate;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	699b      	ldr	r3, [r3, #24]
 8009c88:	64bb      	str	r3, [r7, #72]	; 0x48
  uint32_t n_mels = MelFilterStruct->NumMels;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	691b      	ldr	r3, [r3, #16]
 8009c8e:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t n_fft = MelFilterStruct->FFTLen;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	695b      	ldr	r3, [r3, #20]
 8009c94:	643b      	str	r3, [r7, #64]	; 0x40
  float32_t f_min =  MelFilterStruct->FMin;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	69db      	ldr	r3, [r3, #28]
 8009c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  float32_t f_max =  MelFilterStruct->FMax;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6a1b      	ldr	r3, [r3, #32]
 8009ca0:	63bb      	str	r3, [r7, #56]	; 0x38

  float32_t enorm;

  // Algorithm based on librosa implementation with memory constraints

  mel_min = MelScale(f_min, formula);
 8009ca2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8009cac:	f000 f9c8 	bl	800a040 <MelScale>
 8009cb0:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
  mel_max = MelScale(f_max, formula);
 8009cb4:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009cb8:	4618      	mov	r0, r3
 8009cba:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8009cbe:	f000 f9bf 	bl	800a040 <MelScale>
 8009cc2:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
  // Then, create mel_bin_centers = np.linspace(mel_min, mel_max, n_mels + 2) // + 2 to get boundaries
  mel_step = (mel_max - mel_min) / (float32_t) (n_mels - 1 + 2);
 8009cc6:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8009cca:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009cce:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009cd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009cd4:	3301      	adds	r3, #1
 8009cd6:	ee07 3a90 	vmov	s15, r3
 8009cda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ce2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
  /* Center frequencies of each FFT bin */
  // fftfreqs = librosa.fft_frequencies(sr=sr, n_fft=n_fft)
  //          = np.linspace(0, float(sr)/2), int(1 + n_fft//2), endpoint=True)
  //          = np.linspace(0, 8000, 513, endpoint=True) # With sr=16000, n_fft=1024
  // fftfreqs_step = (f_max - f_min) / (float32_t) (n_fft / 2);
  fftfreqs_step = ((float32_t) sr / 2.0f) / (float32_t) (n_fft / 2);
 8009ce6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009ce8:	ee07 3a90 	vmov	s15, r3
 8009cec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cf0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009cf4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009cf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009cfa:	085b      	lsrs	r3, r3, #1
 8009cfc:	ee07 3a90 	vmov	s15, r3
 8009d00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009d04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d08:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

  *n_coefficients = 0;
 8009d0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d0e:	2200      	movs	r2, #0
 8009d10:	601a      	str	r2, [r3, #0]
  /* Create filterbanks */
  // The first filterbank will start at the first point,
  // reach its peak at the second point, then return to zero at the 3rd point.
  // The second filterbank will start at the 2nd point, reach its max at the 3rd,
  // then be zero at the 4th etc. A formula for calculating these is as follows:
  for (uint32_t i = 0; i < n_mels; i++)
 8009d12:	2300      	movs	r3, #0
 8009d14:	66bb      	str	r3, [r7, #104]	; 0x68
 8009d16:	e133      	b.n	8009f80 <MelFilterbank_Init+0x334>
  {
    /* Create bin */
    if (mel_2_f != 0) {
 8009d18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d044      	beq.n	8009da8 <MelFilterbank_Init+0x15c>
      mel_f_lower = InverseMelScale(mel_step * i + mel_min, formula);
 8009d1e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009d20:	ee07 3a90 	vmov	s15, r3
 8009d24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009d28:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009d2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009d30:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d38:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	eeb0 0a67 	vmov.f32	s0, s15
 8009d42:	f000 f9ed 	bl	800a120 <InverseMelScale>
 8009d46:	ed87 0a20 	vstr	s0, [r7, #128]	; 0x80
      mel_f_center = InverseMelScale(mel_step * (i + 1) + mel_min, formula);
 8009d4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	ee07 3a90 	vmov	s15, r3
 8009d52:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009d56:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009d5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009d5e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009d62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d66:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	eeb0 0a67 	vmov.f32	s0, s15
 8009d70:	f000 f9d6 	bl	800a120 <InverseMelScale>
 8009d74:	ed87 0a1f 	vstr	s0, [r7, #124]	; 0x7c
      mel_f_upper = InverseMelScale(mel_step * (i + 2) + mel_min, formula);
 8009d78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009d7a:	3302      	adds	r3, #2
 8009d7c:	ee07 3a90 	vmov	s15, r3
 8009d80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009d84:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009d88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009d8c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d94:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009d98:	4618      	mov	r0, r3
 8009d9a:	eeb0 0a67 	vmov.f32	s0, s15
 8009d9e:	f000 f9bf 	bl	800a120 <InverseMelScale>
 8009da2:	ed87 0a1e 	vstr	s0, [r7, #120]	; 0x78
 8009da6:	e02e      	b.n	8009e06 <MelFilterbank_Init+0x1ba>
    } else {
      mel_f_lower = mel_step * i + mel_min;
 8009da8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009daa:	ee07 3a90 	vmov	s15, r3
 8009dae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009db2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dba:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8009dbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009dc2:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
      mel_f_center = mel_step * (i + 1) + mel_min;
 8009dc6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009dc8:	3301      	adds	r3, #1
 8009dca:	ee07 3a90 	vmov	s15, r3
 8009dce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009dd2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dda:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8009dde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009de2:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
      mel_f_upper = mel_step * (i + 2) + mel_min;
 8009de6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009de8:	3302      	adds	r3, #2
 8009dea:	ee07 3a90 	vmov	s15, r3
 8009dee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009df2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dfa:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8009dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e02:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
    /* Round frequencies to the nearest FFT bins */
    // Note: This could be used for future optimization but does not match when InverseMelScale is not used
    // fft_bin_numbers_start[i] = (uint32_t) (n_fft * mel_f_lower / sr) + 1;
    // fft_bin_numbers_stop[i] = (uint32_t) (n_fft * mel_f_upper / sr);

    fdiff_lower = mel_f_center - mel_f_lower;
 8009e06:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8009e0a:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8009e0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e12:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    fdiff_upper = mel_f_upper - mel_f_center;
 8009e16:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8009e1a:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009e1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e22:	edc7 7a08 	vstr	s15, [r7, #32]

    start_index = -1;
 8009e26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    stop_index = -1;
 8009e2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e32:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

    for (uint32_t j = 0; j < n_fft / 2; j++)
 8009e36:	2300      	movs	r3, #0
 8009e38:	667b      	str	r3, [r7, #100]	; 0x64
 8009e3a:	e098      	b.n	8009f6e <MelFilterbank_Init+0x322>
    {
      /* Center frequency for FFT bin */
      // fftfreq = j * fftfreqs_step + f_min;
      if (mel_2_f != 0) {
 8009e3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d00b      	beq.n	8009e5a <MelFilterbank_Init+0x20e>
        fftfreq = j * fftfreqs_step;
 8009e42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e44:	ee07 3a90 	vmov	s15, r3
 8009e48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e4c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8009e50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e54:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
 8009e58:	e011      	b.n	8009e7e <MelFilterbank_Init+0x232>
      } else {
        fftfreq = MelScale(j * fftfreqs_step, formula);
 8009e5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e5c:	ee07 3a90 	vmov	s15, r3
 8009e60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009e64:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009e68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e6c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009e70:	4618      	mov	r0, r3
 8009e72:	eeb0 0a67 	vmov.f32	s0, s15
 8009e76:	f000 f8e3 	bl	800a040 <MelScale>
 8009e7a:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
      }

      ramp_lower = mel_f_lower - fftfreq;
 8009e7e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8009e82:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009e86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e8a:	edc7 7a07 	vstr	s15, [r7, #28]
      ramp_upper = mel_f_upper - fftfreq;
 8009e8e:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8009e92:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e9a:	edc7 7a06 	vstr	s15, [r7, #24]
      /* Lower and upper slopes for current bin */
      lower = -ramp_lower / fdiff_lower;
 8009e9e:	edd7 7a07 	vldr	s15, [r7, #28]
 8009ea2:	eef1 6a67 	vneg.f32	s13, s15
 8009ea6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8009eaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009eae:	edc7 7a05 	vstr	s15, [r7, #20]
      upper =  ramp_upper / fdiff_upper;
 8009eb2:	edd7 6a06 	vldr	s13, [r7, #24]
 8009eb6:	ed97 7a08 	vldr	s14, [r7, #32]
 8009eba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ebe:	edc7 7a04 	vstr	s15, [r7, #16]

      // # .. then intersect them with each other and zero
      // weights[i] = np.maximum(0, np.minimum(lower, upper))
      if (lower < upper) min = lower;
 8009ec2:	ed97 7a05 	vldr	s14, [r7, #20]
 8009ec6:	edd7 7a04 	vldr	s15, [r7, #16]
 8009eca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ed2:	d502      	bpl.n	8009eda <MelFilterbank_Init+0x28e>
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	673b      	str	r3, [r7, #112]	; 0x70
 8009ed8:	e001      	b.n	8009ede <MelFilterbank_Init+0x292>
      else min = upper;
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	673b      	str	r3, [r7, #112]	; 0x70

      // Only store non-zero values indexed by start and stop indexes
      if (min > 0)
 8009ede:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8009ee2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eea:	dd2f      	ble.n	8009f4c <MelFilterbank_Init+0x300>
      {
        weight = min;
 8009eec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009eee:	66fb      	str	r3, [r7, #108]	; 0x6c
        // At this point, matching with:
        // librosa.filters.mel(16000, 1024, fmin=0.0, n_mels=30,norm=None,htk=False)

        if (normalize != 0)
 8009ef0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d013      	beq.n	8009f1e <MelFilterbank_Init+0x2d2>
          //     (area normalization).  Otherwise, leave all the triangles aiming for
          //     a peak value of 1.0
          // # Slaney-style mel is scaled to be approx constant energy per channel
          // enorm = 2.0 / (mel_f[2:n_mels+2] - mel_f[:n_mels])
          // weights *= enorm[:, np.newaxis]
          enorm = 2.0f / (mel_f_upper - mel_f_lower);
 8009ef6:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8009efa:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8009efe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f02:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009f06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f0a:	edc7 7a03 	vstr	s15, [r7, #12]
          weight *= enorm;
 8009f0e:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8009f12:	edd7 7a03 	vldr	s15, [r7, #12]
 8009f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f1a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
          // At this point, should be matching with:
          // librosa.filters.mel(16000, 1024, fmin=0.0, n_mels=30,norm=1,htk=False)
        }

        /* Store weight coefficient in Lookup table */
        *weights++ = weight;
 8009f1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009f22:	1d1a      	adds	r2, r3, #4
 8009f24:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8009f28:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f2a:	601a      	str	r2, [r3, #0]
        if (start_index == -1) {
 8009f2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f34:	d102      	bne.n	8009f3c <MelFilterbank_Init+0x2f0>
          start_index = j;
 8009f36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f38:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        }
        stop_index = j;
 8009f3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f3e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        /* Increment coefficient counter */
        *n_coefficients = *n_coefficients + 1;
 8009f42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	1c5a      	adds	r2, r3, #1
 8009f48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f4a:	601a      	str	r2, [r3, #0]
      }
      fft_bin_numbers_start[i] = start_index;
 8009f4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009f52:	4413      	add	r3, r2
 8009f54:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009f58:	601a      	str	r2, [r3, #0]
      fft_bin_numbers_stop[i] = stop_index;
 8009f5a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009f60:	4413      	add	r3, r2
 8009f62:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009f66:	601a      	str	r2, [r3, #0]
    for (uint32_t j = 0; j < n_fft / 2; j++)
 8009f68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	667b      	str	r3, [r7, #100]	; 0x64
 8009f6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f70:	085b      	lsrs	r3, r3, #1
 8009f72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009f74:	429a      	cmp	r2, r3
 8009f76:	f4ff af61 	bcc.w	8009e3c <MelFilterbank_Init+0x1f0>
  for (uint32_t i = 0; i < n_mels; i++)
 8009f7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009f80:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009f82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f84:	429a      	cmp	r2, r3
 8009f86:	f4ff aec7 	bcc.w	8009d18 <MelFilterbank_Init+0xcc>
    }
  }
}
 8009f8a:	bf00      	nop
 8009f8c:	bf00      	nop
 8009f8e:	3790      	adds	r7, #144	; 0x90
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <MelFilterbank>:
 * @param      *M          points to an instance of the floating-point MelFilterbank structure.
 * @param      *pSpectrCol points to the input spectrogram slice of length FFTLen / 2.
 * @param      *pMelCol    points to the output mel energies in each filterbank.
 */
void MelFilterbank(MelFilterTypeDef *M, float32_t *pSpectrCol, float32_t *pMelCol)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b08d      	sub	sp, #52	; 0x34
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	60f8      	str	r0, [r7, #12]
 8009f9c:	60b9      	str	r1, [r7, #8]
 8009f9e:	607a      	str	r2, [r7, #4]
  uint16_t start_idx;
  uint16_t stop_idx;
  uint32_t *pStart_idxs = M->pStartIndices;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	61fb      	str	r3, [r7, #28]
  uint32_t *pStop_idxs = M->pStopIndices;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	685b      	ldr	r3, [r3, #4]
 8009faa:	61bb      	str	r3, [r7, #24]
  float32_t *pCoefs = M->pCoefficients;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t n_mels = M->NumMels;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	691b      	ldr	r3, [r3, #16]
 8009fb6:	617b      	str	r3, [r7, #20]
  float32_t sum;

  for (uint32_t i = 0; i < n_mels; i++)
 8009fb8:	2300      	movs	r3, #0
 8009fba:	627b      	str	r3, [r7, #36]	; 0x24
 8009fbc:	e034      	b.n	800a028 <MelFilterbank+0x94>
  {
    start_idx = pStart_idxs[i];
 8009fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	69fa      	ldr	r2, [r7, #28]
 8009fc4:	4413      	add	r3, r2
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	827b      	strh	r3, [r7, #18]
    stop_idx = pStop_idxs[i];
 8009fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	69ba      	ldr	r2, [r7, #24]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	823b      	strh	r3, [r7, #16]
    sum = 0.0f;
 8009fd6:	f04f 0300 	mov.w	r3, #0
 8009fda:	62bb      	str	r3, [r7, #40]	; 0x28
    for (uint32_t j = start_idx; j <= stop_idx; j++)
 8009fdc:	8a7b      	ldrh	r3, [r7, #18]
 8009fde:	623b      	str	r3, [r7, #32]
 8009fe0:	e015      	b.n	800a00e <MelFilterbank+0x7a>
    {
      sum += pSpectrCol[j] * (*pCoefs++);
 8009fe2:	6a3b      	ldr	r3, [r7, #32]
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	68ba      	ldr	r2, [r7, #8]
 8009fe8:	4413      	add	r3, r2
 8009fea:	ed93 7a00 	vldr	s14, [r3]
 8009fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ff0:	1d1a      	adds	r2, r3, #4
 8009ff2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009ff4:	edd3 7a00 	vldr	s15, [r3]
 8009ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ffc:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800a000:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a004:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    for (uint32_t j = start_idx; j <= stop_idx; j++)
 800a008:	6a3b      	ldr	r3, [r7, #32]
 800a00a:	3301      	adds	r3, #1
 800a00c:	623b      	str	r3, [r7, #32]
 800a00e:	8a3b      	ldrh	r3, [r7, #16]
 800a010:	6a3a      	ldr	r2, [r7, #32]
 800a012:	429a      	cmp	r2, r3
 800a014:	d9e5      	bls.n	8009fe2 <MelFilterbank+0x4e>
    }
    pMelCol[i] = sum;
 800a016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a018:	009b      	lsls	r3, r3, #2
 800a01a:	687a      	ldr	r2, [r7, #4]
 800a01c:	4413      	add	r3, r2
 800a01e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a020:	601a      	str	r2, [r3, #0]
  for (uint32_t i = 0; i < n_mels; i++)
 800a022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a024:	3301      	adds	r3, #1
 800a026:	627b      	str	r3, [r7, #36]	; 0x24
 800a028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d3c6      	bcc.n	8009fbe <MelFilterbank+0x2a>
  }
}
 800a030:	bf00      	nop
 800a032:	bf00      	nop
 800a034:	3734      	adds	r7, #52	; 0x34
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr
	...

0800a040 <MelScale>:

/* Private functions ---------------------------------------------------------*/

// based on librosa mel_to_hz()
static __INLINE float MelScale(float freq, MelFormulaTypedef type)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b088      	sub	sp, #32
 800a044:	af00      	add	r7, sp, #0
 800a046:	ed87 0a01 	vstr	s0, [r7, #4]
 800a04a:	4603      	mov	r3, r0
 800a04c:	70fb      	strb	r3, [r7, #3]
  if (type != MEL_HTK) {
 800a04e:	78fb      	ldrb	r3, [r7, #3]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d042      	beq.n	800a0da <MelScale+0x9a>
    /* Malcolm Slaney's Formula */
    /* Fill in the linear scale */
    const float f_min = 0.0f;
 800a054:	f04f 0300 	mov.w	r3, #0
 800a058:	61bb      	str	r3, [r7, #24]
    const float f_sp = (float) (200.0f / 3.0f);
 800a05a:	4b2c      	ldr	r3, [pc, #176]	; (800a10c <MelScale+0xcc>)
 800a05c:	617b      	str	r3, [r7, #20]
    float mels = (freq - f_min) / f_sp;
 800a05e:	ed97 7a01 	vldr	s14, [r7, #4]
 800a062:	edd7 7a06 	vldr	s15, [r7, #24]
 800a066:	ee77 6a67 	vsub.f32	s13, s14, s15
 800a06a:	ed97 7a05 	vldr	s14, [r7, #20]
 800a06e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a072:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Fill in the log-scale part */
    const float min_log_hz = 1000.0f;                      // beginning of log region (Hz)
 800a076:	4b26      	ldr	r3, [pc, #152]	; (800a110 <MelScale+0xd0>)
 800a078:	613b      	str	r3, [r7, #16]
    const float min_log_mel = (min_log_hz - f_min) / f_sp; // same (Mels)
 800a07a:	ed97 7a04 	vldr	s14, [r7, #16]
 800a07e:	edd7 7a06 	vldr	s15, [r7, #24]
 800a082:	ee77 6a67 	vsub.f32	s13, s14, s15
 800a086:	ed97 7a05 	vldr	s14, [r7, #20]
 800a08a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a08e:	edc7 7a03 	vstr	s15, [r7, #12]
    const float logstep = logf(6.4f) / 27.0f;              // step size for log region
 800a092:	4b20      	ldr	r3, [pc, #128]	; (800a114 <MelScale+0xd4>)
 800a094:	60bb      	str	r3, [r7, #8]

    if (freq >= min_log_hz)
 800a096:	ed97 7a01 	vldr	s14, [r7, #4]
 800a09a:	edd7 7a04 	vldr	s15, [r7, #16]
 800a09e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a0a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0a6:	db15      	blt.n	800a0d4 <MelScale+0x94>
    {
      mels = min_log_mel + logf(freq / min_log_hz) / logstep;
 800a0a8:	ed97 7a01 	vldr	s14, [r7, #4]
 800a0ac:	edd7 7a04 	vldr	s15, [r7, #16]
 800a0b0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a0b4:	eeb0 0a66 	vmov.f32	s0, s13
 800a0b8:	f00a feda 	bl	8014e70 <logf>
 800a0bc:	eef0 6a40 	vmov.f32	s13, s0
 800a0c0:	ed97 7a02 	vldr	s14, [r7, #8]
 800a0c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a0c8:	ed97 7a03 	vldr	s14, [r7, #12]
 800a0cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a0d0:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    return mels;
 800a0d4:	edd7 7a07 	vldr	s15, [r7, #28]
 800a0d8:	e013      	b.n	800a102 <MelScale+0xc2>
  } else {
    /* HTK Formula */
    // The formula for converting from frequency to Mel scale is:
    // M(f) = 1127. * ln(1 + f / 700.)
    //      = 2595. * log10(1 + f / 700.)
    return 1127.0f * logf(1.0f + freq / 700.0f);
 800a0da:	ed97 7a01 	vldr	s14, [r7, #4]
 800a0de:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800a118 <MelScale+0xd8>
 800a0e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a0e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a0ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a0ee:	eeb0 0a67 	vmov.f32	s0, s15
 800a0f2:	f00a febd 	bl	8014e70 <logf>
 800a0f6:	eef0 7a40 	vmov.f32	s15, s0
 800a0fa:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800a11c <MelScale+0xdc>
 800a0fe:	ee67 7a87 	vmul.f32	s15, s15, s14
  }
}
 800a102:	eeb0 0a67 	vmov.f32	s0, s15
 800a106:	3720      	adds	r7, #32
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}
 800a10c:	42855555 	.word	0x42855555
 800a110:	447a0000 	.word	0x447a0000
 800a114:	3d8ccdbb 	.word	0x3d8ccdbb
 800a118:	442f0000 	.word	0x442f0000
 800a11c:	448ce000 	.word	0x448ce000

0800a120 <InverseMelScale>:

// based on librosa hz_to_mel()
static __INLINE float InverseMelScale(float mel_freq, MelFormulaTypedef type)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b088      	sub	sp, #32
 800a124:	af00      	add	r7, sp, #0
 800a126:	ed87 0a01 	vstr	s0, [r7, #4]
 800a12a:	4603      	mov	r3, r0
 800a12c:	70fb      	strb	r3, [r7, #3]
  if (type != MEL_HTK) {
 800a12e:	78fb      	ldrb	r3, [r7, #3]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d042      	beq.n	800a1ba <InverseMelScale+0x9a>
    /* Malcolm Slaney's Formula */
    /* Fill in the linear scale */
    const float f_min = 0.0f;
 800a134:	f04f 0300 	mov.w	r3, #0
 800a138:	61bb      	str	r3, [r7, #24]
    const float f_sp = (float) (200.0f / 3.0f);
 800a13a:	4b2c      	ldr	r3, [pc, #176]	; (800a1ec <InverseMelScale+0xcc>)
 800a13c:	617b      	str	r3, [r7, #20]
    float freq = f_min + f_sp * mel_freq;
 800a13e:	ed97 7a05 	vldr	s14, [r7, #20]
 800a142:	edd7 7a01 	vldr	s15, [r7, #4]
 800a146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a14a:	ed97 7a06 	vldr	s14, [r7, #24]
 800a14e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a152:	edc7 7a07 	vstr	s15, [r7, #28]

    /* And now the nonlinear scale */
    const float min_log_hz = 1000.0f;                      // beginning of log region (Hz)
 800a156:	4b26      	ldr	r3, [pc, #152]	; (800a1f0 <InverseMelScale+0xd0>)
 800a158:	613b      	str	r3, [r7, #16]
    const float min_log_mel = (min_log_hz - f_min) / f_sp; // same (Mels)
 800a15a:	ed97 7a04 	vldr	s14, [r7, #16]
 800a15e:	edd7 7a06 	vldr	s15, [r7, #24]
 800a162:	ee77 6a67 	vsub.f32	s13, s14, s15
 800a166:	ed97 7a05 	vldr	s14, [r7, #20]
 800a16a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a16e:	edc7 7a03 	vstr	s15, [r7, #12]
    const float logstep = logf(6.4f) / 27.0f;              // step size for log region
 800a172:	4b20      	ldr	r3, [pc, #128]	; (800a1f4 <InverseMelScale+0xd4>)
 800a174:	60bb      	str	r3, [r7, #8]

    if (mel_freq >= min_log_mel)
 800a176:	ed97 7a01 	vldr	s14, [r7, #4]
 800a17a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a17e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a186:	db15      	blt.n	800a1b4 <InverseMelScale+0x94>
    {
      // WARNING: Easy overflow with float32_t
      freq = min_log_hz * expf(logstep * (mel_freq - min_log_mel));
 800a188:	ed97 7a01 	vldr	s14, [r7, #4]
 800a18c:	edd7 7a03 	vldr	s15, [r7, #12]
 800a190:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a194:	edd7 7a02 	vldr	s15, [r7, #8]
 800a198:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a19c:	eeb0 0a67 	vmov.f32	s0, s15
 800a1a0:	f00a fe28 	bl	8014df4 <expf>
 800a1a4:	eeb0 7a40 	vmov.f32	s14, s0
 800a1a8:	edd7 7a04 	vldr	s15, [r7, #16]
 800a1ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a1b0:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    return freq;
 800a1b4:	edd7 7a07 	vldr	s15, [r7, #28]
 800a1b8:	e013      	b.n	800a1e2 <InverseMelScale+0xc2>
  } else {
    /* HTK Formula */
    return 700.0f * (expf(mel_freq / 1127.0f) - 1.0f);
 800a1ba:	edd7 7a01 	vldr	s15, [r7, #4]
 800a1be:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800a1f8 <InverseMelScale+0xd8>
 800a1c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800a1c6:	eeb0 0a47 	vmov.f32	s0, s14
 800a1ca:	f00a fe13 	bl	8014df4 <expf>
 800a1ce:	eef0 7a40 	vmov.f32	s15, s0
 800a1d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a1d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a1da:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800a1fc <InverseMelScale+0xdc>
 800a1de:	ee67 7a87 	vmul.f32	s15, s15, s14
  }
}
 800a1e2:	eeb0 0a67 	vmov.f32	s0, s15
 800a1e6:	3720      	adds	r7, #32
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}
 800a1ec:	42855555 	.word	0x42855555
 800a1f0:	447a0000 	.word	0x447a0000
 800a1f4:	3d8ccdbb 	.word	0x3d8ccdbb
 800a1f8:	448ce000 	.word	0x448ce000
 800a1fc:	442f0000 	.word	0x442f0000

0800a200 <Window_Init>:
 * @param      len    window length.
 * @param      type   window type.
 * @return     0 if successful or -1 if there is an error.
 */
int32_t Window_Init(float32_t *pDst, uint32_t len, WindowTypedef type)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b086      	sub	sp, #24
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	60b9      	str	r1, [r7, #8]
 800a20a:	4613      	mov	r3, r2
 800a20c:	71fb      	strb	r3, [r7, #7]
  int32_t status = 0;
 800a20e:	2300      	movs	r3, #0
 800a210:	617b      	str	r3, [r7, #20]

  switch (type)
 800a212:	79fb      	ldrb	r3, [r7, #7]
 800a214:	2b02      	cmp	r3, #2
 800a216:	d01c      	beq.n	800a252 <Window_Init+0x52>
 800a218:	2b02      	cmp	r3, #2
 800a21a:	dc25      	bgt.n	800a268 <Window_Init+0x68>
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d002      	beq.n	800a226 <Window_Init+0x26>
 800a220:	2b01      	cmp	r3, #1
 800a222:	d00b      	beq.n	800a23c <Window_Init+0x3c>
 800a224:	e020      	b.n	800a268 <Window_Init+0x68>
  {
    case WINDOW_HANN:
      cosine_sum_window_create(pDst, len, 0.5, 0.5, 0.0);
 800a226:	ed9f 2b16 	vldr	d2, [pc, #88]	; 800a280 <Window_Init+0x80>
 800a22a:	ed9f 1b17 	vldr	d1, [pc, #92]	; 800a288 <Window_Init+0x88>
 800a22e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 800a288 <Window_Init+0x88>
 800a232:	68b9      	ldr	r1, [r7, #8]
 800a234:	68f8      	ldr	r0, [r7, #12]
 800a236:	f000 f83b 	bl	800a2b0 <cosine_sum_window_create>
      break;
 800a23a:	e019      	b.n	800a270 <Window_Init+0x70>
    case WINDOW_HAMMING:
      cosine_sum_window_create(pDst, len, 0.54, 0.46, 0.0);
 800a23c:	ed9f 2b10 	vldr	d2, [pc, #64]	; 800a280 <Window_Init+0x80>
 800a240:	ed9f 1b13 	vldr	d1, [pc, #76]	; 800a290 <Window_Init+0x90>
 800a244:	ed9f 0b14 	vldr	d0, [pc, #80]	; 800a298 <Window_Init+0x98>
 800a248:	68b9      	ldr	r1, [r7, #8]
 800a24a:	68f8      	ldr	r0, [r7, #12]
 800a24c:	f000 f830 	bl	800a2b0 <cosine_sum_window_create>
      break;
 800a250:	e00e      	b.n	800a270 <Window_Init+0x70>
    case WINDOW_BLACKMAN:
      cosine_sum_window_create(pDst, len, 0.42, 0.5, 0.08);
 800a252:	ed9f 2b13 	vldr	d2, [pc, #76]	; 800a2a0 <Window_Init+0xa0>
 800a256:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 800a288 <Window_Init+0x88>
 800a25a:	ed9f 0b13 	vldr	d0, [pc, #76]	; 800a2a8 <Window_Init+0xa8>
 800a25e:	68b9      	ldr	r1, [r7, #8]
 800a260:	68f8      	ldr	r0, [r7, #12]
 800a262:	f000 f825 	bl	800a2b0 <cosine_sum_window_create>
      break;
 800a266:	e003      	b.n	800a270 <Window_Init+0x70>
    default:
      /* Window type is not implemented */
      status = -1;
 800a268:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a26c:	617b      	str	r3, [r7, #20]
      break;
 800a26e:	bf00      	nop
  }

  return status;
 800a270:	697b      	ldr	r3, [r7, #20]
}
 800a272:	4618      	mov	r0, r3
 800a274:	3718      	adds	r7, #24
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	bf00      	nop
 800a27c:	f3af 8000 	nop.w
	...
 800a28c:	3fe00000 	.word	0x3fe00000
 800a290:	d70a3d71 	.word	0xd70a3d71
 800a294:	3fdd70a3 	.word	0x3fdd70a3
 800a298:	147ae148 	.word	0x147ae148
 800a29c:	3fe147ae 	.word	0x3fe147ae
 800a2a0:	47ae147b 	.word	0x47ae147b
 800a2a4:	3fb47ae1 	.word	0x3fb47ae1
 800a2a8:	ae147ae1 	.word	0xae147ae1
 800a2ac:	3fdae147 	.word	0x3fdae147

0800a2b0 <cosine_sum_window_create>:

/**
 * @brief Helper function to create cosine-sum windows
 */
void cosine_sum_window_create(float32_t *pDst, uint32_t len, float64_t a0, float64_t a1, float64_t a2)
{
 800a2b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a2b4:	b08a      	sub	sp, #40	; 0x28
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	61f8      	str	r0, [r7, #28]
 800a2ba:	61b9      	str	r1, [r7, #24]
 800a2bc:	ed87 0b04 	vstr	d0, [r7, #16]
 800a2c0:	ed87 1b02 	vstr	d1, [r7, #8]
 800a2c4:	ed87 2b00 	vstr	d2, [r7]

  for (uint32_t i = 0; i < len; i++)
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	627b      	str	r3, [r7, #36]	; 0x24
 800a2cc:	e067      	b.n	800a39e <cosine_sum_window_create+0xee>
  {
    *pDst++ = a0
            - a1 * cos(2.0 * M_PI * (float64_t) i / (float64_t) len)
 800a2ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a2d0:	f7f6 f928 	bl	8000524 <__aeabi_ui2d>
 800a2d4:	a338      	add	r3, pc, #224	; (adr r3, 800a3b8 <cosine_sum_window_create+0x108>)
 800a2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2da:	f7f6 f99d 	bl	8000618 <__aeabi_dmul>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	4614      	mov	r4, r2
 800a2e4:	461d      	mov	r5, r3
 800a2e6:	69b8      	ldr	r0, [r7, #24]
 800a2e8:	f7f6 f91c 	bl	8000524 <__aeabi_ui2d>
 800a2ec:	4602      	mov	r2, r0
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	4620      	mov	r0, r4
 800a2f2:	4629      	mov	r1, r5
 800a2f4:	f7f6 faba 	bl	800086c <__aeabi_ddiv>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	460b      	mov	r3, r1
 800a2fc:	ec43 2b17 	vmov	d7, r2, r3
 800a300:	eeb0 0a47 	vmov.f32	s0, s14
 800a304:	eef0 0a67 	vmov.f32	s1, s15
 800a308:	f00a fcc2 	bl	8014c90 <cos>
 800a30c:	ec51 0b10 	vmov	r0, r1, d0
 800a310:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a314:	f7f6 f980 	bl	8000618 <__aeabi_dmul>
 800a318:	4602      	mov	r2, r0
 800a31a:	460b      	mov	r3, r1
 800a31c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a320:	f7f5 ffc2 	bl	80002a8 <__aeabi_dsub>
 800a324:	4602      	mov	r2, r0
 800a326:	460b      	mov	r3, r1
 800a328:	4614      	mov	r4, r2
 800a32a:	461d      	mov	r5, r3
            + a2 * cos(4.0 * M_PI * (float64_t) i / (float64_t) len);
 800a32c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a32e:	f7f6 f8f9 	bl	8000524 <__aeabi_ui2d>
 800a332:	a323      	add	r3, pc, #140	; (adr r3, 800a3c0 <cosine_sum_window_create+0x110>)
 800a334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a338:	f7f6 f96e 	bl	8000618 <__aeabi_dmul>
 800a33c:	4602      	mov	r2, r0
 800a33e:	460b      	mov	r3, r1
 800a340:	4690      	mov	r8, r2
 800a342:	4699      	mov	r9, r3
 800a344:	69b8      	ldr	r0, [r7, #24]
 800a346:	f7f6 f8ed 	bl	8000524 <__aeabi_ui2d>
 800a34a:	4602      	mov	r2, r0
 800a34c:	460b      	mov	r3, r1
 800a34e:	4640      	mov	r0, r8
 800a350:	4649      	mov	r1, r9
 800a352:	f7f6 fa8b 	bl	800086c <__aeabi_ddiv>
 800a356:	4602      	mov	r2, r0
 800a358:	460b      	mov	r3, r1
 800a35a:	ec43 2b17 	vmov	d7, r2, r3
 800a35e:	eeb0 0a47 	vmov.f32	s0, s14
 800a362:	eef0 0a67 	vmov.f32	s1, s15
 800a366:	f00a fc93 	bl	8014c90 <cos>
 800a36a:	ec51 0b10 	vmov	r0, r1, d0
 800a36e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a372:	f7f6 f951 	bl	8000618 <__aeabi_dmul>
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	4620      	mov	r0, r4
 800a37c:	4629      	mov	r1, r5
 800a37e:	f7f5 ff95 	bl	80002ac <__adddf3>
 800a382:	4602      	mov	r2, r0
 800a384:	460b      	mov	r3, r1
 800a386:	4610      	mov	r0, r2
 800a388:	4619      	mov	r1, r3
    *pDst++ = a0
 800a38a:	69fc      	ldr	r4, [r7, #28]
 800a38c:	1d23      	adds	r3, r4, #4
 800a38e:	61fb      	str	r3, [r7, #28]
            + a2 * cos(4.0 * M_PI * (float64_t) i / (float64_t) len);
 800a390:	f7f6 fc3a 	bl	8000c08 <__aeabi_d2f>
 800a394:	4603      	mov	r3, r0
    *pDst++ = a0
 800a396:	6023      	str	r3, [r4, #0]
  for (uint32_t i = 0; i < len; i++)
 800a398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a39a:	3301      	adds	r3, #1
 800a39c:	627b      	str	r3, [r7, #36]	; 0x24
 800a39e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3a0:	69bb      	ldr	r3, [r7, #24]
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d393      	bcc.n	800a2ce <cosine_sum_window_create+0x1e>
  }
}
 800a3a6:	bf00      	nop
 800a3a8:	bf00      	nop
 800a3aa:	3728      	adds	r7, #40	; 0x28
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a3b2:	bf00      	nop
 800a3b4:	f3af 8000 	nop.w
 800a3b8:	54442d18 	.word	0x54442d18
 800a3bc:	401921fb 	.word	0x401921fb
 800a3c0:	54442d18 	.word	0x54442d18
 800a3c4:	402921fb 	.word	0x402921fb

0800a3c8 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	af00      	add	r7, sp, #0
	  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);*/
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 800a3cc:	4b10      	ldr	r3, [pc, #64]	; (800a410 <MX_PDM2PCM_Init+0x48>)
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 800a3d2:	4b0f      	ldr	r3, [pc, #60]	; (800a410 <MX_PDM2PCM_Init+0x48>)
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 800a3d8:	4b0d      	ldr	r3, [pc, #52]	; (800a410 <MX_PDM2PCM_Init+0x48>)
 800a3da:	4a0e      	ldr	r2, [pc, #56]	; (800a414 <MX_PDM2PCM_Init+0x4c>)
 800a3dc:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 800a3de:	4b0c      	ldr	r3, [pc, #48]	; (800a410 <MX_PDM2PCM_Init+0x48>)
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 800a3e4:	4b0a      	ldr	r3, [pc, #40]	; (800a410 <MX_PDM2PCM_Init+0x48>)
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800a3ea:	4809      	ldr	r0, [pc, #36]	; (800a410 <MX_PDM2PCM_Init+0x48>)
 800a3ec:	f001 ff2c 	bl	800c248 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800a3f0:	4b09      	ldr	r3, [pc, #36]	; (800a418 <MX_PDM2PCM_Init+0x50>)
 800a3f2:	2202      	movs	r2, #2
 800a3f4:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800a3f6:	4b08      	ldr	r3, [pc, #32]	; (800a418 <MX_PDM2PCM_Init+0x50>)
 800a3f8:	2210      	movs	r2, #16
 800a3fa:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 24;
 800a3fc:	4b06      	ldr	r3, [pc, #24]	; (800a418 <MX_PDM2PCM_Init+0x50>)
 800a3fe:	2218      	movs	r2, #24
 800a400:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800a402:	4905      	ldr	r1, [pc, #20]	; (800a418 <MX_PDM2PCM_Init+0x50>)
 800a404:	4802      	ldr	r0, [pc, #8]	; (800a410 <MX_PDM2PCM_Init+0x48>)
 800a406:	f001 ffa9 	bl	800c35c <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800a40a:	bf00      	nop
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	bf00      	nop
 800a410:	20013cc4 	.word	0x20013cc4
 800a414:	7d70a3d6 	.word	0x7d70a3d6
 800a418:	20013cbc 	.word	0x20013cbc

0800a41c <speech_commands_model_configure_activations>:


AI_DECLARE_STATIC
ai_bool speech_commands_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b084      	sub	sp, #16
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)
  AI_UNUSED(net_ctx)

  ai_ptr activations_map[1] = AI_C_ARRAY_INIT;
 800a426:	2300      	movs	r3, #0
 800a428:	60fb      	str	r3, [r7, #12]

  if (ai_platform_get_activations_map(activations_map, 1, params)) {
 800a42a:	f107 030c 	add.w	r3, r7, #12
 800a42e:	683a      	ldr	r2, [r7, #0]
 800a430:	2101      	movs	r1, #1
 800a432:	4618      	mov	r0, r3
 800a434:	f002 f916 	bl	800c664 <ai_platform_get_activations_map>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d053      	beq.n	800a4e6 <speech_commands_model_configure_activations+0xca>
    /* Updating activations (byte) offsets */
    serving_default_conv2d_21_input0_output_array.data = AI_PTR(NULL);
 800a43e:	4b2c      	ldr	r3, [pc, #176]	; (800a4f0 <speech_commands_model_configure_activations+0xd4>)
 800a440:	2200      	movs	r2, #0
 800a442:	609a      	str	r2, [r3, #8]
    serving_default_conv2d_21_input0_output_array.data_start = AI_PTR(NULL);
 800a444:	4b2a      	ldr	r3, [pc, #168]	; (800a4f0 <speech_commands_model_configure_activations+0xd4>)
 800a446:	2200      	movs	r2, #0
 800a448:	60da      	str	r2, [r3, #12]
    conv2d_0_output_array.data = AI_PTR(activations_map[0] + 416);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 800a450:	4a28      	ldr	r2, [pc, #160]	; (800a4f4 <speech_commands_model_configure_activations+0xd8>)
 800a452:	6093      	str	r3, [r2, #8]
    conv2d_0_output_array.data_start = AI_PTR(activations_map[0] + 416);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 800a45a:	4a26      	ldr	r2, [pc, #152]	; (800a4f4 <speech_commands_model_configure_activations+0xd8>)
 800a45c:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(activations_map[0] + 0);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	4a25      	ldr	r2, [pc, #148]	; (800a4f8 <speech_commands_model_configure_activations+0xdc>)
 800a462:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(activations_map[0] + 0);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	4a24      	ldr	r2, [pc, #144]	; (800a4f8 <speech_commands_model_configure_activations+0xdc>)
 800a468:	60d3      	str	r3, [r2, #12]
    dense_4_output_array.data = AI_PTR(activations_map[0] + 2304);
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a470:	4a22      	ldr	r2, [pc, #136]	; (800a4fc <speech_commands_model_configure_activations+0xe0>)
 800a472:	6093      	str	r3, [r2, #8]
    dense_4_output_array.data_start = AI_PTR(activations_map[0] + 2304);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a47a:	4a20      	ldr	r2, [pc, #128]	; (800a4fc <speech_commands_model_configure_activations+0xe0>)
 800a47c:	60d3      	str	r3, [r2, #12]
    nl_4_nl_output_array.data = AI_PTR(activations_map[0] + 0);
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	4a1f      	ldr	r2, [pc, #124]	; (800a500 <speech_commands_model_configure_activations+0xe4>)
 800a482:	6093      	str	r3, [r2, #8]
    nl_4_nl_output_array.data_start = AI_PTR(activations_map[0] + 0);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	4a1e      	ldr	r2, [pc, #120]	; (800a500 <speech_commands_model_configure_activations+0xe4>)
 800a488:	60d3      	str	r3, [r2, #12]
    dense_5_output_array.data = AI_PTR(activations_map[0] + 256);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800a490:	4a1c      	ldr	r2, [pc, #112]	; (800a504 <speech_commands_model_configure_activations+0xe8>)
 800a492:	6093      	str	r3, [r2, #8]
    dense_5_output_array.data_start = AI_PTR(activations_map[0] + 256);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800a49a:	4a1a      	ldr	r2, [pc, #104]	; (800a504 <speech_commands_model_configure_activations+0xe8>)
 800a49c:	60d3      	str	r3, [r2, #12]
    nl_5_nl_output_array.data = AI_PTR(activations_map[0] + 0);
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	4a19      	ldr	r2, [pc, #100]	; (800a508 <speech_commands_model_configure_activations+0xec>)
 800a4a2:	6093      	str	r3, [r2, #8]
    nl_5_nl_output_array.data_start = AI_PTR(activations_map[0] + 0);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	4a18      	ldr	r2, [pc, #96]	; (800a508 <speech_commands_model_configure_activations+0xec>)
 800a4a8:	60d3      	str	r3, [r2, #12]
    dense_6_output_array.data = AI_PTR(activations_map[0] + 256);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800a4b0:	4a16      	ldr	r2, [pc, #88]	; (800a50c <speech_commands_model_configure_activations+0xf0>)
 800a4b2:	6093      	str	r3, [r2, #8]
    dense_6_output_array.data_start = AI_PTR(activations_map[0] + 256);
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800a4ba:	4a14      	ldr	r2, [pc, #80]	; (800a50c <speech_commands_model_configure_activations+0xf0>)
 800a4bc:	60d3      	str	r3, [r2, #12]
    nl_7_output_array.data = AI_PTR(NULL);
 800a4be:	4b14      	ldr	r3, [pc, #80]	; (800a510 <speech_commands_model_configure_activations+0xf4>)
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	609a      	str	r2, [r3, #8]
    nl_7_output_array.data_start = AI_PTR(NULL);
 800a4c4:	4b12      	ldr	r3, [pc, #72]	; (800a510 <speech_commands_model_configure_activations+0xf4>)
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	60da      	str	r2, [r3, #12]
    conv2d_1_scratch0_array.data = AI_PTR(activations_map[0] + 12064);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 800a4d0:	3320      	adds	r3, #32
 800a4d2:	4a10      	ldr	r2, [pc, #64]	; (800a514 <speech_commands_model_configure_activations+0xf8>)
 800a4d4:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(activations_map[0] + 12064);
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 800a4dc:	3320      	adds	r3, #32
 800a4de:	4a0d      	ldr	r2, [pc, #52]	; (800a514 <speech_commands_model_configure_activations+0xf8>)
 800a4e0:	60d3      	str	r3, [r2, #12]
    
    return true;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	e000      	b.n	800a4e8 <speech_commands_model_configure_activations+0xcc>
  }
  return false;
 800a4e6:	2300      	movs	r3, #0
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3710      	adds	r7, #16
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}
 800a4f0:	200004c0 	.word	0x200004c0
 800a4f4:	200004d0 	.word	0x200004d0
 800a4f8:	200004e0 	.word	0x200004e0
 800a4fc:	200004f0 	.word	0x200004f0
 800a500:	20000500 	.word	0x20000500
 800a504:	20000510 	.word	0x20000510
 800a508:	20000520 	.word	0x20000520
 800a50c:	20000530 	.word	0x20000530
 800a510:	20000540 	.word	0x20000540
 800a514:	200005f0 	.word	0x200005f0

0800a518 <speech_commands_model_configure_weights>:


AI_DECLARE_STATIC
ai_bool speech_commands_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)
  AI_UNUSED(net_ctx)

  ai_ptr weights_map[1] = AI_C_ARRAY_INIT;
 800a522:	2300      	movs	r3, #0
 800a524:	60fb      	str	r3, [r7, #12]

  if (ai_platform_get_weights_map(weights_map, 1, params)) {
 800a526:	f107 030c 	add.w	r3, r7, #12
 800a52a:	683a      	ldr	r2, [r7, #0]
 800a52c:	2101      	movs	r1, #1
 800a52e:	4618      	mov	r0, r3
 800a530:	f002 f864 	bl	800c5fc <ai_platform_get_weights_map>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	f000 80b0 	beq.w	800a69c <speech_commands_model_configure_weights+0x184>
    /* Updating weights with array addresses */
    
    conv2d_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800a53c:	4b5a      	ldr	r3, [pc, #360]	; (800a6a8 <speech_commands_model_configure_weights+0x190>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a544:	4a58      	ldr	r2, [pc, #352]	; (800a6a8 <speech_commands_model_configure_weights+0x190>)
 800a546:	6013      	str	r3, [r2, #0]
    conv2d_0_weights_array.data = AI_PTR(weights_map[0] + 0);
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	4a57      	ldr	r2, [pc, #348]	; (800a6a8 <speech_commands_model_configure_weights+0x190>)
 800a54c:	6093      	str	r3, [r2, #8]
    conv2d_0_weights_array.data_start = AI_PTR(weights_map[0] + 0);
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	4a55      	ldr	r2, [pc, #340]	; (800a6a8 <speech_commands_model_configure_weights+0x190>)
 800a552:	60d3      	str	r3, [r2, #12]
    conv2d_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800a554:	4b55      	ldr	r3, [pc, #340]	; (800a6ac <speech_commands_model_configure_weights+0x194>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a55c:	4a53      	ldr	r2, [pc, #332]	; (800a6ac <speech_commands_model_configure_weights+0x194>)
 800a55e:	6013      	str	r3, [r2, #0]
    conv2d_0_bias_array.data = AI_PTR(weights_map[0] + 288);
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800a566:	4a51      	ldr	r2, [pc, #324]	; (800a6ac <speech_commands_model_configure_weights+0x194>)
 800a568:	6093      	str	r3, [r2, #8]
    conv2d_0_bias_array.data_start = AI_PTR(weights_map[0] + 288);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800a570:	4a4e      	ldr	r2, [pc, #312]	; (800a6ac <speech_commands_model_configure_weights+0x194>)
 800a572:	60d3      	str	r3, [r2, #12]
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800a574:	4b4e      	ldr	r3, [pc, #312]	; (800a6b0 <speech_commands_model_configure_weights+0x198>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a57c:	4a4c      	ldr	r2, [pc, #304]	; (800a6b0 <speech_commands_model_configure_weights+0x198>)
 800a57e:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(weights_map[0] + 320);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800a586:	4a4a      	ldr	r2, [pc, #296]	; (800a6b0 <speech_commands_model_configure_weights+0x198>)
 800a588:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(weights_map[0] + 320);
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800a590:	4a47      	ldr	r2, [pc, #284]	; (800a6b0 <speech_commands_model_configure_weights+0x198>)
 800a592:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800a594:	4b47      	ldr	r3, [pc, #284]	; (800a6b4 <speech_commands_model_configure_weights+0x19c>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a59c:	4a45      	ldr	r2, [pc, #276]	; (800a6b4 <speech_commands_model_configure_weights+0x19c>)
 800a59e:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(weights_map[0] + 2624);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f503 6324 	add.w	r3, r3, #2624	; 0xa40
 800a5a6:	4a43      	ldr	r2, [pc, #268]	; (800a6b4 <speech_commands_model_configure_weights+0x19c>)
 800a5a8:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(weights_map[0] + 2624);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	f503 6324 	add.w	r3, r3, #2624	; 0xa40
 800a5b0:	4a40      	ldr	r2, [pc, #256]	; (800a6b4 <speech_commands_model_configure_weights+0x19c>)
 800a5b2:	60d3      	str	r3, [r2, #12]
    dense_4_weights_array.format |= AI_FMT_FLAG_CONST;
 800a5b4:	4b40      	ldr	r3, [pc, #256]	; (800a6b8 <speech_commands_model_configure_weights+0x1a0>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a5bc:	4a3e      	ldr	r2, [pc, #248]	; (800a6b8 <speech_commands_model_configure_weights+0x1a0>)
 800a5be:	6013      	str	r3, [r2, #0]
    dense_4_weights_array.data = AI_PTR(weights_map[0] + 2656);
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	f503 6326 	add.w	r3, r3, #2656	; 0xa60
 800a5c6:	4a3c      	ldr	r2, [pc, #240]	; (800a6b8 <speech_commands_model_configure_weights+0x1a0>)
 800a5c8:	6093      	str	r3, [r2, #8]
    dense_4_weights_array.data_start = AI_PTR(weights_map[0] + 2656);
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f503 6326 	add.w	r3, r3, #2656	; 0xa60
 800a5d0:	4a39      	ldr	r2, [pc, #228]	; (800a6b8 <speech_commands_model_configure_weights+0x1a0>)
 800a5d2:	60d3      	str	r3, [r2, #12]
    dense_4_bias_array.format |= AI_FMT_FLAG_CONST;
 800a5d4:	4b39      	ldr	r3, [pc, #228]	; (800a6bc <speech_commands_model_configure_weights+0x1a4>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a5dc:	4a37      	ldr	r2, [pc, #220]	; (800a6bc <speech_commands_model_configure_weights+0x1a4>)
 800a5de:	6013      	str	r3, [r2, #0]
    dense_4_bias_array.data = AI_PTR(weights_map[0] + 150112);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f503 3312 	add.w	r3, r3, #149504	; 0x24800
 800a5e6:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800a5ea:	4a34      	ldr	r2, [pc, #208]	; (800a6bc <speech_commands_model_configure_weights+0x1a4>)
 800a5ec:	6093      	str	r3, [r2, #8]
    dense_4_bias_array.data_start = AI_PTR(weights_map[0] + 150112);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f503 3312 	add.w	r3, r3, #149504	; 0x24800
 800a5f4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800a5f8:	4a30      	ldr	r2, [pc, #192]	; (800a6bc <speech_commands_model_configure_weights+0x1a4>)
 800a5fa:	60d3      	str	r3, [r2, #12]
    dense_5_weights_array.format |= AI_FMT_FLAG_CONST;
 800a5fc:	4b30      	ldr	r3, [pc, #192]	; (800a6c0 <speech_commands_model_configure_weights+0x1a8>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a604:	4a2e      	ldr	r2, [pc, #184]	; (800a6c0 <speech_commands_model_configure_weights+0x1a8>)
 800a606:	6013      	str	r3, [r2, #0]
    dense_5_weights_array.data = AI_PTR(weights_map[0] + 150368);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f503 3312 	add.w	r3, r3, #149504	; 0x24800
 800a60e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800a612:	4a2b      	ldr	r2, [pc, #172]	; (800a6c0 <speech_commands_model_configure_weights+0x1a8>)
 800a614:	6093      	str	r3, [r2, #8]
    dense_5_weights_array.data_start = AI_PTR(weights_map[0] + 150368);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f503 3312 	add.w	r3, r3, #149504	; 0x24800
 800a61c:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800a620:	4a27      	ldr	r2, [pc, #156]	; (800a6c0 <speech_commands_model_configure_weights+0x1a8>)
 800a622:	60d3      	str	r3, [r2, #12]
    dense_5_bias_array.format |= AI_FMT_FLAG_CONST;
 800a624:	4b27      	ldr	r3, [pc, #156]	; (800a6c4 <speech_commands_model_configure_weights+0x1ac>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a62c:	4a25      	ldr	r2, [pc, #148]	; (800a6c4 <speech_commands_model_configure_weights+0x1ac>)
 800a62e:	6013      	str	r3, [r2, #0]
    dense_5_bias_array.data = AI_PTR(weights_map[0] + 166752);
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f503 3322 	add.w	r3, r3, #165888	; 0x28800
 800a636:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800a63a:	4a22      	ldr	r2, [pc, #136]	; (800a6c4 <speech_commands_model_configure_weights+0x1ac>)
 800a63c:	6093      	str	r3, [r2, #8]
    dense_5_bias_array.data_start = AI_PTR(weights_map[0] + 166752);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f503 3322 	add.w	r3, r3, #165888	; 0x28800
 800a644:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800a648:	4a1e      	ldr	r2, [pc, #120]	; (800a6c4 <speech_commands_model_configure_weights+0x1ac>)
 800a64a:	60d3      	str	r3, [r2, #12]
    dense_6_weights_array.format |= AI_FMT_FLAG_CONST;
 800a64c:	4b1e      	ldr	r3, [pc, #120]	; (800a6c8 <speech_commands_model_configure_weights+0x1b0>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a654:	4a1c      	ldr	r2, [pc, #112]	; (800a6c8 <speech_commands_model_configure_weights+0x1b0>)
 800a656:	6013      	str	r3, [r2, #0]
    dense_6_weights_array.data = AI_PTR(weights_map[0] + 167008);
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f503 3323 	add.w	r3, r3, #166912	; 0x28c00
 800a65e:	3360      	adds	r3, #96	; 0x60
 800a660:	4a19      	ldr	r2, [pc, #100]	; (800a6c8 <speech_commands_model_configure_weights+0x1b0>)
 800a662:	6093      	str	r3, [r2, #8]
    dense_6_weights_array.data_start = AI_PTR(weights_map[0] + 167008);
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f503 3323 	add.w	r3, r3, #166912	; 0x28c00
 800a66a:	3360      	adds	r3, #96	; 0x60
 800a66c:	4a16      	ldr	r2, [pc, #88]	; (800a6c8 <speech_commands_model_configure_weights+0x1b0>)
 800a66e:	60d3      	str	r3, [r2, #12]
    dense_6_bias_array.format |= AI_FMT_FLAG_CONST;
 800a670:	4b16      	ldr	r3, [pc, #88]	; (800a6cc <speech_commands_model_configure_weights+0x1b4>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a678:	4a14      	ldr	r2, [pc, #80]	; (800a6cc <speech_commands_model_configure_weights+0x1b4>)
 800a67a:	6013      	str	r3, [r2, #0]
    dense_6_bias_array.data = AI_PTR(weights_map[0] + 176736);
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
 800a682:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800a686:	4a11      	ldr	r2, [pc, #68]	; (800a6cc <speech_commands_model_configure_weights+0x1b4>)
 800a688:	6093      	str	r3, [r2, #8]
    dense_6_bias_array.data_start = AI_PTR(weights_map[0] + 176736);
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
 800a690:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800a694:	4a0d      	ldr	r2, [pc, #52]	; (800a6cc <speech_commands_model_configure_weights+0x1b4>)
 800a696:	60d3      	str	r3, [r2, #12]
    return true;
 800a698:	2301      	movs	r3, #1
 800a69a:	e000      	b.n	800a69e <speech_commands_model_configure_weights+0x186>
  }
  return false;
 800a69c:	2300      	movs	r3, #0
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3710      	adds	r7, #16
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	20000550 	.word	0x20000550
 800a6ac:	20000560 	.word	0x20000560
 800a6b0:	20000570 	.word	0x20000570
 800a6b4:	20000580 	.word	0x20000580
 800a6b8:	20000590 	.word	0x20000590
 800a6bc:	200005a0 	.word	0x200005a0
 800a6c0:	200005b0 	.word	0x200005b0
 800a6c4:	200005c0 	.word	0x200005c0
 800a6c8:	200005d0 	.word	0x200005d0
 800a6cc:	200005e0 	.word	0x200005e0

0800a6d0 <ai_speech_commands_model_create>:
}

AI_API_ENTRY
ai_error ai_speech_commands_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af02      	add	r7, sp, #8
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800a6da:	2300      	movs	r3, #0
 800a6dc:	9301      	str	r3, [sp, #4]
 800a6de:	2304      	movs	r3, #4
 800a6e0:	9300      	str	r3, [sp, #0]
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	4a04      	ldr	r2, [pc, #16]	; (800a6f8 <ai_speech_commands_model_create+0x28>)
 800a6e6:	6839      	ldr	r1, [r7, #0]
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f001 ffef 	bl	800c6cc <ai_platform_network_create>
 800a6ee:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	3708      	adds	r7, #8
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}
 800a6f8:	20000e98 	.word	0x20000e98

0800a6fc <ai_speech_commands_model_init>:
}

AI_API_ENTRY
ai_bool ai_speech_commands_model_init(
  ai_handle network, const ai_network_params* params)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 800a706:	6839      	ldr	r1, [r7, #0]
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f002 f8b5 	bl	800c878 <ai_platform_network_init>
 800a70e:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d101      	bne.n	800a71a <ai_speech_commands_model_init+0x1e>
 800a716:	2300      	movs	r3, #0
 800a718:	e028      	b.n	800a76c <ai_speech_commands_model_init+0x70>

  ai_bool ok = true;
 800a71a:	2301      	movs	r3, #1
 800a71c:	72fb      	strb	r3, [r7, #11]
  ok &= speech_commands_model_configure_weights(net_ctx, params);
 800a71e:	6839      	ldr	r1, [r7, #0]
 800a720:	68f8      	ldr	r0, [r7, #12]
 800a722:	f7ff fef9 	bl	800a518 <speech_commands_model_configure_weights>
 800a726:	4603      	mov	r3, r0
 800a728:	461a      	mov	r2, r3
 800a72a:	7afb      	ldrb	r3, [r7, #11]
 800a72c:	4013      	ands	r3, r2
 800a72e:	2b00      	cmp	r3, #0
 800a730:	bf14      	ite	ne
 800a732:	2301      	movne	r3, #1
 800a734:	2300      	moveq	r3, #0
 800a736:	72fb      	strb	r3, [r7, #11]
  ok &= speech_commands_model_configure_activations(net_ctx, params);
 800a738:	6839      	ldr	r1, [r7, #0]
 800a73a:	68f8      	ldr	r0, [r7, #12]
 800a73c:	f7ff fe6e 	bl	800a41c <speech_commands_model_configure_activations>
 800a740:	4603      	mov	r3, r0
 800a742:	461a      	mov	r2, r3
 800a744:	7afb      	ldrb	r3, [r7, #11]
 800a746:	4013      	ands	r3, r2
 800a748:	2b00      	cmp	r3, #0
 800a74a:	bf14      	ite	ne
 800a74c:	2301      	movne	r3, #1
 800a74e:	2300      	moveq	r3, #0
 800a750:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f002 f9a2 	bl	800ca9c <ai_platform_network_post_init>
 800a758:	4603      	mov	r3, r0
 800a75a:	461a      	mov	r2, r3
 800a75c:	7afb      	ldrb	r3, [r7, #11]
 800a75e:	4013      	ands	r3, r2
 800a760:	2b00      	cmp	r3, #0
 800a762:	bf14      	ite	ne
 800a764:	2301      	movne	r3, #1
 800a766:	2300      	moveq	r3, #0
 800a768:	72fb      	strb	r3, [r7, #11]

  return ok;
 800a76a:	7afb      	ldrb	r3, [r7, #11]
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3710      	adds	r7, #16
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <ai_speech_commands_model_run>:


AI_API_ENTRY
ai_i32 ai_speech_commands_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	68b9      	ldr	r1, [r7, #8]
 800a784:	68f8      	ldr	r0, [r7, #12]
 800a786:	f002 fa1d 	bl	800cbc4 <ai_platform_network_process>
 800a78a:	4603      	mov	r3, r0
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3710      	adds	r7, #16
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <ai_speech_commands_model_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_speech_commands_model_data_weights_get(void)
{
 800a794:	b480      	push	{r7}
 800a796:	af00      	add	r7, sp, #0
    AI_PTR(AI_MAGIC_MARKER),
    AI_PTR(s_speech_commands_model_weights_array_u64),
    AI_PTR(AI_MAGIC_MARKER)
  };

  return AI_HANDLE_PTR(s_speech_commands_model_weights_map);
 800a798:	4b02      	ldr	r3, [pc, #8]	; (800a7a4 <ai_speech_commands_model_data_weights_get+0x10>)

}
 800a79a:	4618      	mov	r0, r3
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr
 800a7a4:	0805f978 	.word	0x0805f978

0800a7a8 <D16_GENERIC>:
 800a7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ac:	b089      	sub	sp, #36	; 0x24
 800a7ae:	68d4      	ldr	r4, [r2, #12]
 800a7b0:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800a7b2:	6993      	ldr	r3, [r2, #24]
 800a7b4:	9407      	str	r4, [sp, #28]
 800a7b6:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800a7b8:	9306      	str	r3, [sp, #24]
 800a7ba:	9402      	str	r4, [sp, #8]
 800a7bc:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800a7c0:	f8d2 b014 	ldr.w	fp, [r2, #20]
 800a7c4:	69d3      	ldr	r3, [r2, #28]
 800a7c6:	6896      	ldr	r6, [r2, #8]
 800a7c8:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800a7ca:	9103      	str	r1, [sp, #12]
 800a7cc:	2d00      	cmp	r5, #0
 800a7ce:	d066      	beq.n	800a89e <D16_GENERIC+0xf6>
 800a7d0:	f004 0510 	and.w	r5, r4, #16
 800a7d4:	f004 0420 	and.w	r4, r4, #32
 800a7d8:	9504      	str	r5, [sp, #16]
 800a7da:	4938      	ldr	r1, [pc, #224]	; (800a8bc <D16_GENERIC+0x114>)
 800a7dc:	9405      	str	r4, [sp, #20]
 800a7de:	f04f 0e00 	mov.w	lr, #0
 800a7e2:	4635      	mov	r5, r6
 800a7e4:	e04f      	b.n	800a886 <D16_GENERIC+0xde>
 800a7e6:	5d87      	ldrb	r7, [r0, r6]
 800a7e8:	7804      	ldrb	r4, [r0, #0]
 800a7ea:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800a7ee:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 800a7f2:	b2e6      	uxtb	r6, r4
 800a7f4:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800a7f8:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800a7fc:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800a800:	4433      	add	r3, r6
 800a802:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800a806:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800a80a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a80e:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800a812:	0aa3      	lsrs	r3, r4, #10
 800a814:	4c2a      	ldr	r4, [pc, #168]	; (800a8c0 <D16_GENERIC+0x118>)
 800a816:	fb26 5404 	smlad	r4, r6, r4, r5
 800a81a:	4d2a      	ldr	r5, [pc, #168]	; (800a8c4 <D16_GENERIC+0x11c>)
 800a81c:	fb26 f505 	smuad	r5, r6, r5
 800a820:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800a824:	eb04 080a 	add.w	r8, r4, sl
 800a828:	eba8 080b 	sub.w	r8, r8, fp
 800a82c:	4646      	mov	r6, r8
 800a82e:	17f7      	asrs	r7, r6, #31
 800a830:	e9cd 6700 	strd	r6, r7, [sp]
 800a834:	9e04      	ldr	r6, [sp, #16]
 800a836:	f10e 0c01 	add.w	ip, lr, #1
 800a83a:	b16e      	cbz	r6, 800a858 <D16_GENERIC+0xb0>
 800a83c:	6a16      	ldr	r6, [r2, #32]
 800a83e:	9f01      	ldr	r7, [sp, #4]
 800a840:	fba8 8906 	umull	r8, r9, r8, r6
 800a844:	fb06 9907 	mla	r9, r6, r7, r9
 800a848:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800a84c:	f149 0900 	adc.w	r9, r9, #0
 800a850:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800a854:	46a3      	mov	fp, r4
 800a856:	4654      	mov	r4, sl
 800a858:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800a85a:	9f02      	ldr	r7, [sp, #8]
 800a85c:	0424      	lsls	r4, r4, #16
 800a85e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a862:	f04f 0900 	mov.w	r9, #0
 800a866:	fb0e fe06 	mul.w	lr, lr, r6
 800a86a:	fbc7 8904 	smlal	r8, r9, r7, r4
 800a86e:	9e03      	ldr	r6, [sp, #12]
 800a870:	464f      	mov	r7, r9
 800a872:	10bc      	asrs	r4, r7, #2
 800a874:	f304 040f 	ssat	r4, #16, r4
 800a878:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 800a87c:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800a87e:	fa1f fe8c 	uxth.w	lr, ip
 800a882:	4574      	cmp	r4, lr
 800a884:	d90a      	bls.n	800a89c <D16_GENERIC+0xf4>
 800a886:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800a888:	2c01      	cmp	r4, #1
 800a88a:	b2e6      	uxtb	r6, r4
 800a88c:	d1ab      	bne.n	800a7e6 <D16_GENERIC+0x3e>
 800a88e:	9e05      	ldr	r6, [sp, #20]
 800a890:	f850 4b02 	ldr.w	r4, [r0], #2
 800a894:	2e00      	cmp	r6, #0
 800a896:	d0ac      	beq.n	800a7f2 <D16_GENERIC+0x4a>
 800a898:	ba64      	rev16	r4, r4
 800a89a:	e7aa      	b.n	800a7f2 <D16_GENERIC+0x4a>
 800a89c:	462e      	mov	r6, r5
 800a89e:	9907      	ldr	r1, [sp, #28]
 800a8a0:	61d3      	str	r3, [r2, #28]
 800a8a2:	9b06      	ldr	r3, [sp, #24]
 800a8a4:	6096      	str	r6, [r2, #8]
 800a8a6:	2000      	movs	r0, #0
 800a8a8:	60d1      	str	r1, [r2, #12]
 800a8aa:	f8c2 a010 	str.w	sl, [r2, #16]
 800a8ae:	f8c2 b014 	str.w	fp, [r2, #20]
 800a8b2:	6193      	str	r3, [r2, #24]
 800a8b4:	b009      	add	sp, #36	; 0x24
 800a8b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ba:	bf00      	nop
 800a8bc:	20000000 	.word	0x20000000
 800a8c0:	00030001 	.word	0x00030001
 800a8c4:	00010003 	.word	0x00010003

0800a8c8 <D24_GENERIC>:
 800a8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8cc:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800a8ce:	6993      	ldr	r3, [r2, #24]
 800a8d0:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800a8d2:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800a8d6:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800a8da:	6894      	ldr	r4, [r2, #8]
 800a8dc:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800a8e0:	b089      	sub	sp, #36	; 0x24
 800a8e2:	9307      	str	r3, [sp, #28]
 800a8e4:	9503      	str	r5, [sp, #12]
 800a8e6:	69d3      	ldr	r3, [r2, #28]
 800a8e8:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800a8ea:	9104      	str	r1, [sp, #16]
 800a8ec:	2e00      	cmp	r6, #0
 800a8ee:	f000 8096 	beq.w	800aa1e <D24_GENERIC+0x156>
 800a8f2:	f005 0610 	and.w	r6, r5, #16
 800a8f6:	f005 0520 	and.w	r5, r5, #32
 800a8fa:	4954      	ldr	r1, [pc, #336]	; (800aa4c <D24_GENERIC+0x184>)
 800a8fc:	9605      	str	r6, [sp, #20]
 800a8fe:	9506      	str	r5, [sp, #24]
 800a900:	f04f 0e00 	mov.w	lr, #0
 800a904:	f8cd 9008 	str.w	r9, [sp, #8]
 800a908:	e06a      	b.n	800a9e0 <D24_GENERIC+0x118>
 800a90a:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800a90e:	f810 8007 	ldrb.w	r8, [r0, r7]
 800a912:	f890 c000 	ldrb.w	ip, [r0]
 800a916:	042d      	lsls	r5, r5, #16
 800a918:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800a91c:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 800a920:	44ac      	add	ip, r5
 800a922:	4438      	add	r0, r7
 800a924:	fa5f f68c 	uxtb.w	r6, ip
 800a928:	f3cc 2507 	ubfx	r5, ip, #8, #8
 800a92c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800a930:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 800a934:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a938:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800a93c:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800a940:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 800a944:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800a948:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a94c:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800a950:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800a954:	4d3e      	ldr	r5, [pc, #248]	; (800aa50 <D24_GENERIC+0x188>)
 800a956:	fb26 b705 	smlad	r7, r6, r5, fp
 800a95a:	4d3e      	ldr	r5, [pc, #248]	; (800aa54 <D24_GENERIC+0x18c>)
 800a95c:	fb26 4b05 	smlad	fp, r6, r5, r4
 800a960:	f3c3 0409 	ubfx	r4, r3, #0, #10
 800a964:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 800a968:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 800a96c:	2401      	movs	r4, #1
 800a96e:	fb26 f604 	smuad	r6, r6, r4
 800a972:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800a976:	9f02      	ldr	r7, [sp, #8]
 800a978:	eb0e 0c04 	add.w	ip, lr, r4
 800a97c:	eb08 0406 	add.w	r4, r8, r6
 800a980:	eb05 060a 	add.w	r6, r5, sl
 800a984:	1bf6      	subs	r6, r6, r7
 800a986:	4637      	mov	r7, r6
 800a988:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800a98c:	e9cd 7800 	strd	r7, r8, [sp]
 800a990:	9f05      	ldr	r7, [sp, #20]
 800a992:	b177      	cbz	r7, 800a9b2 <D24_GENERIC+0xea>
 800a994:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800a998:	9502      	str	r5, [sp, #8]
 800a99a:	fba6 9a08 	umull	r9, sl, r6, r8
 800a99e:	9e01      	ldr	r6, [sp, #4]
 800a9a0:	fb08 aa06 	mla	sl, r8, r6, sl
 800a9a4:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 800a9a8:	f14a 0700 	adc.w	r7, sl, #0
 800a9ac:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 800a9b0:	4655      	mov	r5, sl
 800a9b2:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800a9b4:	9f03      	ldr	r7, [sp, #12]
 800a9b6:	03ad      	lsls	r5, r5, #14
 800a9b8:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a9bc:	f04f 0900 	mov.w	r9, #0
 800a9c0:	fb0e fe06 	mul.w	lr, lr, r6
 800a9c4:	fbc7 8905 	smlal	r8, r9, r7, r5
 800a9c8:	9e04      	ldr	r6, [sp, #16]
 800a9ca:	464f      	mov	r7, r9
 800a9cc:	10bd      	asrs	r5, r7, #2
 800a9ce:	f305 050f 	ssat	r5, #16, r5
 800a9d2:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800a9d6:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800a9d8:	fa1f fe8c 	uxth.w	lr, ip
 800a9dc:	4575      	cmp	r5, lr
 800a9de:	d91c      	bls.n	800aa1a <D24_GENERIC+0x152>
 800a9e0:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800a9e2:	b2ef      	uxtb	r7, r5
 800a9e4:	2d01      	cmp	r5, #1
 800a9e6:	b23e      	sxth	r6, r7
 800a9e8:	d18f      	bne.n	800a90a <D24_GENERIC+0x42>
 800a9ea:	9d06      	ldr	r5, [sp, #24]
 800a9ec:	b15d      	cbz	r5, 800aa06 <D24_GENERIC+0x13e>
 800a9ee:	f01e 0f01 	tst.w	lr, #1
 800a9f2:	d122      	bne.n	800aa3a <D24_GENERIC+0x172>
 800a9f4:	7805      	ldrb	r5, [r0, #0]
 800a9f6:	78c7      	ldrb	r7, [r0, #3]
 800a9f8:	7846      	ldrb	r6, [r0, #1]
 800a9fa:	022d      	lsls	r5, r5, #8
 800a9fc:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800aa00:	44b4      	add	ip, r6
 800aa02:	3002      	adds	r0, #2
 800aa04:	e78e      	b.n	800a924 <D24_GENERIC+0x5c>
 800aa06:	7846      	ldrb	r6, [r0, #1]
 800aa08:	f890 c002 	ldrb.w	ip, [r0, #2]
 800aa0c:	f810 5b03 	ldrb.w	r5, [r0], #3
 800aa10:	0236      	lsls	r6, r6, #8
 800aa12:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800aa16:	44ac      	add	ip, r5
 800aa18:	e784      	b.n	800a924 <D24_GENERIC+0x5c>
 800aa1a:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800aa1e:	61d3      	str	r3, [r2, #28]
 800aa20:	9b07      	ldr	r3, [sp, #28]
 800aa22:	6094      	str	r4, [r2, #8]
 800aa24:	2000      	movs	r0, #0
 800aa26:	f8c2 b00c 	str.w	fp, [r2, #12]
 800aa2a:	f8c2 a010 	str.w	sl, [r2, #16]
 800aa2e:	f8c2 9014 	str.w	r9, [r2, #20]
 800aa32:	6193      	str	r3, [r2, #24]
 800aa34:	b009      	add	sp, #36	; 0x24
 800aa36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa3a:	78c5      	ldrb	r5, [r0, #3]
 800aa3c:	7887      	ldrb	r7, [r0, #2]
 800aa3e:	f810 6b04 	ldrb.w	r6, [r0], #4
 800aa42:	022d      	lsls	r5, r5, #8
 800aa44:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 800aa48:	44b4      	add	ip, r6
 800aa4a:	e76b      	b.n	800a924 <D24_GENERIC+0x5c>
 800aa4c:	20000000 	.word	0x20000000
 800aa50:	00030001 	.word	0x00030001
 800aa54:	00060007 	.word	0x00060007

0800aa58 <D32_GENERIC>:
 800aa58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa5c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800aa5e:	6993      	ldr	r3, [r2, #24]
 800aa60:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800aa62:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800aa66:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800aa6a:	69d6      	ldr	r6, [r2, #28]
 800aa6c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 800aa70:	b089      	sub	sp, #36	; 0x24
 800aa72:	9307      	str	r3, [sp, #28]
 800aa74:	9403      	str	r4, [sp, #12]
 800aa76:	6893      	ldr	r3, [r2, #8]
 800aa78:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800aa7a:	9104      	str	r1, [sp, #16]
 800aa7c:	2d00      	cmp	r5, #0
 800aa7e:	f000 809f 	beq.w	800abc0 <D32_GENERIC+0x168>
 800aa82:	f004 0510 	and.w	r5, r4, #16
 800aa86:	f004 0420 	and.w	r4, r4, #32
 800aa8a:	9505      	str	r5, [sp, #20]
 800aa8c:	4953      	ldr	r1, [pc, #332]	; (800abdc <D32_GENERIC+0x184>)
 800aa8e:	9406      	str	r4, [sp, #24]
 800aa90:	f04f 0c00 	mov.w	ip, #0
 800aa94:	f8cd 9008 	str.w	r9, [sp, #8]
 800aa98:	461d      	mov	r5, r3
 800aa9a:	4617      	mov	r7, r2
 800aa9c:	e077      	b.n	800ab8e <D32_GENERIC+0x136>
 800aa9e:	f818 3003 	ldrb.w	r3, [r8, r3]
 800aaa2:	f810 800e 	ldrb.w	r8, [r0, lr]
 800aaa6:	f810 e002 	ldrb.w	lr, [r0, r2]
 800aaaa:	7800      	ldrb	r0, [r0, #0]
 800aaac:	041b      	lsls	r3, r3, #16
 800aaae:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800aab2:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800aab6:	4403      	add	r3, r0
 800aab8:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 800aabc:	b2dc      	uxtb	r4, r3
 800aabe:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800aac2:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800aac6:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800aaca:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800aace:	0e1b      	lsrs	r3, r3, #24
 800aad0:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 800aad4:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 800aad8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800aadc:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800aae0:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 800aae4:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 800aae8:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800aaec:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800aaf0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800aaf4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800aaf8:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 800aafc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ab00:	4b37      	ldr	r3, [pc, #220]	; (800abe0 <D32_GENERIC+0x188>)
 800ab02:	fb22 b403 	smlad	r4, r2, r3, fp
 800ab06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800ab0a:	fb2e 4803 	smlad	r8, lr, r3, r4
 800ab0e:	4b35      	ldr	r3, [pc, #212]	; (800abe4 <D32_GENERIC+0x18c>)
 800ab10:	fb22 5503 	smlad	r5, r2, r3, r5
 800ab14:	4b34      	ldr	r3, [pc, #208]	; (800abe8 <D32_GENERIC+0x190>)
 800ab16:	fb2e 5b03 	smlad	fp, lr, r3, r5
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	fb22 f203 	smuad	r2, r2, r3
 800ab20:	4b32      	ldr	r3, [pc, #200]	; (800abec <D32_GENERIC+0x194>)
 800ab22:	fb2e 2503 	smlad	r5, lr, r3, r2
 800ab26:	9b02      	ldr	r3, [sp, #8]
 800ab28:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 800ab2c:	eb04 080a 	add.w	r8, r4, sl
 800ab30:	eba8 0803 	sub.w	r8, r8, r3
 800ab34:	4642      	mov	r2, r8
 800ab36:	17d3      	asrs	r3, r2, #31
 800ab38:	e9cd 2300 	strd	r2, r3, [sp]
 800ab3c:	9b05      	ldr	r3, [sp, #20]
 800ab3e:	f10c 0e01 	add.w	lr, ip, #1
 800ab42:	b16b      	cbz	r3, 800ab60 <D32_GENERIC+0x108>
 800ab44:	6a3a      	ldr	r2, [r7, #32]
 800ab46:	9b01      	ldr	r3, [sp, #4]
 800ab48:	9402      	str	r4, [sp, #8]
 800ab4a:	fba8 8902 	umull	r8, r9, r8, r2
 800ab4e:	fb02 9903 	mla	r9, r2, r3, r9
 800ab52:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800ab56:	f149 0900 	adc.w	r9, r9, #0
 800ab5a:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800ab5e:	4654      	mov	r4, sl
 800ab60:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ab62:	9a04      	ldr	r2, [sp, #16]
 800ab64:	fb0c fc03 	mul.w	ip, ip, r3
 800ab68:	9b03      	ldr	r3, [sp, #12]
 800ab6a:	0364      	lsls	r4, r4, #13
 800ab6c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800ab70:	f04f 0900 	mov.w	r9, #0
 800ab74:	fbc3 8904 	smlal	r8, r9, r3, r4
 800ab78:	464b      	mov	r3, r9
 800ab7a:	109b      	asrs	r3, r3, #2
 800ab7c:	f303 030f 	ssat	r3, #16, r3
 800ab80:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 800ab84:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ab86:	fa1f fc8e 	uxth.w	ip, lr
 800ab8a:	4563      	cmp	r3, ip
 800ab8c:	d914      	bls.n	800abb8 <D32_GENERIC+0x160>
 800ab8e:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 800ab90:	b2e2      	uxtb	r2, r4
 800ab92:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800ab96:	eb00 080e 	add.w	r8, r0, lr
 800ab9a:	4253      	negs	r3, r2
 800ab9c:	2c01      	cmp	r4, #1
 800ab9e:	eb08 0403 	add.w	r4, r8, r3
 800aba2:	f47f af7c 	bne.w	800aa9e <D32_GENERIC+0x46>
 800aba6:	1d02      	adds	r2, r0, #4
 800aba8:	6803      	ldr	r3, [r0, #0]
 800abaa:	9806      	ldr	r0, [sp, #24]
 800abac:	b110      	cbz	r0, 800abb4 <D32_GENERIC+0x15c>
 800abae:	ba5b      	rev16	r3, r3
 800abb0:	4610      	mov	r0, r2
 800abb2:	e783      	b.n	800aabc <D32_GENERIC+0x64>
 800abb4:	4610      	mov	r0, r2
 800abb6:	e781      	b.n	800aabc <D32_GENERIC+0x64>
 800abb8:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800abbc:	462b      	mov	r3, r5
 800abbe:	463a      	mov	r2, r7
 800abc0:	6093      	str	r3, [r2, #8]
 800abc2:	9b07      	ldr	r3, [sp, #28]
 800abc4:	f8c2 b00c 	str.w	fp, [r2, #12]
 800abc8:	2000      	movs	r0, #0
 800abca:	61d6      	str	r6, [r2, #28]
 800abcc:	f8c2 a010 	str.w	sl, [r2, #16]
 800abd0:	f8c2 9014 	str.w	r9, [r2, #20]
 800abd4:	6193      	str	r3, [r2, #24]
 800abd6:	b009      	add	sp, #36	; 0x24
 800abd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abdc:	20000000 	.word	0x20000000
 800abe0:	00060003 	.word	0x00060003
 800abe4:	000a000c 	.word	0x000a000c
 800abe8:	000c000a 	.word	0x000c000a
 800abec:	00030006 	.word	0x00030006

0800abf0 <D48_GENERIC>:
 800abf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf4:	b089      	sub	sp, #36	; 0x24
 800abf6:	6953      	ldr	r3, [r2, #20]
 800abf8:	68d4      	ldr	r4, [r2, #12]
 800abfa:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800abfc:	9302      	str	r3, [sp, #8]
 800abfe:	9400      	str	r4, [sp, #0]
 800ac00:	6993      	ldr	r3, [r2, #24]
 800ac02:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800ac04:	9307      	str	r3, [sp, #28]
 800ac06:	9403      	str	r4, [sp, #12]
 800ac08:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800ac0c:	69d6      	ldr	r6, [r2, #28]
 800ac0e:	6893      	ldr	r3, [r2, #8]
 800ac10:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800ac12:	9104      	str	r1, [sp, #16]
 800ac14:	2d00      	cmp	r5, #0
 800ac16:	f000 80c5 	beq.w	800ada4 <D48_GENERIC+0x1b4>
 800ac1a:	f004 0510 	and.w	r5, r4, #16
 800ac1e:	f004 0420 	and.w	r4, r4, #32
 800ac22:	4967      	ldr	r1, [pc, #412]	; (800adc0 <D48_GENERIC+0x1d0>)
 800ac24:	9505      	str	r5, [sp, #20]
 800ac26:	9406      	str	r4, [sp, #24]
 800ac28:	f04f 0c00 	mov.w	ip, #0
 800ac2c:	4657      	mov	r7, sl
 800ac2e:	9301      	str	r3, [sp, #4]
 800ac30:	e09c      	b.n	800ad6c <D48_GENERIC+0x17c>
 800ac32:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800ac36:	f810 b009 	ldrb.w	fp, [r0, r9]
 800ac3a:	f81a 9009 	ldrb.w	r9, [sl, r9]
 800ac3e:	f810 a00e 	ldrb.w	sl, [r0, lr]
 800ac42:	7800      	ldrb	r0, [r0, #0]
 800ac44:	0424      	lsls	r4, r4, #16
 800ac46:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800ac4a:	f818 4005 	ldrb.w	r4, [r8, r5]
 800ac4e:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 800ac52:	44a8      	add	r8, r5
 800ac54:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 800ac58:	eb0b 0500 	add.w	r5, fp, r0
 800ac5c:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 800ac60:	fa5f f885 	uxtb.w	r8, r5
 800ac64:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 800ac68:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 800ac6c:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800ac70:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 800ac74:	0e2d      	lsrs	r5, r5, #24
 800ac76:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 800ac7a:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 800ac7e:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800ac82:	b2e6      	uxtb	r6, r4
 800ac84:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 800ac88:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800ac8c:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800ac90:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800ac94:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 800ac98:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 800ac9c:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800aca0:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800aca4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800aca8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800acac:	f3c6 0909 	ubfx	r9, r6, #0, #10
 800acb0:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800acb4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800acb8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800acbc:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 800acc0:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 800acc4:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 800acc8:	4c3e      	ldr	r4, [pc, #248]	; (800adc4 <D48_GENERIC+0x1d4>)
 800acca:	9d00      	ldr	r5, [sp, #0]
 800accc:	fb2a 5404 	smlad	r4, sl, r4, r5
 800acd0:	4d3d      	ldr	r5, [pc, #244]	; (800adc8 <D48_GENERIC+0x1d8>)
 800acd2:	fb28 4405 	smlad	r4, r8, r5, r4
 800acd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800acda:	fb2e 4b03 	smlad	fp, lr, r3, r4
 800acde:	4c3b      	ldr	r4, [pc, #236]	; (800adcc <D48_GENERIC+0x1dc>)
 800ace0:	9b01      	ldr	r3, [sp, #4]
 800ace2:	fb2a 3304 	smlad	r3, sl, r4, r3
 800ace6:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800acea:	fb28 3304 	smlad	r3, r8, r4, r3
 800acee:	4c38      	ldr	r4, [pc, #224]	; (800add0 <D48_GENERIC+0x1e0>)
 800acf0:	fb2e 3304 	smlad	r3, lr, r4, r3
 800acf4:	2501      	movs	r5, #1
 800acf6:	9300      	str	r3, [sp, #0]
 800acf8:	fb2a fa05 	smuad	sl, sl, r5
 800acfc:	4b35      	ldr	r3, [pc, #212]	; (800add4 <D48_GENERIC+0x1e4>)
 800acfe:	fb28 a803 	smlad	r8, r8, r3, sl
 800ad02:	4b35      	ldr	r3, [pc, #212]	; (800add8 <D48_GENERIC+0x1e8>)
 800ad04:	fb2e 8303 	smlad	r3, lr, r3, r8
 800ad08:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 800ad0c:	9301      	str	r3, [sp, #4]
 800ad0e:	9b02      	ldr	r3, [sp, #8]
 800ad10:	eb04 0807 	add.w	r8, r4, r7
 800ad14:	eba8 0803 	sub.w	r8, r8, r3
 800ad18:	9b05      	ldr	r3, [sp, #20]
 800ad1a:	4465      	add	r5, ip
 800ad1c:	ea4f 7be8 	mov.w	fp, r8, asr #31
 800ad20:	b163      	cbz	r3, 800ad3c <D48_GENERIC+0x14c>
 800ad22:	6a17      	ldr	r7, [r2, #32]
 800ad24:	9402      	str	r4, [sp, #8]
 800ad26:	fba8 8907 	umull	r8, r9, r8, r7
 800ad2a:	fb07 990b 	mla	r9, r7, fp, r9
 800ad2e:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800ad32:	f149 0900 	adc.w	r9, r9, #0
 800ad36:	ea4f 0749 	mov.w	r7, r9, lsl #1
 800ad3a:	463c      	mov	r4, r7
 800ad3c:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 800ad40:	9b03      	ldr	r3, [sp, #12]
 800ad42:	02e4      	lsls	r4, r4, #11
 800ad44:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800ad48:	f04f 0900 	mov.w	r9, #0
 800ad4c:	fb0c fc0e 	mul.w	ip, ip, lr
 800ad50:	fbc3 8904 	smlal	r8, r9, r3, r4
 800ad54:	9b04      	ldr	r3, [sp, #16]
 800ad56:	ea4f 04a9 	mov.w	r4, r9, asr #2
 800ad5a:	f304 040f 	ssat	r4, #16, r4
 800ad5e:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800ad62:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800ad64:	fa1f fc85 	uxth.w	ip, r5
 800ad68:	4564      	cmp	r4, ip
 800ad6a:	d919      	bls.n	800ada0 <D48_GENERIC+0x1b0>
 800ad6c:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800ad6e:	fa5f fe84 	uxtb.w	lr, r4
 800ad72:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800ad76:	f1ce 0500 	rsb	r5, lr, #0
 800ad7a:	eb00 0b09 	add.w	fp, r0, r9
 800ad7e:	eb0b 0a05 	add.w	sl, fp, r5
 800ad82:	2c01      	cmp	r4, #1
 800ad84:	eb0a 0809 	add.w	r8, sl, r9
 800ad88:	f47f af53 	bne.w	800ac32 <D48_GENERIC+0x42>
 800ad8c:	9b06      	ldr	r3, [sp, #24]
 800ad8e:	6805      	ldr	r5, [r0, #0]
 800ad90:	6844      	ldr	r4, [r0, #4]
 800ad92:	3006      	adds	r0, #6
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	f43f af63 	beq.w	800ac60 <D48_GENERIC+0x70>
 800ad9a:	ba6d      	rev16	r5, r5
 800ad9c:	ba64      	rev16	r4, r4
 800ad9e:	e75f      	b.n	800ac60 <D48_GENERIC+0x70>
 800ada0:	9b01      	ldr	r3, [sp, #4]
 800ada2:	46ba      	mov	sl, r7
 800ada4:	6093      	str	r3, [r2, #8]
 800ada6:	9b00      	ldr	r3, [sp, #0]
 800ada8:	60d3      	str	r3, [r2, #12]
 800adaa:	9b02      	ldr	r3, [sp, #8]
 800adac:	6153      	str	r3, [r2, #20]
 800adae:	9b07      	ldr	r3, [sp, #28]
 800adb0:	61d6      	str	r6, [r2, #28]
 800adb2:	2000      	movs	r0, #0
 800adb4:	f8c2 a010 	str.w	sl, [r2, #16]
 800adb8:	6193      	str	r3, [r2, #24]
 800adba:	b009      	add	sp, #36	; 0x24
 800adbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adc0:	20000000 	.word	0x20000000
 800adc4:	000f000a 	.word	0x000f000a
 800adc8:	00060003 	.word	0x00060003
 800adcc:	00150019 	.word	0x00150019
 800add0:	00190015 	.word	0x00190015
 800add4:	00030006 	.word	0x00030006
 800add8:	000a000f 	.word	0x000a000f

0800addc <D64_GENERIC>:
 800addc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade0:	b089      	sub	sp, #36	; 0x24
 800ade2:	6913      	ldr	r3, [r2, #16]
 800ade4:	6895      	ldr	r5, [r2, #8]
 800ade6:	9303      	str	r3, [sp, #12]
 800ade8:	9501      	str	r5, [sp, #4]
 800adea:	6953      	ldr	r3, [r2, #20]
 800adec:	68d5      	ldr	r5, [r2, #12]
 800adee:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800adf0:	9304      	str	r3, [sp, #16]
 800adf2:	9500      	str	r5, [sp, #0]
 800adf4:	6993      	ldr	r3, [r2, #24]
 800adf6:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800adf8:	9307      	str	r3, [sp, #28]
 800adfa:	9505      	str	r5, [sp, #20]
 800adfc:	69d3      	ldr	r3, [r2, #28]
 800adfe:	9106      	str	r1, [sp, #24]
 800ae00:	2c00      	cmp	r4, #0
 800ae02:	f000 80d9 	beq.w	800afb8 <D64_GENERIC+0x1dc>
 800ae06:	6a11      	ldr	r1, [r2, #32]
 800ae08:	9102      	str	r1, [sp, #8]
 800ae0a:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 800aff8 <D64_GENERIC+0x21c>
 800ae0e:	f04f 0c00 	mov.w	ip, #0
 800ae12:	4681      	mov	r9, r0
 800ae14:	e0c1      	b.n	800af9a <D64_GENERIC+0x1be>
 800ae16:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800ae1a:	4274      	negs	r4, r6
 800ae1c:	eb09 0708 	add.w	r7, r9, r8
 800ae20:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 800ae24:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 800ae28:	5d38      	ldrb	r0, [r7, r4]
 800ae2a:	5d29      	ldrb	r1, [r5, r4]
 800ae2c:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 800ae30:	f819 a008 	ldrb.w	sl, [r9, r8]
 800ae34:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 800ae38:	f899 7000 	ldrb.w	r7, [r9]
 800ae3c:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 800ae40:	4425      	add	r5, r4
 800ae42:	0409      	lsls	r1, r1, #16
 800ae44:	0400      	lsls	r0, r0, #16
 800ae46:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800ae4a:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800ae4e:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 800ae52:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800ae56:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 800ae5a:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800ae5e:	4459      	add	r1, fp
 800ae60:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 800ae64:	4438      	add	r0, r7
 800ae66:	b2c5      	uxtb	r5, r0
 800ae68:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800ae6c:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 800ae70:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 800ae74:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800ae78:	0e00      	lsrs	r0, r0, #24
 800ae7a:	eb03 0806 	add.w	r8, r3, r6
 800ae7e:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800ae82:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800ae86:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800ae8a:	b2c8      	uxtb	r0, r1
 800ae8c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800ae90:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800ae94:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 800ae98:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 800ae9c:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800aea0:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800aea4:	0e09      	lsrs	r1, r1, #24
 800aea6:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800aeaa:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 800aeae:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800aeb2:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800aeb6:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800aeba:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800aebe:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800aec2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800aec6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800aeca:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800aece:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800aed2:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800aed6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800aeda:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800aede:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800aee2:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800aee6:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800aeea:	0a8b      	lsrs	r3, r1, #10
 800aeec:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800aef0:	4939      	ldr	r1, [pc, #228]	; (800afd8 <D64_GENERIC+0x1fc>)
 800aef2:	9c00      	ldr	r4, [sp, #0]
 800aef4:	fb28 4101 	smlad	r1, r8, r1, r4
 800aef8:	4c38      	ldr	r4, [pc, #224]	; (800afdc <D64_GENERIC+0x200>)
 800aefa:	fb27 1104 	smlad	r1, r7, r4, r1
 800aefe:	4c38      	ldr	r4, [pc, #224]	; (800afe0 <D64_GENERIC+0x204>)
 800af00:	fb20 1104 	smlad	r1, r0, r4, r1
 800af04:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 800af08:	fb2a 1106 	smlad	r1, sl, r6, r1
 800af0c:	4c35      	ldr	r4, [pc, #212]	; (800afe4 <D64_GENERIC+0x208>)
 800af0e:	9d01      	ldr	r5, [sp, #4]
 800af10:	fb28 5404 	smlad	r4, r8, r4, r5
 800af14:	4d33      	ldr	r5, [pc, #204]	; (800afe4 <D64_GENERIC+0x208>)
 800af16:	fb2a 4415 	smladx	r4, sl, r5, r4
 800af1a:	4d33      	ldr	r5, [pc, #204]	; (800afe8 <D64_GENERIC+0x20c>)
 800af1c:	fb27 4405 	smlad	r4, r7, r5, r4
 800af20:	fb20 4415 	smladx	r4, r0, r5, r4
 800af24:	2501      	movs	r5, #1
 800af26:	9400      	str	r4, [sp, #0]
 800af28:	fb28 f805 	smuad	r8, r8, r5
 800af2c:	4c2f      	ldr	r4, [pc, #188]	; (800afec <D64_GENERIC+0x210>)
 800af2e:	fb27 8704 	smlad	r7, r7, r4, r8
 800af32:	4c2f      	ldr	r4, [pc, #188]	; (800aff0 <D64_GENERIC+0x214>)
 800af34:	fb20 7004 	smlad	r0, r0, r4, r7
 800af38:	4c2e      	ldr	r4, [pc, #184]	; (800aff4 <D64_GENERIC+0x218>)
 800af3a:	fb2a 0004 	smlad	r0, sl, r4, r0
 800af3e:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 800af42:	9902      	ldr	r1, [sp, #8]
 800af44:	9001      	str	r0, [sp, #4]
 800af46:	b189      	cbz	r1, 800af6c <D64_GENERIC+0x190>
 800af48:	9803      	ldr	r0, [sp, #12]
 800af4a:	9c04      	ldr	r4, [sp, #16]
 800af4c:	9604      	str	r6, [sp, #16]
 800af4e:	4430      	add	r0, r6
 800af50:	1b00      	subs	r0, r0, r4
 800af52:	17c5      	asrs	r5, r0, #31
 800af54:	460f      	mov	r7, r1
 800af56:	fba0 0101 	umull	r0, r1, r0, r1
 800af5a:	fb07 1105 	mla	r1, r7, r5, r1
 800af5e:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800af62:	f141 0100 	adc.w	r1, r1, #0
 800af66:	0049      	lsls	r1, r1, #1
 800af68:	9103      	str	r1, [sp, #12]
 800af6a:	460e      	mov	r6, r1
 800af6c:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 800af6e:	9905      	ldr	r1, [sp, #20]
 800af70:	9806      	ldr	r0, [sp, #24]
 800af72:	02b6      	lsls	r6, r6, #10
 800af74:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800af78:	f04f 0800 	mov.w	r8, #0
 800af7c:	fb0c f404 	mul.w	r4, ip, r4
 800af80:	fbc1 7806 	smlal	r7, r8, r1, r6
 800af84:	4641      	mov	r1, r8
 800af86:	1089      	asrs	r1, r1, #2
 800af88:	f301 010f 	ssat	r1, #16, r1
 800af8c:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 800af90:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800af92:	f10c 0c01 	add.w	ip, ip, #1
 800af96:	4561      	cmp	r1, ip
 800af98:	dd0e      	ble.n	800afb8 <D64_GENERIC+0x1dc>
 800af9a:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 800af9c:	2e01      	cmp	r6, #1
 800af9e:	f47f af3a 	bne.w	800ae16 <D64_GENERIC+0x3a>
 800afa2:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800afa4:	06b4      	lsls	r4, r6, #26
 800afa6:	e899 0003 	ldmia.w	r9, {r0, r1}
 800afaa:	f109 0908 	add.w	r9, r9, #8
 800afae:	f57f af5a 	bpl.w	800ae66 <D64_GENERIC+0x8a>
 800afb2:	ba40      	rev16	r0, r0
 800afb4:	ba49      	rev16	r1, r1
 800afb6:	e756      	b.n	800ae66 <D64_GENERIC+0x8a>
 800afb8:	61d3      	str	r3, [r2, #28]
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	9901      	ldr	r1, [sp, #4]
 800afbe:	6113      	str	r3, [r2, #16]
 800afc0:	9b04      	ldr	r3, [sp, #16]
 800afc2:	6091      	str	r1, [r2, #8]
 800afc4:	6153      	str	r3, [r2, #20]
 800afc6:	9900      	ldr	r1, [sp, #0]
 800afc8:	9b07      	ldr	r3, [sp, #28]
 800afca:	60d1      	str	r1, [r2, #12]
 800afcc:	2000      	movs	r0, #0
 800afce:	6193      	str	r3, [r2, #24]
 800afd0:	b009      	add	sp, #36	; 0x24
 800afd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afd6:	bf00      	nop
 800afd8:	001c0015 	.word	0x001c0015
 800afdc:	000f000a 	.word	0x000f000a
 800afe0:	00060003 	.word	0x00060003
 800afe4:	0024002a 	.word	0x0024002a
 800afe8:	002e0030 	.word	0x002e0030
 800afec:	00030006 	.word	0x00030006
 800aff0:	000a000f 	.word	0x000a000f
 800aff4:	0015001c 	.word	0x0015001c
 800aff8:	20000000 	.word	0x20000000

0800affc <D80_GENERIC>:
 800affc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b000:	b08b      	sub	sp, #44	; 0x2c
 800b002:	6914      	ldr	r4, [r2, #16]
 800b004:	9404      	str	r4, [sp, #16]
 800b006:	6954      	ldr	r4, [r2, #20]
 800b008:	9405      	str	r4, [sp, #20]
 800b00a:	6994      	ldr	r4, [r2, #24]
 800b00c:	9409      	str	r4, [sp, #36]	; 0x24
 800b00e:	6894      	ldr	r4, [r2, #8]
 800b010:	9402      	str	r4, [sp, #8]
 800b012:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b014:	68d4      	ldr	r4, [r2, #12]
 800b016:	9401      	str	r4, [sp, #4]
 800b018:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800b01a:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 800b01e:	9406      	str	r4, [sp, #24]
 800b020:	9107      	str	r1, [sp, #28]
 800b022:	2b00      	cmp	r3, #0
 800b024:	f000 810f 	beq.w	800b246 <D80_GENERIC+0x24a>
 800b028:	6a13      	ldr	r3, [r2, #32]
 800b02a:	9308      	str	r3, [sp, #32]
 800b02c:	2300      	movs	r3, #0
 800b02e:	9200      	str	r2, [sp, #0]
 800b030:	f8df 9264 	ldr.w	r9, [pc, #612]	; 800b298 <D80_GENERIC+0x29c>
 800b034:	f8cd b00c 	str.w	fp, [sp, #12]
 800b038:	461a      	mov	r2, r3
 800b03a:	e0ed      	b.n	800b218 <D80_GENERIC+0x21c>
 800b03c:	fa5f fc8c 	uxtb.w	ip, ip
 800b040:	fa0f f48c 	sxth.w	r4, ip
 800b044:	0066      	lsls	r6, r4, #1
 800b046:	eb06 0804 	add.w	r8, r6, r4
 800b04a:	f1cc 0500 	rsb	r5, ip, #0
 800b04e:	eb00 0108 	add.w	r1, r0, r8
 800b052:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800b056:	194b      	adds	r3, r1, r5
 800b058:	5d49      	ldrb	r1, [r1, r5]
 800b05a:	f810 a008 	ldrb.w	sl, [r0, r8]
 800b05e:	f813 b004 	ldrb.w	fp, [r3, r4]
 800b062:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800b066:	f890 8000 	ldrb.w	r8, [r0]
 800b06a:	eb03 0e04 	add.w	lr, r3, r4
 800b06e:	eb0e 0705 	add.w	r7, lr, r5
 800b072:	0409      	lsls	r1, r1, #16
 800b074:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800b078:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800b07c:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800b080:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800b084:	eb0a 0004 	add.w	r0, sl, r4
 800b088:	041b      	lsls	r3, r3, #16
 800b08a:	f81a a004 	ldrb.w	sl, [sl, r4]
 800b08e:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800b092:	5d44      	ldrb	r4, [r0, r5]
 800b094:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800b098:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800b09c:	4428      	add	r0, r5
 800b09e:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800b0a2:	4441      	add	r1, r8
 800b0a4:	4430      	add	r0, r6
 800b0a6:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800b0aa:	441f      	add	r7, r3
 800b0ac:	b2cd      	uxtb	r5, r1
 800b0ae:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800b0b2:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800b0b6:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800b0ba:	9b03      	ldr	r3, [sp, #12]
 800b0bc:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800b0c0:	0e09      	lsrs	r1, r1, #24
 800b0c2:	4433      	add	r3, r6
 800b0c4:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800b0c8:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800b0cc:	b2fd      	uxtb	r5, r7
 800b0ce:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800b0d2:	469b      	mov	fp, r3
 800b0d4:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800b0d8:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800b0dc:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 800b0e0:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800b0e4:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 800b0e8:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800b0ec:	0e3b      	lsrs	r3, r7, #24
 800b0ee:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800b0f2:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800b0f6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b0fa:	fa5f fe84 	uxtb.w	lr, r4
 800b0fe:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800b102:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800b106:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800b10a:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 800b10e:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800b112:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800b116:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 800b11a:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800b11e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b122:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b126:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800b12a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b12e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b132:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b136:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800b13a:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800b13e:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800b142:	0aa3      	lsrs	r3, r4, #10
 800b144:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b148:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b14c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b150:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 800b154:	9303      	str	r3, [sp, #12]
 800b156:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800b15a:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800b15e:	4b42      	ldr	r3, [pc, #264]	; (800b268 <D80_GENERIC+0x26c>)
 800b160:	9901      	ldr	r1, [sp, #4]
 800b162:	fb2b 1303 	smlad	r3, fp, r3, r1
 800b166:	4941      	ldr	r1, [pc, #260]	; (800b26c <D80_GENERIC+0x270>)
 800b168:	fb28 3301 	smlad	r3, r8, r1, r3
 800b16c:	4940      	ldr	r1, [pc, #256]	; (800b270 <D80_GENERIC+0x274>)
 800b16e:	fb2c 3301 	smlad	r3, ip, r1, r3
 800b172:	4940      	ldr	r1, [pc, #256]	; (800b274 <D80_GENERIC+0x278>)
 800b174:	fb27 3301 	smlad	r3, r7, r1, r3
 800b178:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800b17c:	fb2e 3301 	smlad	r3, lr, r1, r3
 800b180:	493d      	ldr	r1, [pc, #244]	; (800b278 <D80_GENERIC+0x27c>)
 800b182:	9c02      	ldr	r4, [sp, #8]
 800b184:	fb2b 4401 	smlad	r4, fp, r1, r4
 800b188:	493c      	ldr	r1, [pc, #240]	; (800b27c <D80_GENERIC+0x280>)
 800b18a:	fb28 4401 	smlad	r4, r8, r1, r4
 800b18e:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800b192:	fb2c 4101 	smlad	r1, ip, r1, r4
 800b196:	4c3a      	ldr	r4, [pc, #232]	; (800b280 <D80_GENERIC+0x284>)
 800b198:	fb27 1104 	smlad	r1, r7, r4, r1
 800b19c:	4c39      	ldr	r4, [pc, #228]	; (800b284 <D80_GENERIC+0x288>)
 800b19e:	fb2e 1104 	smlad	r1, lr, r4, r1
 800b1a2:	9101      	str	r1, [sp, #4]
 800b1a4:	2101      	movs	r1, #1
 800b1a6:	fb2b fb01 	smuad	fp, fp, r1
 800b1aa:	4937      	ldr	r1, [pc, #220]	; (800b288 <D80_GENERIC+0x28c>)
 800b1ac:	fb28 b801 	smlad	r8, r8, r1, fp
 800b1b0:	4d36      	ldr	r5, [pc, #216]	; (800b28c <D80_GENERIC+0x290>)
 800b1b2:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800b1b6:	4d36      	ldr	r5, [pc, #216]	; (800b290 <D80_GENERIC+0x294>)
 800b1b8:	fb27 c705 	smlad	r7, r7, r5, ip
 800b1bc:	4d35      	ldr	r5, [pc, #212]	; (800b294 <D80_GENERIC+0x298>)
 800b1be:	fb2e 7105 	smlad	r1, lr, r5, r7
 800b1c2:	9102      	str	r1, [sp, #8]
 800b1c4:	9908      	ldr	r1, [sp, #32]
 800b1c6:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 800b1ca:	b181      	cbz	r1, 800b1ee <D80_GENERIC+0x1f2>
 800b1cc:	9c04      	ldr	r4, [sp, #16]
 800b1ce:	9d05      	ldr	r5, [sp, #20]
 800b1d0:	9305      	str	r3, [sp, #20]
 800b1d2:	441c      	add	r4, r3
 800b1d4:	1b64      	subs	r4, r4, r5
 800b1d6:	17e7      	asrs	r7, r4, #31
 800b1d8:	fba4 4501 	umull	r4, r5, r4, r1
 800b1dc:	fb01 5507 	mla	r5, r1, r7, r5
 800b1e0:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800b1e4:	f145 0500 	adc.w	r5, r5, #0
 800b1e8:	0069      	lsls	r1, r5, #1
 800b1ea:	9104      	str	r1, [sp, #16]
 800b1ec:	460b      	mov	r3, r1
 800b1ee:	9e00      	ldr	r6, [sp, #0]
 800b1f0:	9f06      	ldr	r7, [sp, #24]
 800b1f2:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 800b1f4:	025b      	lsls	r3, r3, #9
 800b1f6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b1fa:	2500      	movs	r5, #0
 800b1fc:	fb02 f101 	mul.w	r1, r2, r1
 800b200:	fbc7 4503 	smlal	r4, r5, r7, r3
 800b204:	9c07      	ldr	r4, [sp, #28]
 800b206:	10ab      	asrs	r3, r5, #2
 800b208:	f303 030f 	ssat	r3, #16, r3
 800b20c:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 800b210:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800b212:	3201      	adds	r2, #1
 800b214:	4293      	cmp	r3, r2
 800b216:	dd13      	ble.n	800b240 <D80_GENERIC+0x244>
 800b218:	9b00      	ldr	r3, [sp, #0]
 800b21a:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 800b21e:	f1bc 0f01 	cmp.w	ip, #1
 800b222:	f47f af0b 	bne.w	800b03c <D80_GENERIC+0x40>
 800b226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b228:	6884      	ldr	r4, [r0, #8]
 800b22a:	069b      	lsls	r3, r3, #26
 800b22c:	e890 0082 	ldmia.w	r0, {r1, r7}
 800b230:	f100 000a 	add.w	r0, r0, #10
 800b234:	f57f af3a 	bpl.w	800b0ac <D80_GENERIC+0xb0>
 800b238:	ba49      	rev16	r1, r1
 800b23a:	ba7f      	rev16	r7, r7
 800b23c:	ba64      	rev16	r4, r4
 800b23e:	e735      	b.n	800b0ac <D80_GENERIC+0xb0>
 800b240:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b244:	4632      	mov	r2, r6
 800b246:	9b02      	ldr	r3, [sp, #8]
 800b248:	6093      	str	r3, [r2, #8]
 800b24a:	9b01      	ldr	r3, [sp, #4]
 800b24c:	60d3      	str	r3, [r2, #12]
 800b24e:	9b04      	ldr	r3, [sp, #16]
 800b250:	6113      	str	r3, [r2, #16]
 800b252:	9b05      	ldr	r3, [sp, #20]
 800b254:	6153      	str	r3, [r2, #20]
 800b256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b258:	f8c2 b01c 	str.w	fp, [r2, #28]
 800b25c:	2000      	movs	r0, #0
 800b25e:	6193      	str	r3, [r2, #24]
 800b260:	b00b      	add	sp, #44	; 0x2c
 800b262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b266:	bf00      	nop
 800b268:	002d0024 	.word	0x002d0024
 800b26c:	001c0015 	.word	0x001c0015
 800b270:	000f000a 	.word	0x000f000a
 800b274:	00060003 	.word	0x00060003
 800b278:	0037003f 	.word	0x0037003f
 800b27c:	00450049 	.word	0x00450049
 800b280:	00490045 	.word	0x00490045
 800b284:	003f0037 	.word	0x003f0037
 800b288:	00030006 	.word	0x00030006
 800b28c:	000a000f 	.word	0x000a000f
 800b290:	0015001c 	.word	0x0015001c
 800b294:	0024002d 	.word	0x0024002d
 800b298:	20000000 	.word	0x20000000

0800b29c <D128_GENERIC>:
 800b29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2a0:	b093      	sub	sp, #76	; 0x4c
 800b2a2:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b2a4:	9005      	str	r0, [sp, #20]
 800b2a6:	4610      	mov	r0, r2
 800b2a8:	9201      	str	r2, [sp, #4]
 800b2aa:	6912      	ldr	r2, [r2, #16]
 800b2ac:	920c      	str	r2, [sp, #48]	; 0x30
 800b2ae:	4602      	mov	r2, r0
 800b2b0:	6940      	ldr	r0, [r0, #20]
 800b2b2:	900d      	str	r0, [sp, #52]	; 0x34
 800b2b4:	4610      	mov	r0, r2
 800b2b6:	4614      	mov	r4, r2
 800b2b8:	6992      	ldr	r2, [r2, #24]
 800b2ba:	9211      	str	r2, [sp, #68]	; 0x44
 800b2bc:	69c2      	ldr	r2, [r0, #28]
 800b2be:	9202      	str	r2, [sp, #8]
 800b2c0:	68e2      	ldr	r2, [r4, #12]
 800b2c2:	6880      	ldr	r0, [r0, #8]
 800b2c4:	9203      	str	r2, [sp, #12]
 800b2c6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800b2c8:	9004      	str	r0, [sp, #16]
 800b2ca:	920e      	str	r2, [sp, #56]	; 0x38
 800b2cc:	910f      	str	r1, [sp, #60]	; 0x3c
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	f000 819b 	beq.w	800b60a <D128_GENERIC+0x36e>
 800b2d4:	6a23      	ldr	r3, [r4, #32]
 800b2d6:	9310      	str	r3, [sp, #64]	; 0x40
 800b2d8:	2300      	movs	r3, #0
 800b2da:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 800b684 <D128_GENERIC+0x3e8>
 800b2de:	9306      	str	r3, [sp, #24]
 800b2e0:	e17a      	b.n	800b5d8 <D128_GENERIC+0x33c>
 800b2e2:	b2d2      	uxtb	r2, r2
 800b2e4:	9d05      	ldr	r5, [sp, #20]
 800b2e6:	b214      	sxth	r4, r2
 800b2e8:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800b2ec:	4250      	negs	r0, r2
 800b2ee:	eb05 010a 	add.w	r1, r5, sl
 800b2f2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b2f6:	eb01 0800 	add.w	r8, r1, r0
 800b2fa:	eb0b 0c04 	add.w	ip, fp, r4
 800b2fe:	eb08 070c 	add.w	r7, r8, ip
 800b302:	183b      	adds	r3, r7, r0
 800b304:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800b308:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 800b30c:	eb0e 0604 	add.w	r6, lr, r4
 800b310:	9307      	str	r3, [sp, #28]
 800b312:	1833      	adds	r3, r6, r0
 800b314:	9305      	str	r3, [sp, #20]
 800b316:	462b      	mov	r3, r5
 800b318:	f815 a00a 	ldrb.w	sl, [r5, sl]
 800b31c:	f8cd a020 	str.w	sl, [sp, #32]
 800b320:	f818 a00c 	ldrb.w	sl, [r8, ip]
 800b324:	f813 c002 	ldrb.w	ip, [r3, r2]
 800b328:	f81e 8004 	ldrb.w	r8, [lr, r4]
 800b32c:	5c3a      	ldrb	r2, [r7, r0]
 800b32e:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 800b332:	781f      	ldrb	r7, [r3, #0]
 800b334:	9b07      	ldr	r3, [sp, #28]
 800b336:	9d05      	ldr	r5, [sp, #20]
 800b338:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800b33c:	5c09      	ldrb	r1, [r1, r0]
 800b33e:	9709      	str	r7, [sp, #36]	; 0x24
 800b340:	9307      	str	r3, [sp, #28]
 800b342:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800b346:	5c33      	ldrb	r3, [r6, r0]
 800b348:	0412      	lsls	r2, r2, #16
 800b34a:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800b34e:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800b352:	9d08      	ldr	r5, [sp, #32]
 800b354:	eb06 0a04 	add.w	sl, r6, r4
 800b358:	0409      	lsls	r1, r1, #16
 800b35a:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 800b35e:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800b362:	5d36      	ldrb	r6, [r6, r4]
 800b364:	9c05      	ldr	r4, [sp, #20]
 800b366:	042d      	lsls	r5, r5, #16
 800b368:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800b36c:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800b370:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800b374:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 800b378:	eb0a 0c00 	add.w	ip, sl, r0
 800b37c:	041b      	lsls	r3, r3, #16
 800b37e:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800b382:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800b386:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800b38a:	9d07      	ldr	r5, [sp, #28]
 800b38c:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800b390:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800b394:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b396:	4458      	add	r0, fp
 800b398:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 800b39c:	9005      	str	r0, [sp, #20]
 800b39e:	4439      	add	r1, r7
 800b3a0:	442a      	add	r2, r5
 800b3a2:	44b2      	add	sl, r6
 800b3a4:	1918      	adds	r0, r3, r4
 800b3a6:	b2cb      	uxtb	r3, r1
 800b3a8:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800b3ac:	9e02      	ldr	r6, [sp, #8]
 800b3ae:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b3b2:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800b3b6:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800b3ba:	441e      	add	r6, r3
 800b3bc:	0e09      	lsrs	r1, r1, #24
 800b3be:	4633      	mov	r3, r6
 800b3c0:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800b3c4:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800b3c8:	b2d4      	uxtb	r4, r2
 800b3ca:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800b3ce:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800b3d2:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800b3d6:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800b3da:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b3de:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800b3e2:	0e12      	lsrs	r2, r2, #24
 800b3e4:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800b3e8:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800b3ec:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800b3f0:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800b3f4:	9702      	str	r7, [sp, #8]
 800b3f6:	b2c2      	uxtb	r2, r0
 800b3f8:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800b3fc:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 800b400:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 800b404:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800b408:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800b40c:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800b410:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800b414:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800b418:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800b41c:	0e00      	lsrs	r0, r0, #24
 800b41e:	fa5f f68a 	uxtb.w	r6, sl
 800b422:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b426:	9309      	str	r3, [sp, #36]	; 0x24
 800b428:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800b42c:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800b430:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800b434:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800b438:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b43c:	950a      	str	r5, [sp, #40]	; 0x28
 800b43e:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800b442:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800b446:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800b44a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b44e:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800b452:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b456:	920b      	str	r2, [sp, #44]	; 0x2c
 800b458:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800b45c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b45e:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800b462:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b466:	9307      	str	r3, [sp, #28]
 800b468:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800b46c:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800b470:	9b02      	ldr	r3, [sp, #8]
 800b472:	f8cd c008 	str.w	ip, [sp, #8]
 800b476:	4694      	mov	ip, r2
 800b478:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b47a:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800b47e:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 800b482:	9a02      	ldr	r2, [sp, #8]
 800b484:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b488:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800b48c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b490:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b492:	f8cd a020 	str.w	sl, [sp, #32]
 800b496:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b49a:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800b49e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b4a2:	9b07      	ldr	r3, [sp, #28]
 800b4a4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b4a8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800b4ac:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 800b4b0:	9a08      	ldr	r2, [sp, #32]
 800b4b2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b4b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b4ba:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800b4be:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b4c2:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 800b4c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800b4ca:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b4ce:	0a96      	lsrs	r6, r2, #10
 800b4d0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b4d4:	9602      	str	r6, [sp, #8]
 800b4d6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800b4da:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800b4de:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 800b4e2:	4e53      	ldr	r6, [pc, #332]	; (800b630 <D128_GENERIC+0x394>)
 800b4e4:	9f03      	ldr	r7, [sp, #12]
 800b4e6:	fb2c 7606 	smlad	r6, ip, r6, r7
 800b4ea:	4f52      	ldr	r7, [pc, #328]	; (800b634 <D128_GENERIC+0x398>)
 800b4ec:	fb2a 6607 	smlad	r6, sl, r7, r6
 800b4f0:	4f51      	ldr	r7, [pc, #324]	; (800b638 <D128_GENERIC+0x39c>)
 800b4f2:	fb21 6607 	smlad	r6, r1, r7, r6
 800b4f6:	4f51      	ldr	r7, [pc, #324]	; (800b63c <D128_GENERIC+0x3a0>)
 800b4f8:	fb24 6607 	smlad	r6, r4, r7, r6
 800b4fc:	4f50      	ldr	r7, [pc, #320]	; (800b640 <D128_GENERIC+0x3a4>)
 800b4fe:	fb28 6607 	smlad	r6, r8, r7, r6
 800b502:	4f50      	ldr	r7, [pc, #320]	; (800b644 <D128_GENERIC+0x3a8>)
 800b504:	fb20 6607 	smlad	r6, r0, r7, r6
 800b508:	4f4f      	ldr	r7, [pc, #316]	; (800b648 <D128_GENERIC+0x3ac>)
 800b50a:	fb23 6607 	smlad	r6, r3, r7, r6
 800b50e:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 800b512:	fb25 6607 	smlad	r6, r5, r7, r6
 800b516:	4f4d      	ldr	r7, [pc, #308]	; (800b64c <D128_GENERIC+0x3b0>)
 800b518:	9a04      	ldr	r2, [sp, #16]
 800b51a:	fb2c 2e07 	smlad	lr, ip, r7, r2
 800b51e:	4a4c      	ldr	r2, [pc, #304]	; (800b650 <D128_GENERIC+0x3b4>)
 800b520:	fb2a ee02 	smlad	lr, sl, r2, lr
 800b524:	4f4b      	ldr	r7, [pc, #300]	; (800b654 <D128_GENERIC+0x3b8>)
 800b526:	fb21 ee07 	smlad	lr, r1, r7, lr
 800b52a:	4f4b      	ldr	r7, [pc, #300]	; (800b658 <D128_GENERIC+0x3bc>)
 800b52c:	fb24 ee07 	smlad	lr, r4, r7, lr
 800b530:	4f4a      	ldr	r7, [pc, #296]	; (800b65c <D128_GENERIC+0x3c0>)
 800b532:	fb28 ee07 	smlad	lr, r8, r7, lr
 800b536:	4f4a      	ldr	r7, [pc, #296]	; (800b660 <D128_GENERIC+0x3c4>)
 800b538:	fb20 ee07 	smlad	lr, r0, r7, lr
 800b53c:	4f49      	ldr	r7, [pc, #292]	; (800b664 <D128_GENERIC+0x3c8>)
 800b53e:	fb23 e707 	smlad	r7, r3, r7, lr
 800b542:	f8df e144 	ldr.w	lr, [pc, #324]	; 800b688 <D128_GENERIC+0x3ec>
 800b546:	fb25 720e 	smlad	r2, r5, lr, r7
 800b54a:	f04f 0b01 	mov.w	fp, #1
 800b54e:	9203      	str	r2, [sp, #12]
 800b550:	fb2c fb0b 	smuad	fp, ip, fp
 800b554:	4f44      	ldr	r7, [pc, #272]	; (800b668 <D128_GENERIC+0x3cc>)
 800b556:	fb2a ba07 	smlad	sl, sl, r7, fp
 800b55a:	4f44      	ldr	r7, [pc, #272]	; (800b66c <D128_GENERIC+0x3d0>)
 800b55c:	fb21 aa07 	smlad	sl, r1, r7, sl
 800b560:	4f43      	ldr	r7, [pc, #268]	; (800b670 <D128_GENERIC+0x3d4>)
 800b562:	fb24 aa07 	smlad	sl, r4, r7, sl
 800b566:	4f43      	ldr	r7, [pc, #268]	; (800b674 <D128_GENERIC+0x3d8>)
 800b568:	fb28 a707 	smlad	r7, r8, r7, sl
 800b56c:	4a42      	ldr	r2, [pc, #264]	; (800b678 <D128_GENERIC+0x3dc>)
 800b56e:	fb20 7702 	smlad	r7, r0, r2, r7
 800b572:	4a42      	ldr	r2, [pc, #264]	; (800b67c <D128_GENERIC+0x3e0>)
 800b574:	fb23 7702 	smlad	r7, r3, r2, r7
 800b578:	4b41      	ldr	r3, [pc, #260]	; (800b680 <D128_GENERIC+0x3e4>)
 800b57a:	fb25 7303 	smlad	r3, r5, r3, r7
 800b57e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b580:	9304      	str	r3, [sp, #16]
 800b582:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800b586:	b185      	cbz	r5, 800b5aa <D128_GENERIC+0x30e>
 800b588:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b58a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b58c:	960d      	str	r6, [sp, #52]	; 0x34
 800b58e:	4432      	add	r2, r6
 800b590:	1a52      	subs	r2, r2, r1
 800b592:	17d1      	asrs	r1, r2, #31
 800b594:	fba2 2305 	umull	r2, r3, r2, r5
 800b598:	fb05 3301 	mla	r3, r5, r1, r3
 800b59c:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800b5a0:	f143 0300 	adc.w	r3, r3, #0
 800b5a4:	005b      	lsls	r3, r3, #1
 800b5a6:	930c      	str	r3, [sp, #48]	; 0x30
 800b5a8:	461e      	mov	r6, r3
 800b5aa:	9801      	ldr	r0, [sp, #4]
 800b5ac:	9c06      	ldr	r4, [sp, #24]
 800b5ae:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 800b5b0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b5b2:	01f6      	lsls	r6, r6, #7
 800b5b4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	fbc5 2306 	smlal	r2, r3, r5, r6
 800b5be:	fb04 f101 	mul.w	r1, r4, r1
 800b5c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b5c4:	109b      	asrs	r3, r3, #2
 800b5c6:	f303 030f 	ssat	r3, #16, r3
 800b5ca:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800b5ce:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800b5d0:	1c62      	adds	r2, r4, #1
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	9206      	str	r2, [sp, #24]
 800b5d6:	dd18      	ble.n	800b60a <D128_GENERIC+0x36e>
 800b5d8:	9b01      	ldr	r3, [sp, #4]
 800b5da:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b5dc:	2a01      	cmp	r2, #1
 800b5de:	f47f ae80 	bne.w	800b2e2 <D128_GENERIC+0x46>
 800b5e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5e4:	9d05      	ldr	r5, [sp, #20]
 800b5e6:	069b      	lsls	r3, r3, #26
 800b5e8:	6829      	ldr	r1, [r5, #0]
 800b5ea:	686a      	ldr	r2, [r5, #4]
 800b5ec:	68a8      	ldr	r0, [r5, #8]
 800b5ee:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800b5f2:	f105 0410 	add.w	r4, r5, #16
 800b5f6:	d506      	bpl.n	800b606 <D128_GENERIC+0x36a>
 800b5f8:	ba49      	rev16	r1, r1
 800b5fa:	ba52      	rev16	r2, r2
 800b5fc:	ba40      	rev16	r0, r0
 800b5fe:	fa9a fa9a 	rev16.w	sl, sl
 800b602:	9405      	str	r4, [sp, #20]
 800b604:	e6cf      	b.n	800b3a6 <D128_GENERIC+0x10a>
 800b606:	9405      	str	r4, [sp, #20]
 800b608:	e6cd      	b.n	800b3a6 <D128_GENERIC+0x10a>
 800b60a:	9a01      	ldr	r2, [sp, #4]
 800b60c:	9904      	ldr	r1, [sp, #16]
 800b60e:	6091      	str	r1, [r2, #8]
 800b610:	9903      	ldr	r1, [sp, #12]
 800b612:	60d1      	str	r1, [r2, #12]
 800b614:	9b02      	ldr	r3, [sp, #8]
 800b616:	61d3      	str	r3, [r2, #28]
 800b618:	4611      	mov	r1, r2
 800b61a:	4613      	mov	r3, r2
 800b61c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b61e:	610a      	str	r2, [r1, #16]
 800b620:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b622:	6159      	str	r1, [r3, #20]
 800b624:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b626:	6199      	str	r1, [r3, #24]
 800b628:	2000      	movs	r0, #0
 800b62a:	b013      	add	sp, #76	; 0x4c
 800b62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b630:	00780069 	.word	0x00780069
 800b634:	005b004e 	.word	0x005b004e
 800b638:	00420037 	.word	0x00420037
 800b63c:	002d0024 	.word	0x002d0024
 800b640:	001c0015 	.word	0x001c0015
 800b644:	000f000a 	.word	0x000f000a
 800b648:	00060003 	.word	0x00060003
 800b64c:	00880096 	.word	0x00880096
 800b650:	00a200ac 	.word	0x00a200ac
 800b654:	00b400ba 	.word	0x00b400ba
 800b658:	00be00c0 	.word	0x00be00c0
 800b65c:	00c000be 	.word	0x00c000be
 800b660:	00ba00b4 	.word	0x00ba00b4
 800b664:	00ac00a2 	.word	0x00ac00a2
 800b668:	00030006 	.word	0x00030006
 800b66c:	000a000f 	.word	0x000a000f
 800b670:	0015001c 	.word	0x0015001c
 800b674:	0024002d 	.word	0x0024002d
 800b678:	00370042 	.word	0x00370042
 800b67c:	004e005b 	.word	0x004e005b
 800b680:	00690078 	.word	0x00690078
 800b684:	20000000 	.word	0x20000000
 800b688:	00960088 	.word	0x00960088

0800b68c <D16_1CH_HTONS_VOL_HP>:
 800b68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b690:	4691      	mov	r9, r2
 800b692:	b083      	sub	sp, #12
 800b694:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800b696:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800b69a:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800b69e:	9300      	str	r3, [sp, #0]
 800b6a0:	4680      	mov	r8, r0
 800b6a2:	f8d9 7014 	ldr.w	r7, [r9, #20]
 800b6a6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800b6aa:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b6ae:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800b6b2:	9401      	str	r4, [sp, #4]
 800b6b4:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800b6b8:	f8d9 e020 	ldr.w	lr, [r9, #32]
 800b6bc:	2a00      	cmp	r2, #0
 800b6be:	d04e      	beq.n	800b75e <D16_1CH_HTONS_VOL_HP+0xd2>
 800b6c0:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 800b76c <D16_1CH_HTONS_VOL_HP+0xe0>
 800b6c4:	1e8c      	subs	r4, r1, #2
 800b6c6:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 800b6ca:	f858 2b02 	ldr.w	r2, [r8], #2
 800b6ce:	ba52      	rev16	r2, r2
 800b6d0:	b2d6      	uxtb	r6, r2
 800b6d2:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800b6d6:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 800b6da:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800b6de:	4413      	add	r3, r2
 800b6e0:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 800b6e4:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800b6e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b6ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800b6f0:	0a93      	lsrs	r3, r2, #10
 800b6f2:	4a1c      	ldr	r2, [pc, #112]	; (800b764 <D16_1CH_HTONS_VOL_HP+0xd8>)
 800b6f4:	fb21 5202 	smlad	r2, r1, r2, r5
 800b6f8:	4d1b      	ldr	r5, [pc, #108]	; (800b768 <D16_1CH_HTONS_VOL_HP+0xdc>)
 800b6fa:	fb21 f505 	smuad	r5, r1, r5
 800b6fe:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 800b702:	4410      	add	r0, r2
 800b704:	1bc0      	subs	r0, r0, r7
 800b706:	17c7      	asrs	r7, r0, #31
 800b708:	fba0 010e 	umull	r0, r1, r0, lr
 800b70c:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800b710:	fb0e 1107 	mla	r1, lr, r7, r1
 800b714:	f141 0100 	adc.w	r1, r1, #0
 800b718:	0448      	lsls	r0, r1, #17
 800b71a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b71e:	2700      	movs	r7, #0
 800b720:	fbc0 670a 	smlal	r6, r7, r0, sl
 800b724:	45d8      	cmp	r8, fp
 800b726:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800b72a:	ea4f 01a7 	mov.w	r1, r7, asr #2
 800b72e:	4617      	mov	r7, r2
 800b730:	f301 010f 	ssat	r1, #16, r1
 800b734:	f824 1f02 	strh.w	r1, [r4, #2]!
 800b738:	d1c7      	bne.n	800b6ca <D16_1CH_HTONS_VOL_HP+0x3e>
 800b73a:	9901      	ldr	r1, [sp, #4]
 800b73c:	f8c9 301c 	str.w	r3, [r9, #28]
 800b740:	9b00      	ldr	r3, [sp, #0]
 800b742:	f8c9 0010 	str.w	r0, [r9, #16]
 800b746:	2000      	movs	r0, #0
 800b748:	f8c9 5008 	str.w	r5, [r9, #8]
 800b74c:	f8c9 100c 	str.w	r1, [r9, #12]
 800b750:	f8c9 2014 	str.w	r2, [r9, #20]
 800b754:	f8c9 3018 	str.w	r3, [r9, #24]
 800b758:	b003      	add	sp, #12
 800b75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b75e:	463a      	mov	r2, r7
 800b760:	4621      	mov	r1, r4
 800b762:	e7eb      	b.n	800b73c <D16_1CH_HTONS_VOL_HP+0xb0>
 800b764:	00030001 	.word	0x00030001
 800b768:	00010003 	.word	0x00010003
 800b76c:	20000000 	.word	0x20000000

0800b770 <D24_1CH_HTONS_VOL_HP>:
 800b770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b774:	b089      	sub	sp, #36	; 0x24
 800b776:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b778:	6996      	ldr	r6, [r2, #24]
 800b77a:	9304      	str	r3, [sp, #16]
 800b77c:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800b77e:	9207      	str	r2, [sp, #28]
 800b780:	6915      	ldr	r5, [r2, #16]
 800b782:	6954      	ldr	r4, [r2, #20]
 800b784:	9606      	str	r6, [sp, #24]
 800b786:	6893      	ldr	r3, [r2, #8]
 800b788:	69d6      	ldr	r6, [r2, #28]
 800b78a:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800b78e:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800b792:	9a04      	ldr	r2, [sp, #16]
 800b794:	9705      	str	r7, [sp, #20]
 800b796:	2a00      	cmp	r2, #0
 800b798:	d07e      	beq.n	800b898 <D24_1CH_HTONS_VOL_HP+0x128>
 800b79a:	f1a1 0b02 	sub.w	fp, r1, #2
 800b79e:	2700      	movs	r7, #0
 800b7a0:	46a8      	mov	r8, r5
 800b7a2:	f8cd b004 	str.w	fp, [sp, #4]
 800b7a6:	4655      	mov	r5, sl
 800b7a8:	46e3      	mov	fp, ip
 800b7aa:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800b8a4 <D24_1CH_HTONS_VOL_HP+0x134>
 800b7ae:	46ba      	mov	sl, r7
 800b7b0:	469c      	mov	ip, r3
 800b7b2:	e055      	b.n	800b860 <D24_1CH_HTONS_VOL_HP+0xf0>
 800b7b4:	7802      	ldrb	r2, [r0, #0]
 800b7b6:	78c3      	ldrb	r3, [r0, #3]
 800b7b8:	7841      	ldrb	r1, [r0, #1]
 800b7ba:	0212      	lsls	r2, r2, #8
 800b7bc:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800b7c0:	440b      	add	r3, r1
 800b7c2:	3002      	adds	r0, #2
 800b7c4:	b2d9      	uxtb	r1, r3
 800b7c6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800b7ca:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800b7ce:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800b7d2:	0c1b      	lsrs	r3, r3, #16
 800b7d4:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800b7d8:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800b7dc:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 800b7e0:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800b7e4:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800b7e8:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800b7ec:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800b7f0:	4a2a      	ldr	r2, [pc, #168]	; (800b89c <D24_1CH_HTONS_VOL_HP+0x12c>)
 800b7f2:	fb23 b102 	smlad	r1, r3, r2, fp
 800b7f6:	4a2a      	ldr	r2, [pc, #168]	; (800b8a0 <D24_1CH_HTONS_VOL_HP+0x130>)
 800b7f8:	fb23 cb02 	smlad	fp, r3, r2, ip
 800b7fc:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 800b800:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800b804:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800b808:	2201      	movs	r2, #1
 800b80a:	fb23 f702 	smuad	r7, r3, r2
 800b80e:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800b812:	eb01 0208 	add.w	r2, r1, r8
 800b816:	1b12      	subs	r2, r2, r4
 800b818:	17d4      	asrs	r4, r2, #31
 800b81a:	fba2 2305 	umull	r2, r3, r2, r5
 800b81e:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800b822:	fb05 3304 	mla	r3, r5, r4, r3
 800b826:	f143 0300 	adc.w	r3, r3, #0
 800b82a:	9c05      	ldr	r4, [sp, #20]
 800b82c:	03da      	lsls	r2, r3, #15
 800b82e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800b832:	f04f 0900 	mov.w	r9, #0
 800b836:	fbc4 8902 	smlal	r8, r9, r4, r2
 800b83a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800b83e:	9a01      	ldr	r2, [sp, #4]
 800b840:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800b844:	9b03      	ldr	r3, [sp, #12]
 800b846:	109b      	asrs	r3, r3, #2
 800b848:	f303 030f 	ssat	r3, #16, r3
 800b84c:	f822 3f02 	strh.w	r3, [r2, #2]!
 800b850:	9b04      	ldr	r3, [sp, #16]
 800b852:	9201      	str	r2, [sp, #4]
 800b854:	f10a 0a01 	add.w	sl, sl, #1
 800b858:	459a      	cmp	sl, r3
 800b85a:	44bc      	add	ip, r7
 800b85c:	460c      	mov	r4, r1
 800b85e:	d00b      	beq.n	800b878 <D24_1CH_HTONS_VOL_HP+0x108>
 800b860:	f01a 0f01 	tst.w	sl, #1
 800b864:	d0a6      	beq.n	800b7b4 <D24_1CH_HTONS_VOL_HP+0x44>
 800b866:	78c2      	ldrb	r2, [r0, #3]
 800b868:	7883      	ldrb	r3, [r0, #2]
 800b86a:	f810 1b04 	ldrb.w	r1, [r0], #4
 800b86e:	0212      	lsls	r2, r2, #8
 800b870:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800b874:	440b      	add	r3, r1
 800b876:	e7a5      	b.n	800b7c4 <D24_1CH_HTONS_VOL_HP+0x54>
 800b878:	4663      	mov	r3, ip
 800b87a:	4645      	mov	r5, r8
 800b87c:	46dc      	mov	ip, fp
 800b87e:	9807      	ldr	r0, [sp, #28]
 800b880:	6141      	str	r1, [r0, #20]
 800b882:	9906      	ldr	r1, [sp, #24]
 800b884:	6083      	str	r3, [r0, #8]
 800b886:	f8c0 c00c 	str.w	ip, [r0, #12]
 800b88a:	61c6      	str	r6, [r0, #28]
 800b88c:	6105      	str	r5, [r0, #16]
 800b88e:	6181      	str	r1, [r0, #24]
 800b890:	2000      	movs	r0, #0
 800b892:	b009      	add	sp, #36	; 0x24
 800b894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b898:	4621      	mov	r1, r4
 800b89a:	e7f0      	b.n	800b87e <D24_1CH_HTONS_VOL_HP+0x10e>
 800b89c:	00030001 	.word	0x00030001
 800b8a0:	00060007 	.word	0x00060007
 800b8a4:	20000000 	.word	0x20000000

0800b8a8 <D32_1CH_HTONS_VOL_HP>:
 800b8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8ac:	4692      	mov	sl, r2
 800b8ae:	b087      	sub	sp, #28
 800b8b0:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800b8b2:	f8da 3018 	ldr.w	r3, [sl, #24]
 800b8b6:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800b8ba:	9304      	str	r3, [sp, #16]
 800b8bc:	f8da 4010 	ldr.w	r4, [sl, #16]
 800b8c0:	f8da 8014 	ldr.w	r8, [sl, #20]
 800b8c4:	f8da 601c 	ldr.w	r6, [sl, #28]
 800b8c8:	f8da 3008 	ldr.w	r3, [sl, #8]
 800b8cc:	f8da e00c 	ldr.w	lr, [sl, #12]
 800b8d0:	9501      	str	r5, [sp, #4]
 800b8d2:	f8da c020 	ldr.w	ip, [sl, #32]
 800b8d6:	2a00      	cmp	r2, #0
 800b8d8:	d07b      	beq.n	800b9d2 <D32_1CH_HTONS_VOL_HP+0x12a>
 800b8da:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800b8de:	4f3e      	ldr	r7, [pc, #248]	; (800b9d8 <D32_1CH_HTONS_VOL_HP+0x130>)
 800b8e0:	f8cd c00c 	str.w	ip, [sp, #12]
 800b8e4:	9202      	str	r2, [sp, #8]
 800b8e6:	460d      	mov	r5, r1
 800b8e8:	46a1      	mov	r9, r4
 800b8ea:	4684      	mov	ip, r0
 800b8ec:	f8cd a014 	str.w	sl, [sp, #20]
 800b8f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b8f4:	ba49      	rev16	r1, r1
 800b8f6:	b2c8      	uxtb	r0, r1
 800b8f8:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800b8fc:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800b900:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800b904:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800b908:	0e09      	lsrs	r1, r1, #24
 800b90a:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800b90e:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800b912:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800b916:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800b91a:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800b91e:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800b922:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b926:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800b92a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b92e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800b932:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800b936:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800b93a:	4a28      	ldr	r2, [pc, #160]	; (800b9dc <D32_1CH_HTONS_VOL_HP+0x134>)
 800b93c:	fb20 e202 	smlad	r2, r0, r2, lr
 800b940:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800b944:	fb2a 2101 	smlad	r1, sl, r1, r2
 800b948:	4a25      	ldr	r2, [pc, #148]	; (800b9e0 <D32_1CH_HTONS_VOL_HP+0x138>)
 800b94a:	fb20 3302 	smlad	r3, r0, r2, r3
 800b94e:	4a25      	ldr	r2, [pc, #148]	; (800b9e4 <D32_1CH_HTONS_VOL_HP+0x13c>)
 800b950:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800b954:	2301      	movs	r3, #1
 800b956:	fb20 f003 	smuad	r0, r0, r3
 800b95a:	4b23      	ldr	r3, [pc, #140]	; (800b9e8 <D32_1CH_HTONS_VOL_HP+0x140>)
 800b95c:	fb2a 0303 	smlad	r3, sl, r3, r0
 800b960:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800b964:	9c03      	ldr	r4, [sp, #12]
 800b966:	eb02 0009 	add.w	r0, r2, r9
 800b96a:	eba0 0008 	sub.w	r0, r0, r8
 800b96e:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800b972:	fba0 0104 	umull	r0, r1, r0, r4
 800b976:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800b97a:	fb04 110b 	mla	r1, r4, fp, r1
 800b97e:	f141 0100 	adc.w	r1, r1, #0
 800b982:	9c01      	ldr	r4, [sp, #4]
 800b984:	0388      	lsls	r0, r1, #14
 800b986:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800b98a:	f04f 0900 	mov.w	r9, #0
 800b98e:	fbc0 8904 	smlal	r8, r9, r0, r4
 800b992:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800b996:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800b99a:	f300 000f 	ssat	r0, #16, r0
 800b99e:	9902      	ldr	r1, [sp, #8]
 800b9a0:	f825 0b02 	strh.w	r0, [r5], #2
 800b9a4:	428d      	cmp	r5, r1
 800b9a6:	4690      	mov	r8, r2
 800b9a8:	d1a2      	bne.n	800b8f0 <D32_1CH_HTONS_VOL_HP+0x48>
 800b9aa:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b9ae:	464c      	mov	r4, r9
 800b9b0:	f8ca 3008 	str.w	r3, [sl, #8]
 800b9b4:	9b04      	ldr	r3, [sp, #16]
 800b9b6:	f8ca e00c 	str.w	lr, [sl, #12]
 800b9ba:	2000      	movs	r0, #0
 800b9bc:	f8ca 601c 	str.w	r6, [sl, #28]
 800b9c0:	f8ca 4010 	str.w	r4, [sl, #16]
 800b9c4:	f8ca 2014 	str.w	r2, [sl, #20]
 800b9c8:	f8ca 3018 	str.w	r3, [sl, #24]
 800b9cc:	b007      	add	sp, #28
 800b9ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d2:	4642      	mov	r2, r8
 800b9d4:	e7ec      	b.n	800b9b0 <D32_1CH_HTONS_VOL_HP+0x108>
 800b9d6:	bf00      	nop
 800b9d8:	20000000 	.word	0x20000000
 800b9dc:	00060003 	.word	0x00060003
 800b9e0:	000a000c 	.word	0x000a000c
 800b9e4:	000c000a 	.word	0x000c000a
 800b9e8:	00030006 	.word	0x00030006

0800b9ec <D48_1CH_HTONS_VOL_HP>:
 800b9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9f0:	4613      	mov	r3, r2
 800b9f2:	461c      	mov	r4, r3
 800b9f4:	b087      	sub	sp, #28
 800b9f6:	4625      	mov	r5, r4
 800b9f8:	4626      	mov	r6, r4
 800b9fa:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800b9fc:	9205      	str	r2, [sp, #20]
 800b9fe:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800ba00:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800ba04:	9501      	str	r5, [sp, #4]
 800ba06:	4680      	mov	r8, r0
 800ba08:	6a35      	ldr	r5, [r6, #32]
 800ba0a:	6918      	ldr	r0, [r3, #16]
 800ba0c:	699b      	ldr	r3, [r3, #24]
 800ba0e:	9304      	str	r3, [sp, #16]
 800ba10:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800ba14:	68a3      	ldr	r3, [r4, #8]
 800ba16:	9502      	str	r5, [sp, #8]
 800ba18:	68e4      	ldr	r4, [r4, #12]
 800ba1a:	2a00      	cmp	r2, #0
 800ba1c:	f000 808c 	beq.w	800bb38 <D48_1CH_HTONS_VOL_HP+0x14c>
 800ba20:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800ba24:	4d45      	ldr	r5, [pc, #276]	; (800bb3c <D48_1CH_HTONS_VOL_HP+0x150>)
 800ba26:	9203      	str	r2, [sp, #12]
 800ba28:	468c      	mov	ip, r1
 800ba2a:	e898 0044 	ldmia.w	r8, {r2, r6}
 800ba2e:	f108 0806 	add.w	r8, r8, #6
 800ba32:	ba52      	rev16	r2, r2
 800ba34:	ba76      	rev16	r6, r6
 800ba36:	b2d7      	uxtb	r7, r2
 800ba38:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800ba3c:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800ba40:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800ba44:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800ba48:	0e12      	lsrs	r2, r2, #24
 800ba4a:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800ba4e:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800ba52:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800ba56:	fa5f fb86 	uxtb.w	fp, r6
 800ba5a:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800ba5e:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800ba62:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800ba66:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800ba6a:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800ba6e:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800ba72:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800ba76:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800ba7a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ba7e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ba82:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800ba86:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ba8a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ba8e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ba92:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800ba96:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800ba9a:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800ba9e:	4a28      	ldr	r2, [pc, #160]	; (800bb40 <D48_1CH_HTONS_VOL_HP+0x154>)
 800baa0:	fb2a 4202 	smlad	r2, sl, r2, r4
 800baa4:	4927      	ldr	r1, [pc, #156]	; (800bb44 <D48_1CH_HTONS_VOL_HP+0x158>)
 800baa6:	fb27 2201 	smlad	r2, r7, r1, r2
 800baaa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800baae:	fb26 2201 	smlad	r2, r6, r1, r2
 800bab2:	4925      	ldr	r1, [pc, #148]	; (800bb48 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800bab4:	fb2a 3401 	smlad	r4, sl, r1, r3
 800bab8:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800babc:	fb27 4403 	smlad	r4, r7, r3, r4
 800bac0:	4b22      	ldr	r3, [pc, #136]	; (800bb4c <D48_1CH_HTONS_VOL_HP+0x160>)
 800bac2:	fb26 4403 	smlad	r4, r6, r3, r4
 800bac6:	2101      	movs	r1, #1
 800bac8:	fb2a fa01 	smuad	sl, sl, r1
 800bacc:	4b20      	ldr	r3, [pc, #128]	; (800bb50 <D48_1CH_HTONS_VOL_HP+0x164>)
 800bace:	fb27 a703 	smlad	r7, r7, r3, sl
 800bad2:	4b20      	ldr	r3, [pc, #128]	; (800bb54 <D48_1CH_HTONS_VOL_HP+0x168>)
 800bad4:	fb26 7303 	smlad	r3, r6, r3, r7
 800bad8:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800badc:	9e02      	ldr	r6, [sp, #8]
 800bade:	9f01      	ldr	r7, [sp, #4]
 800bae0:	4410      	add	r0, r2
 800bae2:	eba0 0009 	sub.w	r0, r0, r9
 800bae6:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800baea:	fba0 0106 	umull	r0, r1, r0, r6
 800baee:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800baf2:	fb06 110a 	mla	r1, r6, sl, r1
 800baf6:	f141 0100 	adc.w	r1, r1, #0
 800bafa:	0308      	lsls	r0, r1, #12
 800bafc:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800bb00:	f04f 0a00 	mov.w	sl, #0
 800bb04:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800bb08:	4657      	mov	r7, sl
 800bb0a:	10b8      	asrs	r0, r7, #2
 800bb0c:	f300 000f 	ssat	r0, #16, r0
 800bb10:	f82c 0b02 	strh.w	r0, [ip], #2
 800bb14:	0048      	lsls	r0, r1, #1
 800bb16:	9903      	ldr	r1, [sp, #12]
 800bb18:	458c      	cmp	ip, r1
 800bb1a:	4691      	mov	r9, r2
 800bb1c:	d185      	bne.n	800ba2a <D48_1CH_HTONS_VOL_HP+0x3e>
 800bb1e:	9d05      	ldr	r5, [sp, #20]
 800bb20:	616a      	str	r2, [r5, #20]
 800bb22:	9a04      	ldr	r2, [sp, #16]
 800bb24:	6128      	str	r0, [r5, #16]
 800bb26:	2000      	movs	r0, #0
 800bb28:	60ab      	str	r3, [r5, #8]
 800bb2a:	60ec      	str	r4, [r5, #12]
 800bb2c:	f8c5 e01c 	str.w	lr, [r5, #28]
 800bb30:	61aa      	str	r2, [r5, #24]
 800bb32:	b007      	add	sp, #28
 800bb34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb38:	464a      	mov	r2, r9
 800bb3a:	e7f0      	b.n	800bb1e <D48_1CH_HTONS_VOL_HP+0x132>
 800bb3c:	20000000 	.word	0x20000000
 800bb40:	000f000a 	.word	0x000f000a
 800bb44:	00060003 	.word	0x00060003
 800bb48:	00150019 	.word	0x00150019
 800bb4c:	00190015 	.word	0x00190015
 800bb50:	00030006 	.word	0x00030006
 800bb54:	000a000f 	.word	0x000a000f

0800bb58 <D64_1CH_HTONS_VOL_HP>:
 800bb58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb5c:	b089      	sub	sp, #36	; 0x24
 800bb5e:	4614      	mov	r4, r2
 800bb60:	9207      	str	r2, [sp, #28]
 800bb62:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800bb64:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800bb68:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800bb6c:	6992      	ldr	r2, [r2, #24]
 800bb6e:	9206      	str	r2, [sp, #24]
 800bb70:	68e2      	ldr	r2, [r4, #12]
 800bb72:	9201      	str	r2, [sp, #4]
 800bb74:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800bb76:	9203      	str	r2, [sp, #12]
 800bb78:	6a22      	ldr	r2, [r4, #32]
 800bb7a:	69e5      	ldr	r5, [r4, #28]
 800bb7c:	68a6      	ldr	r6, [r4, #8]
 800bb7e:	9204      	str	r2, [sp, #16]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	f000 80b0 	beq.w	800bce6 <D64_1CH_HTONS_VOL_HP+0x18e>
 800bb86:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800bb8a:	4f58      	ldr	r7, [pc, #352]	; (800bcec <D64_1CH_HTONS_VOL_HP+0x194>)
 800bb8c:	9305      	str	r3, [sp, #20]
 800bb8e:	9102      	str	r1, [sp, #8]
 800bb90:	f850 2b08 	ldr.w	r2, [r0], #8
 800bb94:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800bb98:	ba52      	rev16	r2, r2
 800bb9a:	fa93 f993 	rev16.w	r9, r3
 800bb9e:	b2d4      	uxtb	r4, r2
 800bba0:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800bba4:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800bba8:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800bbac:	9901      	ldr	r1, [sp, #4]
 800bbae:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800bbb2:	0e12      	lsrs	r2, r2, #24
 800bbb4:	44ab      	add	fp, r5
 800bbb6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800bbba:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800bbbe:	fa5f f289 	uxtb.w	r2, r9
 800bbc2:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800bbc6:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800bbca:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800bbce:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800bbd2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800bbd6:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800bbda:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800bbde:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800bbe2:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800bbe6:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800bbea:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800bbee:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800bbf2:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800bbf6:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800bbfa:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800bbfe:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800bc02:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800bc06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc0a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bc0e:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800bc12:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bc16:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800bc1a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800bc1e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800bc22:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800bc26:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bc2a:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800bc2e:	4b30      	ldr	r3, [pc, #192]	; (800bcf0 <D64_1CH_HTONS_VOL_HP+0x198>)
 800bc30:	fb2b 1303 	smlad	r3, fp, r3, r1
 800bc34:	492f      	ldr	r1, [pc, #188]	; (800bcf4 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800bc36:	fb24 3301 	smlad	r3, r4, r1, r3
 800bc3a:	492f      	ldr	r1, [pc, #188]	; (800bcf8 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800bc3c:	fb22 3301 	smlad	r3, r2, r1, r3
 800bc40:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800bc44:	fb2e 390a 	smlad	r9, lr, sl, r3
 800bc48:	4b2c      	ldr	r3, [pc, #176]	; (800bcfc <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800bc4a:	fb2b 6603 	smlad	r6, fp, r3, r6
 800bc4e:	fb2e 6613 	smladx	r6, lr, r3, r6
 800bc52:	4b2b      	ldr	r3, [pc, #172]	; (800bd00 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800bc54:	fb24 6603 	smlad	r6, r4, r3, r6
 800bc58:	fb22 6313 	smladx	r3, r2, r3, r6
 800bc5c:	f04f 0a01 	mov.w	sl, #1
 800bc60:	9301      	str	r3, [sp, #4]
 800bc62:	fb2b fb0a 	smuad	fp, fp, sl
 800bc66:	4b27      	ldr	r3, [pc, #156]	; (800bd04 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800bc68:	fb24 ba03 	smlad	sl, r4, r3, fp
 800bc6c:	4b26      	ldr	r3, [pc, #152]	; (800bd08 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800bc6e:	fb22 a203 	smlad	r2, r2, r3, sl
 800bc72:	4b26      	ldr	r3, [pc, #152]	; (800bd0c <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800bc74:	fb2e 2603 	smlad	r6, lr, r3, r2
 800bc78:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800bc7c:	eb0a 020c 	add.w	r2, sl, ip
 800bc80:	9c04      	ldr	r4, [sp, #16]
 800bc82:	9903      	ldr	r1, [sp, #12]
 800bc84:	eba2 0208 	sub.w	r2, r2, r8
 800bc88:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800bc8c:	fba2 2304 	umull	r2, r3, r2, r4
 800bc90:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800bc94:	fb04 3309 	mla	r3, r4, r9, r3
 800bc98:	f143 0300 	adc.w	r3, r3, #0
 800bc9c:	02da      	lsls	r2, r3, #11
 800bc9e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800bca2:	f04f 0900 	mov.w	r9, #0
 800bca6:	fbc1 8902 	smlal	r8, r9, r1, r2
 800bcaa:	9902      	ldr	r1, [sp, #8]
 800bcac:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800bcb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800bcb4:	f302 020f 	ssat	r2, #16, r2
 800bcb8:	9b05      	ldr	r3, [sp, #20]
 800bcba:	f821 2b02 	strh.w	r2, [r1], #2
 800bcbe:	4299      	cmp	r1, r3
 800bcc0:	9102      	str	r1, [sp, #8]
 800bcc2:	46d0      	mov	r8, sl
 800bcc4:	f47f af64 	bne.w	800bb90 <D64_1CH_HTONS_VOL_HP+0x38>
 800bcc8:	9a07      	ldr	r2, [sp, #28]
 800bcca:	9901      	ldr	r1, [sp, #4]
 800bccc:	60d1      	str	r1, [r2, #12]
 800bcce:	9906      	ldr	r1, [sp, #24]
 800bcd0:	6096      	str	r6, [r2, #8]
 800bcd2:	2000      	movs	r0, #0
 800bcd4:	61d5      	str	r5, [r2, #28]
 800bcd6:	f8c2 c010 	str.w	ip, [r2, #16]
 800bcda:	f8c2 a014 	str.w	sl, [r2, #20]
 800bcde:	6191      	str	r1, [r2, #24]
 800bce0:	b009      	add	sp, #36	; 0x24
 800bce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce6:	46c2      	mov	sl, r8
 800bce8:	4622      	mov	r2, r4
 800bcea:	e7ee      	b.n	800bcca <D64_1CH_HTONS_VOL_HP+0x172>
 800bcec:	20000000 	.word	0x20000000
 800bcf0:	001c0015 	.word	0x001c0015
 800bcf4:	000f000a 	.word	0x000f000a
 800bcf8:	00060003 	.word	0x00060003
 800bcfc:	0024002a 	.word	0x0024002a
 800bd00:	002e0030 	.word	0x002e0030
 800bd04:	00030006 	.word	0x00030006
 800bd08:	000a000f 	.word	0x000a000f
 800bd0c:	0015001c 	.word	0x0015001c

0800bd10 <D80_1CH_HTONS_VOL_HP>:
 800bd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd14:	4613      	mov	r3, r2
 800bd16:	b089      	sub	sp, #36	; 0x24
 800bd18:	4686      	mov	lr, r0
 800bd1a:	6918      	ldr	r0, [r3, #16]
 800bd1c:	9000      	str	r0, [sp, #0]
 800bd1e:	4618      	mov	r0, r3
 800bd20:	461c      	mov	r4, r3
 800bd22:	695b      	ldr	r3, [r3, #20]
 800bd24:	9302      	str	r3, [sp, #8]
 800bd26:	6983      	ldr	r3, [r0, #24]
 800bd28:	9306      	str	r3, [sp, #24]
 800bd2a:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800bd2e:	69c3      	ldr	r3, [r0, #28]
 800bd30:	68c0      	ldr	r0, [r0, #12]
 800bd32:	9207      	str	r2, [sp, #28]
 800bd34:	9001      	str	r0, [sp, #4]
 800bd36:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800bd38:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800bd3a:	9003      	str	r0, [sp, #12]
 800bd3c:	6a20      	ldr	r0, [r4, #32]
 800bd3e:	9004      	str	r0, [sp, #16]
 800bd40:	2a00      	cmp	r2, #0
 800bd42:	f000 80d2 	beq.w	800beea <D80_1CH_HTONS_VOL_HP+0x1da>
 800bd46:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800bd4a:	4869      	ldr	r0, [pc, #420]	; (800bef0 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800bd4c:	9205      	str	r2, [sp, #20]
 800bd4e:	461c      	mov	r4, r3
 800bd50:	f8de 5000 	ldr.w	r5, [lr]
 800bd54:	f8de 2004 	ldr.w	r2, [lr, #4]
 800bd58:	f8de 3008 	ldr.w	r3, [lr, #8]
 800bd5c:	f10e 0e0a 	add.w	lr, lr, #10
 800bd60:	ba6d      	rev16	r5, r5
 800bd62:	ba52      	rev16	r2, r2
 800bd64:	fa93 fb93 	rev16.w	fp, r3
 800bd68:	b2ee      	uxtb	r6, r5
 800bd6a:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800bd6e:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800bd72:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800bd76:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800bd7a:	eb04 0a07 	add.w	sl, r4, r7
 800bd7e:	0e2d      	lsrs	r5, r5, #24
 800bd80:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800bd84:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800bd88:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800bd8c:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800bd90:	b2d5      	uxtb	r5, r2
 800bd92:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800bd96:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800bd9a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800bd9e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800bda2:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800bda6:	0e12      	lsrs	r2, r2, #24
 800bda8:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800bdac:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800bdb0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800bdb4:	fa5f f48b 	uxtb.w	r4, fp
 800bdb8:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800bdbc:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800bdc0:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800bdc4:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800bdc8:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800bdcc:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800bdd0:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800bdd4:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800bdd8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800bddc:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800bde0:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800bde4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bde8:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800bdec:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bdf0:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800bdf4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bdf8:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800bdfc:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800be00:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800be04:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800be08:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800be0c:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800be10:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800be14:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800be18:	4d36      	ldr	r5, [pc, #216]	; (800bef4 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800be1a:	9f01      	ldr	r7, [sp, #4]
 800be1c:	fb23 7505 	smlad	r5, r3, r5, r7
 800be20:	4f35      	ldr	r7, [pc, #212]	; (800bef8 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800be22:	fb29 5507 	smlad	r5, r9, r7, r5
 800be26:	4f35      	ldr	r7, [pc, #212]	; (800befc <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800be28:	fb28 5507 	smlad	r5, r8, r7, r5
 800be2c:	4f34      	ldr	r7, [pc, #208]	; (800bf00 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800be2e:	fb22 5507 	smlad	r5, r2, r7, r5
 800be32:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800be36:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800be3a:	4d32      	ldr	r5, [pc, #200]	; (800bf04 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800be3c:	fb23 cc05 	smlad	ip, r3, r5, ip
 800be40:	4d31      	ldr	r5, [pc, #196]	; (800bf08 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800be42:	fb29 cc05 	smlad	ip, r9, r5, ip
 800be46:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800be4a:	fb28 c505 	smlad	r5, r8, r5, ip
 800be4e:	4f2f      	ldr	r7, [pc, #188]	; (800bf0c <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800be50:	fb22 5507 	smlad	r5, r2, r7, r5
 800be54:	4f2e      	ldr	r7, [pc, #184]	; (800bf10 <D80_1CH_HTONS_VOL_HP+0x200>)
 800be56:	fb26 5507 	smlad	r5, r6, r7, r5
 800be5a:	f04f 0a01 	mov.w	sl, #1
 800be5e:	9501      	str	r5, [sp, #4]
 800be60:	fb23 fa0a 	smuad	sl, r3, sl
 800be64:	4b2b      	ldr	r3, [pc, #172]	; (800bf14 <D80_1CH_HTONS_VOL_HP+0x204>)
 800be66:	fb29 a903 	smlad	r9, r9, r3, sl
 800be6a:	4d2b      	ldr	r5, [pc, #172]	; (800bf18 <D80_1CH_HTONS_VOL_HP+0x208>)
 800be6c:	fb28 9805 	smlad	r8, r8, r5, r9
 800be70:	4d2a      	ldr	r5, [pc, #168]	; (800bf1c <D80_1CH_HTONS_VOL_HP+0x20c>)
 800be72:	fb22 8205 	smlad	r2, r2, r5, r8
 800be76:	4b2a      	ldr	r3, [pc, #168]	; (800bf20 <D80_1CH_HTONS_VOL_HP+0x210>)
 800be78:	fb26 2c03 	smlad	ip, r6, r3, r2
 800be7c:	9b00      	ldr	r3, [sp, #0]
 800be7e:	9d04      	ldr	r5, [sp, #16]
 800be80:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800be84:	4453      	add	r3, sl
 800be86:	461a      	mov	r2, r3
 800be88:	9b02      	ldr	r3, [sp, #8]
 800be8a:	f8cd a008 	str.w	sl, [sp, #8]
 800be8e:	1ad2      	subs	r2, r2, r3
 800be90:	17d7      	asrs	r7, r2, #31
 800be92:	fba2 2305 	umull	r2, r3, r2, r5
 800be96:	fb05 3307 	mla	r3, r5, r7, r3
 800be9a:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800be9e:	f143 0300 	adc.w	r3, r3, #0
 800bea2:	9d03      	ldr	r5, [sp, #12]
 800bea4:	029a      	lsls	r2, r3, #10
 800bea6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800beaa:	2700      	movs	r7, #0
 800beac:	005b      	lsls	r3, r3, #1
 800beae:	fbc5 6702 	smlal	r6, r7, r5, r2
 800beb2:	10ba      	asrs	r2, r7, #2
 800beb4:	9300      	str	r3, [sp, #0]
 800beb6:	f302 020f 	ssat	r2, #16, r2
 800beba:	9b05      	ldr	r3, [sp, #20]
 800bebc:	f821 2b02 	strh.w	r2, [r1], #2
 800bec0:	4299      	cmp	r1, r3
 800bec2:	f47f af45 	bne.w	800bd50 <D80_1CH_HTONS_VOL_HP+0x40>
 800bec6:	4623      	mov	r3, r4
 800bec8:	9907      	ldr	r1, [sp, #28]
 800beca:	9801      	ldr	r0, [sp, #4]
 800becc:	60c8      	str	r0, [r1, #12]
 800bece:	9a00      	ldr	r2, [sp, #0]
 800bed0:	f8c1 c008 	str.w	ip, [r1, #8]
 800bed4:	4608      	mov	r0, r1
 800bed6:	61cb      	str	r3, [r1, #28]
 800bed8:	610a      	str	r2, [r1, #16]
 800beda:	f8c1 a014 	str.w	sl, [r1, #20]
 800bede:	9906      	ldr	r1, [sp, #24]
 800bee0:	6181      	str	r1, [r0, #24]
 800bee2:	2000      	movs	r0, #0
 800bee4:	b009      	add	sp, #36	; 0x24
 800bee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beea:	f8dd a008 	ldr.w	sl, [sp, #8]
 800beee:	e7eb      	b.n	800bec8 <D80_1CH_HTONS_VOL_HP+0x1b8>
 800bef0:	20000000 	.word	0x20000000
 800bef4:	002d0024 	.word	0x002d0024
 800bef8:	001c0015 	.word	0x001c0015
 800befc:	000f000a 	.word	0x000f000a
 800bf00:	00060003 	.word	0x00060003
 800bf04:	0037003f 	.word	0x0037003f
 800bf08:	00450049 	.word	0x00450049
 800bf0c:	00490045 	.word	0x00490045
 800bf10:	003f0037 	.word	0x003f0037
 800bf14:	00030006 	.word	0x00030006
 800bf18:	000a000f 	.word	0x000a000f
 800bf1c:	0015001c 	.word	0x0015001c
 800bf20:	0024002d 	.word	0x0024002d

0800bf24 <D128_1CH_HTONS_VOL_HP>:
 800bf24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf28:	b093      	sub	sp, #76	; 0x4c
 800bf2a:	4614      	mov	r4, r2
 800bf2c:	9211      	str	r2, [sp, #68]	; 0x44
 800bf2e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800bf30:	6912      	ldr	r2, [r2, #16]
 800bf32:	9203      	str	r2, [sp, #12]
 800bf34:	4622      	mov	r2, r4
 800bf36:	4615      	mov	r5, r2
 800bf38:	6964      	ldr	r4, [r4, #20]
 800bf3a:	9406      	str	r4, [sp, #24]
 800bf3c:	4614      	mov	r4, r2
 800bf3e:	6992      	ldr	r2, [r2, #24]
 800bf40:	9210      	str	r2, [sp, #64]	; 0x40
 800bf42:	68ea      	ldr	r2, [r5, #12]
 800bf44:	9204      	str	r2, [sp, #16]
 800bf46:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800bf48:	69e6      	ldr	r6, [r4, #28]
 800bf4a:	920d      	str	r2, [sp, #52]	; 0x34
 800bf4c:	68a4      	ldr	r4, [r4, #8]
 800bf4e:	6a2a      	ldr	r2, [r5, #32]
 800bf50:	9405      	str	r4, [sp, #20]
 800bf52:	920e      	str	r2, [sp, #56]	; 0x38
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	f000 8145 	beq.w	800c1e4 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800bf5a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800bf5e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf60:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800c240 <D128_1CH_HTONS_VOL_HP+0x31c>
 800bf64:	9107      	str	r1, [sp, #28]
 800bf66:	f100 0310 	add.w	r3, r0, #16
 800bf6a:	4699      	mov	r9, r3
 800bf6c:	f1a9 0110 	sub.w	r1, r9, #16
 800bf70:	c90e      	ldmia	r1, {r1, r2, r3}
 800bf72:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800bf76:	ba49      	rev16	r1, r1
 800bf78:	ba52      	rev16	r2, r2
 800bf7a:	ba5b      	rev16	r3, r3
 800bf7c:	fa90 fa90 	rev16.w	sl, r0
 800bf80:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800bf84:	b2cc      	uxtb	r4, r1
 800bf86:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800bf8a:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800bf8e:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800bf92:	0e09      	lsrs	r1, r1, #24
 800bf94:	4426      	add	r6, r4
 800bf96:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800bf9a:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800bf9e:	b2d0      	uxtb	r0, r2
 800bfa0:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800bfa4:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800bfa8:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800bfac:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800bfb0:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800bfb4:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800bfb8:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800bfbc:	0e12      	lsrs	r2, r2, #24
 800bfbe:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800bfc2:	9701      	str	r7, [sp, #4]
 800bfc4:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800bfc8:	4627      	mov	r7, r4
 800bfca:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800bfce:	9702      	str	r7, [sp, #8]
 800bfd0:	b2da      	uxtb	r2, r3
 800bfd2:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800bfd6:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800bfda:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800bfde:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800bfe2:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800bfe6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800bfea:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800bfee:	0e1b      	lsrs	r3, r3, #24
 800bff0:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800bff4:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800bff8:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800bffc:	fa5f f38a 	uxtb.w	r3, sl
 800c000:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c004:	960a      	str	r6, [sp, #40]	; 0x28
 800c006:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800c00a:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800c00e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c012:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800c016:	950b      	str	r5, [sp, #44]	; 0x2c
 800c018:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800c01c:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800c020:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800c024:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800c028:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800c02c:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800c030:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800c034:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800c038:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800c03c:	9308      	str	r3, [sp, #32]
 800c03e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800c042:	9b01      	ldr	r3, [sp, #4]
 800c044:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800c048:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800c04c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800c050:	9b02      	ldr	r3, [sp, #8]
 800c052:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c056:	9302      	str	r3, [sp, #8]
 800c058:	9b08      	ldr	r3, [sp, #32]
 800c05a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c05e:	9308      	str	r3, [sp, #32]
 800c060:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c062:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c066:	950c      	str	r5, [sp, #48]	; 0x30
 800c068:	461d      	mov	r5, r3
 800c06a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c06c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c070:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c074:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800c078:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800c07c:	9301      	str	r3, [sp, #4]
 800c07e:	9b02      	ldr	r3, [sp, #8]
 800c080:	9202      	str	r2, [sp, #8]
 800c082:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c084:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c086:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c08a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800c08e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800c092:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c096:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800c09a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800c09e:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800c0a2:	9b08      	ldr	r3, [sp, #32]
 800c0a4:	9f01      	ldr	r7, [sp, #4]
 800c0a6:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800c0aa:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c0ae:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c0b2:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c0b6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800c0ba:	46be      	mov	lr, r7
 800c0bc:	0a96      	lsrs	r6, r2, #10
 800c0be:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800c0c2:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800c0c6:	4f49      	ldr	r7, [pc, #292]	; (800c1ec <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800c0c8:	9a04      	ldr	r2, [sp, #16]
 800c0ca:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800c0ce:	4a48      	ldr	r2, [pc, #288]	; (800c1f0 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800c0d0:	fb2a ee02 	smlad	lr, sl, r2, lr
 800c0d4:	4a47      	ldr	r2, [pc, #284]	; (800c1f4 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800c0d6:	fb21 ee02 	smlad	lr, r1, r2, lr
 800c0da:	4a47      	ldr	r2, [pc, #284]	; (800c1f8 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800c0dc:	fb24 ee02 	smlad	lr, r4, r2, lr
 800c0e0:	4a46      	ldr	r2, [pc, #280]	; (800c1fc <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800c0e2:	9f02      	ldr	r7, [sp, #8]
 800c0e4:	fb27 ee02 	smlad	lr, r7, r2, lr
 800c0e8:	4a45      	ldr	r2, [pc, #276]	; (800c200 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800c0ea:	fb20 ee02 	smlad	lr, r0, r2, lr
 800c0ee:	4a45      	ldr	r2, [pc, #276]	; (800c204 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800c0f0:	fb23 e702 	smlad	r7, r3, r2, lr
 800c0f4:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800c0f8:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800c0fc:	9f01      	ldr	r7, [sp, #4]
 800c0fe:	4a42      	ldr	r2, [pc, #264]	; (800c208 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800c100:	46bc      	mov	ip, r7
 800c102:	9f05      	ldr	r7, [sp, #20]
 800c104:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800c108:	4a40      	ldr	r2, [pc, #256]	; (800c20c <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800c10a:	fb2a cc02 	smlad	ip, sl, r2, ip
 800c10e:	4f40      	ldr	r7, [pc, #256]	; (800c210 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800c110:	fb21 cc07 	smlad	ip, r1, r7, ip
 800c114:	4f3f      	ldr	r7, [pc, #252]	; (800c214 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800c116:	fb24 cc07 	smlad	ip, r4, r7, ip
 800c11a:	4f3f      	ldr	r7, [pc, #252]	; (800c218 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800c11c:	9a02      	ldr	r2, [sp, #8]
 800c11e:	fb22 cc07 	smlad	ip, r2, r7, ip
 800c122:	4f3e      	ldr	r7, [pc, #248]	; (800c21c <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800c124:	fb20 cc07 	smlad	ip, r0, r7, ip
 800c128:	4f3d      	ldr	r7, [pc, #244]	; (800c220 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800c12a:	fb23 c707 	smlad	r7, r3, r7, ip
 800c12e:	f8df c114 	ldr.w	ip, [pc, #276]	; 800c244 <D128_1CH_HTONS_VOL_HP+0x320>
 800c132:	fb25 720c 	smlad	r2, r5, ip, r7
 800c136:	f04f 0b01 	mov.w	fp, #1
 800c13a:	9204      	str	r2, [sp, #16]
 800c13c:	9f01      	ldr	r7, [sp, #4]
 800c13e:	fb27 fb0b 	smuad	fp, r7, fp
 800c142:	4f38      	ldr	r7, [pc, #224]	; (800c224 <D128_1CH_HTONS_VOL_HP+0x300>)
 800c144:	fb2a ba07 	smlad	sl, sl, r7, fp
 800c148:	4f37      	ldr	r7, [pc, #220]	; (800c228 <D128_1CH_HTONS_VOL_HP+0x304>)
 800c14a:	fb21 aa07 	smlad	sl, r1, r7, sl
 800c14e:	4f37      	ldr	r7, [pc, #220]	; (800c22c <D128_1CH_HTONS_VOL_HP+0x308>)
 800c150:	fb24 aa07 	smlad	sl, r4, r7, sl
 800c154:	4f36      	ldr	r7, [pc, #216]	; (800c230 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800c156:	9a02      	ldr	r2, [sp, #8]
 800c158:	fb22 a707 	smlad	r7, r2, r7, sl
 800c15c:	4a35      	ldr	r2, [pc, #212]	; (800c234 <D128_1CH_HTONS_VOL_HP+0x310>)
 800c15e:	fb20 7702 	smlad	r7, r0, r2, r7
 800c162:	4a35      	ldr	r2, [pc, #212]	; (800c238 <D128_1CH_HTONS_VOL_HP+0x314>)
 800c164:	fb23 7702 	smlad	r7, r3, r2, r7
 800c168:	4b34      	ldr	r3, [pc, #208]	; (800c23c <D128_1CH_HTONS_VOL_HP+0x318>)
 800c16a:	fb25 7303 	smlad	r3, r5, r3, r7
 800c16e:	9305      	str	r3, [sp, #20]
 800c170:	9b03      	ldr	r3, [sp, #12]
 800c172:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800c174:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800c178:	4473      	add	r3, lr
 800c17a:	461a      	mov	r2, r3
 800c17c:	9b06      	ldr	r3, [sp, #24]
 800c17e:	f8cd e018 	str.w	lr, [sp, #24]
 800c182:	1ad2      	subs	r2, r2, r3
 800c184:	17d1      	asrs	r1, r2, #31
 800c186:	fba2 2304 	umull	r2, r3, r2, r4
 800c18a:	fb04 3301 	mla	r3, r4, r1, r3
 800c18e:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800c192:	f143 0300 	adc.w	r3, r3, #0
 800c196:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800c198:	021a      	lsls	r2, r3, #8
 800c19a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800c19e:	2100      	movs	r1, #0
 800c1a0:	fbc4 0102 	smlal	r0, r1, r4, r2
 800c1a4:	108a      	asrs	r2, r1, #2
 800c1a6:	9907      	ldr	r1, [sp, #28]
 800c1a8:	f302 020f 	ssat	r2, #16, r2
 800c1ac:	005b      	lsls	r3, r3, #1
 800c1ae:	f821 2b02 	strh.w	r2, [r1], #2
 800c1b2:	9303      	str	r3, [sp, #12]
 800c1b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1b6:	9107      	str	r1, [sp, #28]
 800c1b8:	4299      	cmp	r1, r3
 800c1ba:	f109 0910 	add.w	r9, r9, #16
 800c1be:	f47f aed5 	bne.w	800bf6c <D128_1CH_HTONS_VOL_HP+0x48>
 800c1c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c1c4:	9905      	ldr	r1, [sp, #20]
 800c1c6:	6091      	str	r1, [r2, #8]
 800c1c8:	9904      	ldr	r1, [sp, #16]
 800c1ca:	60d1      	str	r1, [r2, #12]
 800c1cc:	4613      	mov	r3, r2
 800c1ce:	61d6      	str	r6, [r2, #28]
 800c1d0:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c1d2:	9a03      	ldr	r2, [sp, #12]
 800c1d4:	611a      	str	r2, [r3, #16]
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	f8c3 e014 	str.w	lr, [r3, #20]
 800c1dc:	6199      	str	r1, [r3, #24]
 800c1de:	b013      	add	sp, #76	; 0x4c
 800c1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1e4:	f8dd e018 	ldr.w	lr, [sp, #24]
 800c1e8:	e7eb      	b.n	800c1c2 <D128_1CH_HTONS_VOL_HP+0x29e>
 800c1ea:	bf00      	nop
 800c1ec:	00780069 	.word	0x00780069
 800c1f0:	005b004e 	.word	0x005b004e
 800c1f4:	00420037 	.word	0x00420037
 800c1f8:	002d0024 	.word	0x002d0024
 800c1fc:	001c0015 	.word	0x001c0015
 800c200:	000f000a 	.word	0x000f000a
 800c204:	00060003 	.word	0x00060003
 800c208:	00880096 	.word	0x00880096
 800c20c:	00a200ac 	.word	0x00a200ac
 800c210:	00b400ba 	.word	0x00b400ba
 800c214:	00be00c0 	.word	0x00be00c0
 800c218:	00c000be 	.word	0x00c000be
 800c21c:	00ba00b4 	.word	0x00ba00b4
 800c220:	00ac00a2 	.word	0x00ac00a2
 800c224:	00030006 	.word	0x00030006
 800c228:	000a000f 	.word	0x000a000f
 800c22c:	0015001c 	.word	0x0015001c
 800c230:	0024002d 	.word	0x0024002d
 800c234:	00370042 	.word	0x00370042
 800c238:	004e005b 	.word	0x004e005b
 800c23c:	00690078 	.word	0x00690078
 800c240:	20000000 	.word	0x20000000
 800c244:	00960088 	.word	0x00960088

0800c248 <PDM_Filter_Init>:
 800c248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c24a:	2240      	movs	r2, #64	; 0x40
 800c24c:	4604      	mov	r4, r0
 800c24e:	2100      	movs	r1, #0
 800c250:	300c      	adds	r0, #12
 800c252:	f004 f937 	bl	80104c4 <memset>
 800c256:	493b      	ldr	r1, [pc, #236]	; (800c344 <PDM_Filter_Init+0xfc>)
 800c258:	483b      	ldr	r0, [pc, #236]	; (800c348 <PDM_Filter_Init+0x100>)
 800c25a:	f000 f98d 	bl	800c578 <CRC_Lock>
 800c25e:	8822      	ldrh	r2, [r4, #0]
 800c260:	8963      	ldrh	r3, [r4, #10]
 800c262:	4938      	ldr	r1, [pc, #224]	; (800c344 <PDM_Filter_Init+0xfc>)
 800c264:	8925      	ldrh	r5, [r4, #8]
 800c266:	86a3      	strh	r3, [r4, #52]	; 0x34
 800c268:	2801      	cmp	r0, #1
 800c26a:	f04f 0300 	mov.w	r3, #0
 800c26e:	bf18      	it	ne
 800c270:	2100      	movne	r1, #0
 800c272:	2a01      	cmp	r2, #1
 800c274:	6461      	str	r1, [r4, #68]	; 0x44
 800c276:	86e5      	strh	r5, [r4, #54]	; 0x36
 800c278:	61a3      	str	r3, [r4, #24]
 800c27a:	6123      	str	r3, [r4, #16]
 800c27c:	6163      	str	r3, [r4, #20]
 800c27e:	60e3      	str	r3, [r4, #12]
 800c280:	6263      	str	r3, [r4, #36]	; 0x24
 800c282:	61e3      	str	r3, [r4, #28]
 800c284:	6223      	str	r3, [r4, #32]
 800c286:	6423      	str	r3, [r4, #64]	; 0x40
 800c288:	d918      	bls.n	800c2bc <PDM_Filter_Init+0x74>
 800c28a:	2003      	movs	r0, #3
 800c28c:	2302      	movs	r3, #2
 800c28e:	8862      	ldrh	r2, [r4, #2]
 800c290:	2a01      	cmp	r2, #1
 800c292:	d91d      	bls.n	800c2d0 <PDM_Filter_Init+0x88>
 800c294:	2140      	movs	r1, #64	; 0x40
 800c296:	2300      	movs	r3, #0
 800c298:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800c29a:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800c29e:	6862      	ldr	r2, [r4, #4]
 800c2a0:	bf04      	itt	eq
 800c2a2:	6421      	streq	r1, [r4, #64]	; 0x40
 800c2a4:	460b      	moveq	r3, r1
 800c2a6:	b11a      	cbz	r2, 800c2b0 <PDM_Filter_Init+0x68>
 800c2a8:	f043 0310 	orr.w	r3, r3, #16
 800c2ac:	6423      	str	r3, [r4, #64]	; 0x40
 800c2ae:	62e2      	str	r2, [r4, #44]	; 0x2c
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	8722      	strh	r2, [r4, #56]	; 0x38
 800c2b4:	b908      	cbnz	r0, 800c2ba <PDM_Filter_Init+0x72>
 800c2b6:	3380      	adds	r3, #128	; 0x80
 800c2b8:	6423      	str	r3, [r4, #64]	; 0x40
 800c2ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2bc:	4d23      	ldr	r5, [pc, #140]	; (800c34c <PDM_Filter_Init+0x104>)
 800c2be:	d010      	beq.n	800c2e2 <PDM_Filter_Init+0x9a>
 800c2c0:	782a      	ldrb	r2, [r5, #0]
 800c2c2:	2a01      	cmp	r2, #1
 800c2c4:	d027      	beq.n	800c316 <PDM_Filter_Init+0xce>
 800c2c6:	8862      	ldrh	r2, [r4, #2]
 800c2c8:	2a01      	cmp	r2, #1
 800c2ca:	f04f 0001 	mov.w	r0, #1
 800c2ce:	d8e1      	bhi.n	800c294 <PDM_Filter_Init+0x4c>
 800c2d0:	d001      	beq.n	800c2d6 <PDM_Filter_Init+0x8e>
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	e7de      	b.n	800c294 <PDM_Filter_Init+0x4c>
 800c2d6:	2220      	movs	r2, #32
 800c2d8:	4618      	mov	r0, r3
 800c2da:	6422      	str	r2, [r4, #64]	; 0x40
 800c2dc:	4613      	mov	r3, r2
 800c2de:	2160      	movs	r1, #96	; 0x60
 800c2e0:	e7da      	b.n	800c298 <PDM_Filter_Init+0x50>
 800c2e2:	7829      	ldrb	r1, [r5, #0]
 800c2e4:	2900      	cmp	r1, #0
 800c2e6:	d1ee      	bne.n	800c2c6 <PDM_Filter_Init+0x7e>
 800c2e8:	4919      	ldr	r1, [pc, #100]	; (800c350 <PDM_Filter_Init+0x108>)
 800c2ea:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800c358 <PDM_Filter_Init+0x110>
 800c2ee:	4f19      	ldr	r7, [pc, #100]	; (800c354 <PDM_Filter_Init+0x10c>)
 800c2f0:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800c2f4:	684a      	ldr	r2, [r1, #4]
 800c2f6:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800c2fa:	ea02 0007 	and.w	r0, r2, r7
 800c2fe:	4303      	orrs	r3, r0
 800c300:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c304:	4413      	add	r3, r2
 800c306:	f841 3f04 	str.w	r3, [r1, #4]!
 800c30a:	428e      	cmp	r6, r1
 800c30c:	d1f2      	bne.n	800c2f4 <PDM_Filter_Init+0xac>
 800c30e:	2001      	movs	r0, #1
 800c310:	7028      	strb	r0, [r5, #0]
 800c312:	2300      	movs	r3, #0
 800c314:	e7bb      	b.n	800c28e <PDM_Filter_Init+0x46>
 800c316:	490e      	ldr	r1, [pc, #56]	; (800c350 <PDM_Filter_Init+0x108>)
 800c318:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800c358 <PDM_Filter_Init+0x110>
 800c31c:	4f0d      	ldr	r7, [pc, #52]	; (800c354 <PDM_Filter_Init+0x10c>)
 800c31e:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800c322:	684a      	ldr	r2, [r1, #4]
 800c324:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800c328:	ea02 0007 	and.w	r0, r2, r7
 800c32c:	4303      	orrs	r3, r0
 800c32e:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c332:	4413      	add	r3, r2
 800c334:	f841 3f04 	str.w	r3, [r1, #4]!
 800c338:	428e      	cmp	r6, r1
 800c33a:	d1f2      	bne.n	800c322 <PDM_Filter_Init+0xda>
 800c33c:	2300      	movs	r3, #0
 800c33e:	702b      	strb	r3, [r5, #0]
 800c340:	e7c1      	b.n	800c2c6 <PDM_Filter_Init+0x7e>
 800c342:	bf00      	nop
 800c344:	b5e8b5cd 	.word	0xb5e8b5cd
 800c348:	f407a5c2 	.word	0xf407a5c2
 800c34c:	200010d4 	.word	0x200010d4
 800c350:	1ffffffc 	.word	0x1ffffffc
 800c354:	000ffc00 	.word	0x000ffc00
 800c358:	3ff00000 	.word	0x3ff00000

0800c35c <PDM_Filter_setConfig>:
 800c35c:	4b66      	ldr	r3, [pc, #408]	; (800c4f8 <PDM_Filter_setConfig+0x19c>)
 800c35e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c360:	429a      	cmp	r2, r3
 800c362:	d001      	beq.n	800c368 <PDM_Filter_setConfig+0xc>
 800c364:	2004      	movs	r0, #4
 800c366:	4770      	bx	lr
 800c368:	b530      	push	{r4, r5, lr}
 800c36a:	880a      	ldrh	r2, [r1, #0]
 800c36c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800c36e:	ed2d 8b04 	vpush	{d8-d9}
 800c372:	4604      	mov	r4, r0
 800c374:	460d      	mov	r5, r1
 800c376:	1e51      	subs	r1, r2, #1
 800c378:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800c37c:	2906      	cmp	r1, #6
 800c37e:	b083      	sub	sp, #12
 800c380:	6420      	str	r0, [r4, #64]	; 0x40
 800c382:	d91a      	bls.n	800c3ba <PDM_Filter_setConfig+0x5e>
 800c384:	2008      	movs	r0, #8
 800c386:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800c38a:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800c38e:	4299      	cmp	r1, r3
 800c390:	d07e      	beq.n	800c490 <PDM_Filter_setConfig+0x134>
 800c392:	f113 0f0c 	cmn.w	r3, #12
 800c396:	da2a      	bge.n	800c3ee <PDM_Filter_setConfig+0x92>
 800c398:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800c39c:	3040      	adds	r0, #64	; 0x40
 800c39e:	80ab      	strh	r3, [r5, #4]
 800c3a0:	8622      	strh	r2, [r4, #48]	; 0x30
 800c3a2:	886b      	ldrh	r3, [r5, #2]
 800c3a4:	8663      	strh	r3, [r4, #50]	; 0x32
 800c3a6:	b920      	cbnz	r0, 800c3b2 <PDM_Filter_setConfig+0x56>
 800c3a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c3ae:	6423      	str	r3, [r4, #64]	; 0x40
 800c3b0:	2000      	movs	r0, #0
 800c3b2:	b003      	add	sp, #12
 800c3b4:	ecbd 8b04 	vpop	{d8-d9}
 800c3b8:	bd30      	pop	{r4, r5, pc}
 800c3ba:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800c3bc:	4291      	cmp	r1, r2
 800c3be:	d06c      	beq.n	800c49a <PDM_Filter_setConfig+0x13e>
 800c3c0:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800c3c4:	f023 0301 	bic.w	r3, r3, #1
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800c3ce:	6423      	str	r3, [r4, #64]	; 0x40
 800c3d0:	2970      	cmp	r1, #112	; 0x70
 800c3d2:	f003 030f 	and.w	r3, r3, #15
 800c3d6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800c3da:	d066      	beq.n	800c4aa <PDM_Filter_setConfig+0x14e>
 800c3dc:	2b06      	cmp	r3, #6
 800c3de:	f200 8089 	bhi.w	800c4f4 <PDM_Filter_setConfig+0x198>
 800c3e2:	e8df f003 	tbb	[pc, r3]
 800c3e6:	4f52      	.short	0x4f52
 800c3e8:	3d43494c 	.word	0x3d43494c
 800c3ec:	46          	.byte	0x46
 800c3ed:	00          	.byte	0x00
 800c3ee:	2b33      	cmp	r3, #51	; 0x33
 800c3f0:	dc32      	bgt.n	800c458 <PDM_Filter_setConfig+0xfc>
 800c3f2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800c3f4:	f002 020f 	and.w	r2, r2, #15
 800c3f8:	3a01      	subs	r2, #1
 800c3fa:	2a06      	cmp	r2, #6
 800c3fc:	d872      	bhi.n	800c4e4 <PDM_Filter_setConfig+0x188>
 800c3fe:	493f      	ldr	r1, [pc, #252]	; (800c4fc <PDM_Filter_setConfig+0x1a0>)
 800c400:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800c404:	ed92 9a00 	vldr	s18, [r2]
 800c408:	ed92 8a07 	vldr	s16, [r2, #28]
 800c40c:	9001      	str	r0, [sp, #4]
 800c40e:	ee07 3a90 	vmov	s15, r3
 800c412:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c416:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800c41a:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800c41e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800c422:	f008 fd91 	bl	8014f48 <powf>
 800c426:	eddf 0a36 	vldr	s1, [pc, #216]	; 800c500 <PDM_Filter_setConfig+0x1a4>
 800c42a:	eef0 8a40 	vmov.f32	s17, s0
 800c42e:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800c432:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800c436:	f008 fd87 	bl	8014f48 <powf>
 800c43a:	ee28 8a28 	vmul.f32	s16, s16, s17
 800c43e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800c442:	f008 fc7d 	bl	8014d40 <roundf>
 800c446:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800c44a:	88ab      	ldrh	r3, [r5, #4]
 800c44c:	882a      	ldrh	r2, [r5, #0]
 800c44e:	9801      	ldr	r0, [sp, #4]
 800c450:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800c454:	8723      	strh	r3, [r4, #56]	; 0x38
 800c456:	e7a3      	b.n	800c3a0 <PDM_Filter_setConfig+0x44>
 800c458:	2333      	movs	r3, #51	; 0x33
 800c45a:	3040      	adds	r0, #64	; 0x40
 800c45c:	80ab      	strh	r3, [r5, #4]
 800c45e:	e79f      	b.n	800c3a0 <PDM_Filter_setConfig+0x44>
 800c460:	4b28      	ldr	r3, [pc, #160]	; (800c504 <PDM_Filter_setConfig+0x1a8>)
 800c462:	64a3      	str	r3, [r4, #72]	; 0x48
 800c464:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800c468:	2000      	movs	r0, #0
 800c46a:	e792      	b.n	800c392 <PDM_Filter_setConfig+0x36>
 800c46c:	4b26      	ldr	r3, [pc, #152]	; (800c508 <PDM_Filter_setConfig+0x1ac>)
 800c46e:	64a3      	str	r3, [r4, #72]	; 0x48
 800c470:	e7f8      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c472:	4b26      	ldr	r3, [pc, #152]	; (800c50c <PDM_Filter_setConfig+0x1b0>)
 800c474:	64a3      	str	r3, [r4, #72]	; 0x48
 800c476:	e7f5      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c478:	4b25      	ldr	r3, [pc, #148]	; (800c510 <PDM_Filter_setConfig+0x1b4>)
 800c47a:	64a3      	str	r3, [r4, #72]	; 0x48
 800c47c:	e7f2      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c47e:	4b25      	ldr	r3, [pc, #148]	; (800c514 <PDM_Filter_setConfig+0x1b8>)
 800c480:	64a3      	str	r3, [r4, #72]	; 0x48
 800c482:	e7ef      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c484:	4b24      	ldr	r3, [pc, #144]	; (800c518 <PDM_Filter_setConfig+0x1bc>)
 800c486:	64a3      	str	r3, [r4, #72]	; 0x48
 800c488:	e7ec      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c48a:	4b24      	ldr	r3, [pc, #144]	; (800c51c <PDM_Filter_setConfig+0x1c0>)
 800c48c:	64a3      	str	r3, [r4, #72]	; 0x48
 800c48e:	e7e9      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c490:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800c492:	4291      	cmp	r1, r2
 800c494:	f47f af7d 	bne.w	800c392 <PDM_Filter_setConfig+0x36>
 800c498:	e783      	b.n	800c3a2 <PDM_Filter_setConfig+0x46>
 800c49a:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800c49e:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800c4a2:	4299      	cmp	r1, r3
 800c4a4:	d023      	beq.n	800c4ee <PDM_Filter_setConfig+0x192>
 800c4a6:	2000      	movs	r0, #0
 800c4a8:	e773      	b.n	800c392 <PDM_Filter_setConfig+0x36>
 800c4aa:	2b06      	cmp	r3, #6
 800c4ac:	d822      	bhi.n	800c4f4 <PDM_Filter_setConfig+0x198>
 800c4ae:	e8df f003 	tbb	[pc, r3]
 800c4b2:	1316      	.short	0x1316
 800c4b4:	070a0d10 	.word	0x070a0d10
 800c4b8:	04          	.byte	0x04
 800c4b9:	00          	.byte	0x00
 800c4ba:	4b19      	ldr	r3, [pc, #100]	; (800c520 <PDM_Filter_setConfig+0x1c4>)
 800c4bc:	64a3      	str	r3, [r4, #72]	; 0x48
 800c4be:	e7d1      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c4c0:	4b18      	ldr	r3, [pc, #96]	; (800c524 <PDM_Filter_setConfig+0x1c8>)
 800c4c2:	64a3      	str	r3, [r4, #72]	; 0x48
 800c4c4:	e7ce      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c4c6:	4b18      	ldr	r3, [pc, #96]	; (800c528 <PDM_Filter_setConfig+0x1cc>)
 800c4c8:	64a3      	str	r3, [r4, #72]	; 0x48
 800c4ca:	e7cb      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c4cc:	4b17      	ldr	r3, [pc, #92]	; (800c52c <PDM_Filter_setConfig+0x1d0>)
 800c4ce:	64a3      	str	r3, [r4, #72]	; 0x48
 800c4d0:	e7c8      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c4d2:	4b17      	ldr	r3, [pc, #92]	; (800c530 <PDM_Filter_setConfig+0x1d4>)
 800c4d4:	64a3      	str	r3, [r4, #72]	; 0x48
 800c4d6:	e7c5      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c4d8:	4b16      	ldr	r3, [pc, #88]	; (800c534 <PDM_Filter_setConfig+0x1d8>)
 800c4da:	64a3      	str	r3, [r4, #72]	; 0x48
 800c4dc:	e7c2      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c4de:	4b16      	ldr	r3, [pc, #88]	; (800c538 <PDM_Filter_setConfig+0x1dc>)
 800c4e0:	64a3      	str	r3, [r4, #72]	; 0x48
 800c4e2:	e7bf      	b.n	800c464 <PDM_Filter_setConfig+0x108>
 800c4e4:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800c53c <PDM_Filter_setConfig+0x1e0>
 800c4e8:	eeb0 9a48 	vmov.f32	s18, s16
 800c4ec:	e78e      	b.n	800c40c <PDM_Filter_setConfig+0xb0>
 800c4ee:	886b      	ldrh	r3, [r5, #2]
 800c4f0:	8663      	strh	r3, [r4, #50]	; 0x32
 800c4f2:	e759      	b.n	800c3a8 <PDM_Filter_setConfig+0x4c>
 800c4f4:	2000      	movs	r0, #0
 800c4f6:	e746      	b.n	800c386 <PDM_Filter_setConfig+0x2a>
 800c4f8:	b5e8b5cd 	.word	0xb5e8b5cd
 800c4fc:	08017040 	.word	0x08017040
 800c500:	42000000 	.word	0x42000000
 800c504:	0800a8c9 	.word	0x0800a8c9
 800c508:	0800a7a9 	.word	0x0800a7a9
 800c50c:	0800aa59 	.word	0x0800aa59
 800c510:	0800b29d 	.word	0x0800b29d
 800c514:	0800affd 	.word	0x0800affd
 800c518:	0800addd 	.word	0x0800addd
 800c51c:	0800abf1 	.word	0x0800abf1
 800c520:	0800b8a9 	.word	0x0800b8a9
 800c524:	0800b771 	.word	0x0800b771
 800c528:	0800b68d 	.word	0x0800b68d
 800c52c:	0800bf25 	.word	0x0800bf25
 800c530:	0800bd11 	.word	0x0800bd11
 800c534:	0800bb59 	.word	0x0800bb59
 800c538:	0800b9ed 	.word	0x0800b9ed
 800c53c:	00000000 	.word	0x00000000

0800c540 <PDM_Filter>:
 800c540:	b410      	push	{r4}
 800c542:	4b0c      	ldr	r3, [pc, #48]	; (800c574 <PDM_Filter+0x34>)
 800c544:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800c546:	429c      	cmp	r4, r3
 800c548:	d003      	beq.n	800c552 <PDM_Filter+0x12>
 800c54a:	2004      	movs	r0, #4
 800c54c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c550:	4770      	bx	lr
 800c552:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c554:	05dc      	lsls	r4, r3, #23
 800c556:	d407      	bmi.n	800c568 <PDM_Filter+0x28>
 800c558:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c55c:	bf14      	ite	ne
 800c55e:	2020      	movne	r0, #32
 800c560:	2030      	moveq	r0, #48	; 0x30
 800c562:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c566:	4770      	bx	lr
 800c568:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800c56a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c56e:	320c      	adds	r2, #12
 800c570:	4718      	bx	r3
 800c572:	bf00      	nop
 800c574:	b5e8b5cd 	.word	0xb5e8b5cd

0800c578 <CRC_Lock>:
 800c578:	4a17      	ldr	r2, [pc, #92]	; (800c5d8 <CRC_Lock+0x60>)
 800c57a:	6813      	ldr	r3, [r2, #0]
 800c57c:	b410      	push	{r4}
 800c57e:	f023 0301 	bic.w	r3, r3, #1
 800c582:	4c16      	ldr	r4, [pc, #88]	; (800c5dc <CRC_Lock+0x64>)
 800c584:	6013      	str	r3, [r2, #0]
 800c586:	6823      	ldr	r3, [r4, #0]
 800c588:	b933      	cbnz	r3, 800c598 <CRC_Lock+0x20>
 800c58a:	4b15      	ldr	r3, [pc, #84]	; (800c5e0 <CRC_Lock+0x68>)
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c592:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c596:	d00f      	beq.n	800c5b8 <CRC_Lock+0x40>
 800c598:	4a12      	ldr	r2, [pc, #72]	; (800c5e4 <CRC_Lock+0x6c>)
 800c59a:	2301      	movs	r3, #1
 800c59c:	6013      	str	r3, [r2, #0]
 800c59e:	6813      	ldr	r3, [r2, #0]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d1fc      	bne.n	800c59e <CRC_Lock+0x26>
 800c5a4:	4b10      	ldr	r3, [pc, #64]	; (800c5e8 <CRC_Lock+0x70>)
 800c5a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5aa:	6018      	str	r0, [r3, #0]
 800c5ac:	6818      	ldr	r0, [r3, #0]
 800c5ae:	1a08      	subs	r0, r1, r0
 800c5b0:	fab0 f080 	clz	r0, r0
 800c5b4:	0940      	lsrs	r0, r0, #5
 800c5b6:	4770      	bx	lr
 800c5b8:	4a0c      	ldr	r2, [pc, #48]	; (800c5ec <CRC_Lock+0x74>)
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	6013      	str	r3, [r2, #0]
 800c5be:	6813      	ldr	r3, [r2, #0]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d1fc      	bne.n	800c5be <CRC_Lock+0x46>
 800c5c4:	4b0a      	ldr	r3, [pc, #40]	; (800c5f0 <CRC_Lock+0x78>)
 800c5c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5ca:	6018      	str	r0, [r3, #0]
 800c5cc:	6818      	ldr	r0, [r3, #0]
 800c5ce:	1a40      	subs	r0, r0, r1
 800c5d0:	fab0 f080 	clz	r0, r0
 800c5d4:	0940      	lsrs	r0, r0, #5
 800c5d6:	4770      	bx	lr
 800c5d8:	e0002000 	.word	0xe0002000
 800c5dc:	e0042000 	.word	0xe0042000
 800c5e0:	5c001000 	.word	0x5c001000
 800c5e4:	40023008 	.word	0x40023008
 800c5e8:	40023000 	.word	0x40023000
 800c5ec:	58024c08 	.word	0x58024c08
 800c5f0:	58024c00 	.word	0x58024c00

0800c5f4 <_ai_platform_acquire_crc>:
 800c5f4:	2001      	movs	r0, #1
 800c5f6:	4770      	bx	lr

0800c5f8 <_ai_platform_release_crc>:
 800c5f8:	4770      	bx	lr
 800c5fa:	bf00      	nop

0800c5fc <ai_platform_get_weights_map>:
 800c5fc:	b132      	cbz	r2, 800c60c <ai_platform_get_weights_map+0x10>
 800c5fe:	6912      	ldr	r2, [r2, #16]
 800c600:	b122      	cbz	r2, 800c60c <ai_platform_get_weights_map+0x10>
 800c602:	b110      	cbz	r0, 800c60a <ai_platform_get_weights_map+0xe>
 800c604:	b921      	cbnz	r1, 800c610 <ai_platform_get_weights_map+0x14>
 800c606:	4608      	mov	r0, r1
 800c608:	4770      	bx	lr
 800c60a:	4770      	bx	lr
 800c60c:	4610      	mov	r0, r2
 800c60e:	4770      	bx	lr
 800c610:	b470      	push	{r4, r5, r6}
 800c612:	4b13      	ldr	r3, [pc, #76]	; (800c660 <ai_platform_get_weights_map+0x64>)
 800c614:	6815      	ldr	r5, [r2, #0]
 800c616:	429d      	cmp	r5, r3
 800c618:	d007      	beq.n	800c62a <ai_platform_get_weights_map+0x2e>
 800c61a:	6002      	str	r2, [r0, #0]
 800c61c:	f1a1 0001 	sub.w	r0, r1, #1
 800c620:	fab0 f080 	clz	r0, r0
 800c624:	0940      	lsrs	r0, r0, #5
 800c626:	bc70      	pop	{r4, r5, r6}
 800c628:	4770      	bx	lr
 800c62a:	6854      	ldr	r4, [r2, #4]
 800c62c:	42ac      	cmp	r4, r5
 800c62e:	f102 0204 	add.w	r2, r2, #4
 800c632:	d011      	beq.n	800c658 <ai_platform_get_weights_map+0x5c>
 800c634:	1f03      	subs	r3, r0, #4
 800c636:	4616      	mov	r6, r2
 800c638:	2000      	movs	r0, #0
 800c63a:	e003      	b.n	800c644 <ai_platform_get_weights_map+0x48>
 800c63c:	f856 4f04 	ldr.w	r4, [r6, #4]!
 800c640:	42ac      	cmp	r4, r5
 800c642:	d009      	beq.n	800c658 <ai_platform_get_weights_map+0x5c>
 800c644:	3001      	adds	r0, #1
 800c646:	4281      	cmp	r1, r0
 800c648:	f843 4f04 	str.w	r4, [r3, #4]!
 800c64c:	d1f6      	bne.n	800c63c <ai_platform_get_weights_map+0x40>
 800c64e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800c652:	4b03      	ldr	r3, [pc, #12]	; (800c660 <ai_platform_get_weights_map+0x64>)
 800c654:	429a      	cmp	r2, r3
 800c656:	d001      	beq.n	800c65c <ai_platform_get_weights_map+0x60>
 800c658:	2000      	movs	r0, #0
 800c65a:	e7e4      	b.n	800c626 <ai_platform_get_weights_map+0x2a>
 800c65c:	2001      	movs	r0, #1
 800c65e:	e7e2      	b.n	800c626 <ai_platform_get_weights_map+0x2a>
 800c660:	a1facade 	.word	0xa1facade

0800c664 <ai_platform_get_activations_map>:
 800c664:	b132      	cbz	r2, 800c674 <ai_platform_get_activations_map+0x10>
 800c666:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800c668:	b122      	cbz	r2, 800c674 <ai_platform_get_activations_map+0x10>
 800c66a:	b110      	cbz	r0, 800c672 <ai_platform_get_activations_map+0xe>
 800c66c:	b921      	cbnz	r1, 800c678 <ai_platform_get_activations_map+0x14>
 800c66e:	4608      	mov	r0, r1
 800c670:	4770      	bx	lr
 800c672:	4770      	bx	lr
 800c674:	4610      	mov	r0, r2
 800c676:	4770      	bx	lr
 800c678:	b470      	push	{r4, r5, r6}
 800c67a:	4b13      	ldr	r3, [pc, #76]	; (800c6c8 <ai_platform_get_activations_map+0x64>)
 800c67c:	6815      	ldr	r5, [r2, #0]
 800c67e:	429d      	cmp	r5, r3
 800c680:	d007      	beq.n	800c692 <ai_platform_get_activations_map+0x2e>
 800c682:	6002      	str	r2, [r0, #0]
 800c684:	f1a1 0001 	sub.w	r0, r1, #1
 800c688:	fab0 f080 	clz	r0, r0
 800c68c:	0940      	lsrs	r0, r0, #5
 800c68e:	bc70      	pop	{r4, r5, r6}
 800c690:	4770      	bx	lr
 800c692:	6854      	ldr	r4, [r2, #4]
 800c694:	42ac      	cmp	r4, r5
 800c696:	f102 0204 	add.w	r2, r2, #4
 800c69a:	d011      	beq.n	800c6c0 <ai_platform_get_activations_map+0x5c>
 800c69c:	1f03      	subs	r3, r0, #4
 800c69e:	4616      	mov	r6, r2
 800c6a0:	2000      	movs	r0, #0
 800c6a2:	e003      	b.n	800c6ac <ai_platform_get_activations_map+0x48>
 800c6a4:	f856 4f04 	ldr.w	r4, [r6, #4]!
 800c6a8:	42ac      	cmp	r4, r5
 800c6aa:	d009      	beq.n	800c6c0 <ai_platform_get_activations_map+0x5c>
 800c6ac:	3001      	adds	r0, #1
 800c6ae:	4281      	cmp	r1, r0
 800c6b0:	f843 4f04 	str.w	r4, [r3, #4]!
 800c6b4:	d1f6      	bne.n	800c6a4 <ai_platform_get_activations_map+0x40>
 800c6b6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800c6ba:	4b03      	ldr	r3, [pc, #12]	; (800c6c8 <ai_platform_get_activations_map+0x64>)
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d001      	beq.n	800c6c4 <ai_platform_get_activations_map+0x60>
 800c6c0:	2000      	movs	r0, #0
 800c6c2:	e7e4      	b.n	800c68e <ai_platform_get_activations_map+0x2a>
 800c6c4:	2001      	movs	r0, #1
 800c6c6:	e7e2      	b.n	800c68e <ai_platform_get_activations_map+0x2a>
 800c6c8:	a1facade 	.word	0xa1facade

0800c6cc <ai_platform_network_create>:
 800c6cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6d0:	b082      	sub	sp, #8
 800c6d2:	4607      	mov	r7, r0
 800c6d4:	4616      	mov	r6, r2
 800c6d6:	461d      	mov	r5, r3
 800c6d8:	f89d 4020 	ldrb.w	r4, [sp, #32]
 800c6dc:	f89d 8024 	ldrb.w	r8, [sp, #36]	; 0x24
 800c6e0:	f7ff ff88 	bl	800c5f4 <_ai_platform_acquire_crc>
 800c6e4:	b178      	cbz	r0, 800c706 <ai_platform_network_create+0x3a>
 800c6e6:	4b5a      	ldr	r3, [pc, #360]	; (800c850 <ai_platform_network_create+0x184>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c6ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	d00c      	beq.n	800c710 <ai_platform_network_create+0x44>
 800c6f6:	4b57      	ldr	r3, [pc, #348]	; (800c854 <ai_platform_network_create+0x188>)
 800c6f8:	2118      	movs	r1, #24
 800c6fa:	6019      	str	r1, [r3, #0]
 800c6fc:	6819      	ldr	r1, [r3, #0]
 800c6fe:	2918      	cmp	r1, #24
 800c700:	d034      	beq.n	800c76c <ai_platform_network_create+0xa0>
 800c702:	f7ff ff79 	bl	800c5f8 <_ai_platform_release_crc>
 800c706:	f241 0033 	movw	r0, #4147	; 0x1033
 800c70a:	b002      	add	sp, #8
 800c70c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c710:	4b51      	ldr	r3, [pc, #324]	; (800c858 <ai_platform_network_create+0x18c>)
 800c712:	2101      	movs	r1, #1
 800c714:	6019      	str	r1, [r3, #0]
 800c716:	2114      	movs	r1, #20
 800c718:	e001      	b.n	800c71e <ai_platform_network_create+0x52>
 800c71a:	3901      	subs	r1, #1
 800c71c:	d002      	beq.n	800c724 <ai_platform_network_create+0x58>
 800c71e:	6818      	ldr	r0, [r3, #0]
 800c720:	2800      	cmp	r0, #0
 800c722:	d1fa      	bne.n	800c71a <ai_platform_network_create+0x4e>
 800c724:	4b4c      	ldr	r3, [pc, #304]	; (800c858 <ai_platform_network_create+0x18c>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	b9f3      	cbnz	r3, 800c768 <ai_platform_network_create+0x9c>
 800c72a:	4610      	mov	r0, r2
 800c72c:	f7ff ff64 	bl	800c5f8 <_ai_platform_release_crc>
 800c730:	4a4a      	ldr	r2, [pc, #296]	; (800c85c <ai_platform_network_create+0x190>)
 800c732:	6813      	ldr	r3, [r2, #0]
 800c734:	f023 0301 	bic.w	r3, r3, #1
 800c738:	6013      	str	r3, [r2, #0]
 800c73a:	f7ff ff5b 	bl	800c5f4 <_ai_platform_acquire_crc>
 800c73e:	4b44      	ldr	r3, [pc, #272]	; (800c850 <ai_platform_network_create+0x184>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c74a:	d015      	beq.n	800c778 <ai_platform_network_create+0xac>
 800c74c:	4b41      	ldr	r3, [pc, #260]	; (800c854 <ai_platform_network_create+0x188>)
 800c74e:	2201      	movs	r2, #1
 800c750:	601a      	str	r2, [r3, #0]
 800c752:	681a      	ldr	r2, [r3, #0]
 800c754:	2a00      	cmp	r2, #0
 800c756:	d1fc      	bne.n	800c752 <ai_platform_network_create+0x86>
 800c758:	4b41      	ldr	r3, [pc, #260]	; (800c860 <ai_platform_network_create+0x194>)
 800c75a:	4a42      	ldr	r2, [pc, #264]	; (800c864 <ai_platform_network_create+0x198>)
 800c75c:	601a      	str	r2, [r3, #0]
 800c75e:	681a      	ldr	r2, [r3, #0]
 800c760:	4b41      	ldr	r3, [pc, #260]	; (800c868 <ai_platform_network_create+0x19c>)
 800c762:	429a      	cmp	r2, r3
 800c764:	d016      	beq.n	800c794 <ai_platform_network_create+0xc8>
 800c766:	e7fe      	b.n	800c766 <ai_platform_network_create+0x9a>
 800c768:	4610      	mov	r0, r2
 800c76a:	e7ca      	b.n	800c702 <ai_platform_network_create+0x36>
 800c76c:	2101      	movs	r1, #1
 800c76e:	6019      	str	r1, [r3, #0]
 800c770:	6819      	ldr	r1, [r3, #0]
 800c772:	2900      	cmp	r1, #0
 800c774:	d1fc      	bne.n	800c770 <ai_platform_network_create+0xa4>
 800c776:	e7d8      	b.n	800c72a <ai_platform_network_create+0x5e>
 800c778:	4b37      	ldr	r3, [pc, #220]	; (800c858 <ai_platform_network_create+0x18c>)
 800c77a:	2201      	movs	r2, #1
 800c77c:	601a      	str	r2, [r3, #0]
 800c77e:	681a      	ldr	r2, [r3, #0]
 800c780:	2a00      	cmp	r2, #0
 800c782:	d1fc      	bne.n	800c77e <ai_platform_network_create+0xb2>
 800c784:	4b39      	ldr	r3, [pc, #228]	; (800c86c <ai_platform_network_create+0x1a0>)
 800c786:	4a37      	ldr	r2, [pc, #220]	; (800c864 <ai_platform_network_create+0x198>)
 800c788:	601a      	str	r2, [r3, #0]
 800c78a:	681a      	ldr	r2, [r3, #0]
 800c78c:	4b36      	ldr	r3, [pc, #216]	; (800c868 <ai_platform_network_create+0x19c>)
 800c78e:	429a      	cmp	r2, r3
 800c790:	d000      	beq.n	800c794 <ai_platform_network_create+0xc8>
 800c792:	e7fe      	b.n	800c792 <ai_platform_network_create+0xc6>
 800c794:	f7ff ff30 	bl	800c5f8 <_ai_platform_release_crc>
 800c798:	b1af      	cbz	r7, 800c7c6 <ai_platform_network_create+0xfa>
 800c79a:	4b35      	ldr	r3, [pc, #212]	; (800c870 <ai_platform_network_create+0x1a4>)
 800c79c:	6033      	str	r3, [r6, #0]
 800c79e:	603e      	str	r6, [r7, #0]
 800c7a0:	f000 fc8e 	bl	800d0c0 <core_init>
 800c7a4:	b990      	cbnz	r0, 800c7cc <ai_platform_network_create+0x100>
 800c7a6:	062d      	lsls	r5, r5, #24
 800c7a8:	0424      	lsls	r4, r4, #16
 800c7aa:	2230      	movs	r2, #48	; 0x30
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	603b      	str	r3, [r7, #0]
 800c7b0:	2110      	movs	r1, #16
 800c7b2:	ea44 2308 	orr.w	r3, r4, r8, lsl #8
 800c7b6:	2000      	movs	r0, #0
 800c7b8:	432b      	orrs	r3, r5
 800c7ba:	f362 0007 	bfi	r0, r2, #0, #8
 800c7be:	6473      	str	r3, [r6, #68]	; 0x44
 800c7c0:	f361 201f 	bfi	r0, r1, #8, #24
 800c7c4:	e7a1      	b.n	800c70a <ai_platform_network_create+0x3e>
 800c7c6:	f241 0010 	movw	r0, #4112	; 0x1010
 800c7ca:	e79e      	b.n	800c70a <ai_platform_network_create+0x3e>
 800c7cc:	4a23      	ldr	r2, [pc, #140]	; (800c85c <ai_platform_network_create+0x190>)
 800c7ce:	6813      	ldr	r3, [r2, #0]
 800c7d0:	f023 0301 	bic.w	r3, r3, #1
 800c7d4:	6013      	str	r3, [r2, #0]
 800c7d6:	f7ff ff0d 	bl	800c5f4 <_ai_platform_acquire_crc>
 800c7da:	4b1d      	ldr	r3, [pc, #116]	; (800c850 <ai_platform_network_create+0x184>)
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c7e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c7e6:	d00d      	beq.n	800c804 <ai_platform_network_create+0x138>
 800c7e8:	4b1a      	ldr	r3, [pc, #104]	; (800c854 <ai_platform_network_create+0x188>)
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	601a      	str	r2, [r3, #0]
 800c7ee:	681a      	ldr	r2, [r3, #0]
 800c7f0:	2a00      	cmp	r2, #0
 800c7f2:	d1fc      	bne.n	800c7ee <ai_platform_network_create+0x122>
 800c7f4:	4b1a      	ldr	r3, [pc, #104]	; (800c860 <ai_platform_network_create+0x194>)
 800c7f6:	4a1b      	ldr	r2, [pc, #108]	; (800c864 <ai_platform_network_create+0x198>)
 800c7f8:	601a      	str	r2, [r3, #0]
 800c7fa:	681a      	ldr	r2, [r3, #0]
 800c7fc:	4b1a      	ldr	r3, [pc, #104]	; (800c868 <ai_platform_network_create+0x19c>)
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d00e      	beq.n	800c820 <ai_platform_network_create+0x154>
 800c802:	e7fe      	b.n	800c802 <ai_platform_network_create+0x136>
 800c804:	4b14      	ldr	r3, [pc, #80]	; (800c858 <ai_platform_network_create+0x18c>)
 800c806:	2201      	movs	r2, #1
 800c808:	601a      	str	r2, [r3, #0]
 800c80a:	681a      	ldr	r2, [r3, #0]
 800c80c:	2a00      	cmp	r2, #0
 800c80e:	d1fc      	bne.n	800c80a <ai_platform_network_create+0x13e>
 800c810:	4b16      	ldr	r3, [pc, #88]	; (800c86c <ai_platform_network_create+0x1a0>)
 800c812:	4a14      	ldr	r2, [pc, #80]	; (800c864 <ai_platform_network_create+0x198>)
 800c814:	601a      	str	r2, [r3, #0]
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	4b13      	ldr	r3, [pc, #76]	; (800c868 <ai_platform_network_create+0x19c>)
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d000      	beq.n	800c820 <ai_platform_network_create+0x154>
 800c81e:	e7fe      	b.n	800c81e <ai_platform_network_create+0x152>
 800c820:	062d      	lsls	r5, r5, #24
 800c822:	0424      	lsls	r4, r4, #16
 800c824:	f7ff fee8 	bl	800c5f8 <_ai_platform_release_crc>
 800c828:	ea45 0304 	orr.w	r3, r5, r4
 800c82c:	f1b3 7f82 	cmp.w	r3, #17039360	; 0x1040000
 800c830:	d001      	beq.n	800c836 <ai_platform_network_create+0x16a>
 800c832:	2201      	movs	r2, #1
 800c834:	e7ba      	b.n	800c7ac <ai_platform_network_create+0xe0>
 800c836:	a802      	add	r0, sp, #8
 800c838:	4b0e      	ldr	r3, [pc, #56]	; (800c874 <ai_platform_network_create+0x1a8>)
 800c83a:	f840 3d04 	str.w	r3, [r0, #-4]!
 800c83e:	f003 fcb3 	bl	80101a8 <ai_check_custom_types>
 800c842:	b110      	cbz	r0, 800c84a <ai_platform_network_create+0x17e>
 800c844:	2100      	movs	r1, #0
 800c846:	460a      	mov	r2, r1
 800c848:	e7b3      	b.n	800c7b2 <ai_platform_network_create+0xe6>
 800c84a:	2202      	movs	r2, #2
 800c84c:	e7ae      	b.n	800c7ac <ai_platform_network_create+0xe0>
 800c84e:	bf00      	nop
 800c850:	e0042000 	.word	0xe0042000
 800c854:	58024c08 	.word	0x58024c08
 800c858:	40023008 	.word	0x40023008
 800c85c:	e0002000 	.word	0xe0002000
 800c860:	58024c00 	.word	0x58024c00
 800c864:	f407a5c2 	.word	0xf407a5c2
 800c868:	b5e8b5cd 	.word	0xb5e8b5cd
 800c86c:	40023000 	.word	0x40023000
 800c870:	a1c00100 	.word	0xa1c00100
 800c874:	84048403 	.word	0x84048403

0800c878 <ai_platform_network_init>:
 800c878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c87c:	2800      	cmp	r0, #0
 800c87e:	d04d      	beq.n	800c91c <ai_platform_network_init+0xa4>
 800c880:	4b7c      	ldr	r3, [pc, #496]	; (800ca74 <ai_platform_network_init+0x1fc>)
 800c882:	6802      	ldr	r2, [r0, #0]
 800c884:	429a      	cmp	r2, r3
 800c886:	4604      	mov	r4, r0
 800c888:	d148      	bne.n	800c91c <ai_platform_network_init+0xa4>
 800c88a:	4a7b      	ldr	r2, [pc, #492]	; (800ca78 <ai_platform_network_init+0x200>)
 800c88c:	6813      	ldr	r3, [r2, #0]
 800c88e:	f023 0301 	bic.w	r3, r3, #1
 800c892:	6013      	str	r3, [r2, #0]
 800c894:	460d      	mov	r5, r1
 800c896:	f7ff fead 	bl	800c5f4 <_ai_platform_acquire_crc>
 800c89a:	4b78      	ldr	r3, [pc, #480]	; (800ca7c <ai_platform_network_init+0x204>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c8a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8a6:	d00d      	beq.n	800c8c4 <ai_platform_network_init+0x4c>
 800c8a8:	4b75      	ldr	r3, [pc, #468]	; (800ca80 <ai_platform_network_init+0x208>)
 800c8aa:	2201      	movs	r2, #1
 800c8ac:	601a      	str	r2, [r3, #0]
 800c8ae:	681a      	ldr	r2, [r3, #0]
 800c8b0:	2a00      	cmp	r2, #0
 800c8b2:	d1fc      	bne.n	800c8ae <ai_platform_network_init+0x36>
 800c8b4:	4b73      	ldr	r3, [pc, #460]	; (800ca84 <ai_platform_network_init+0x20c>)
 800c8b6:	4a74      	ldr	r2, [pc, #464]	; (800ca88 <ai_platform_network_init+0x210>)
 800c8b8:	601a      	str	r2, [r3, #0]
 800c8ba:	681a      	ldr	r2, [r3, #0]
 800c8bc:	4b73      	ldr	r3, [pc, #460]	; (800ca8c <ai_platform_network_init+0x214>)
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	d00d      	beq.n	800c8de <ai_platform_network_init+0x66>
 800c8c2:	e7fe      	b.n	800c8c2 <ai_platform_network_init+0x4a>
 800c8c4:	4b72      	ldr	r3, [pc, #456]	; (800ca90 <ai_platform_network_init+0x218>)
 800c8c6:	2201      	movs	r2, #1
 800c8c8:	601a      	str	r2, [r3, #0]
 800c8ca:	681a      	ldr	r2, [r3, #0]
 800c8cc:	2a00      	cmp	r2, #0
 800c8ce:	d1fc      	bne.n	800c8ca <ai_platform_network_init+0x52>
 800c8d0:	4b70      	ldr	r3, [pc, #448]	; (800ca94 <ai_platform_network_init+0x21c>)
 800c8d2:	4a6d      	ldr	r2, [pc, #436]	; (800ca88 <ai_platform_network_init+0x210>)
 800c8d4:	601a      	str	r2, [r3, #0]
 800c8d6:	681a      	ldr	r2, [r3, #0]
 800c8d8:	4b6c      	ldr	r3, [pc, #432]	; (800ca8c <ai_platform_network_init+0x214>)
 800c8da:	429a      	cmp	r2, r3
 800c8dc:	d11d      	bne.n	800c91a <ai_platform_network_init+0xa2>
 800c8de:	f7ff fe8b 	bl	800c5f8 <_ai_platform_release_crc>
 800c8e2:	2d00      	cmp	r5, #0
 800c8e4:	d076      	beq.n	800c9d4 <ai_platform_network_init+0x15c>
 800c8e6:	4b6c      	ldr	r3, [pc, #432]	; (800ca98 <ai_platform_network_init+0x220>)
 800c8e8:	682a      	ldr	r2, [r5, #0]
 800c8ea:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800c8ee:	429a      	cmp	r2, r3
 800c8f0:	d030      	beq.n	800c954 <ai_platform_network_init+0xdc>
 800c8f2:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800c8f4:	46a9      	mov	r9, r5
 800c8f6:	f105 0118 	add.w	r1, r5, #24
 800c8fa:	2e00      	cmp	r6, #0
 800c8fc:	f000 8095 	beq.w	800ca2a <ai_platform_network_init+0x1b2>
 800c900:	f1bc 0f00 	cmp.w	ip, #0
 800c904:	f000 80a4 	beq.w	800ca50 <ai_platform_network_init+0x1d8>
 800c908:	f8b4 801e 	ldrh.w	r8, [r4, #30]
 800c90c:	f1b8 0f01 	cmp.w	r8, #1
 800c910:	d16a      	bne.n	800c9e8 <ai_platform_network_init+0x170>
 800c912:	2700      	movs	r7, #0
 800c914:	468c      	mov	ip, r1
 800c916:	83a7      	strh	r7, [r4, #28]
 800c918:	e028      	b.n	800c96c <ai_platform_network_init+0xf4>
 800c91a:	e7fe      	b.n	800c91a <ai_platform_network_init+0xa2>
 800c91c:	4a56      	ldr	r2, [pc, #344]	; (800ca78 <ai_platform_network_init+0x200>)
 800c91e:	6813      	ldr	r3, [r2, #0]
 800c920:	f023 0301 	bic.w	r3, r3, #1
 800c924:	6013      	str	r3, [r2, #0]
 800c926:	f7ff fe65 	bl	800c5f4 <_ai_platform_acquire_crc>
 800c92a:	4b54      	ldr	r3, [pc, #336]	; (800ca7c <ai_platform_network_init+0x204>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c932:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c936:	d067      	beq.n	800ca08 <ai_platform_network_init+0x190>
 800c938:	4b51      	ldr	r3, [pc, #324]	; (800ca80 <ai_platform_network_init+0x208>)
 800c93a:	2201      	movs	r2, #1
 800c93c:	601a      	str	r2, [r3, #0]
 800c93e:	681a      	ldr	r2, [r3, #0]
 800c940:	2a00      	cmp	r2, #0
 800c942:	d1fc      	bne.n	800c93e <ai_platform_network_init+0xc6>
 800c944:	4b4f      	ldr	r3, [pc, #316]	; (800ca84 <ai_platform_network_init+0x20c>)
 800c946:	4a50      	ldr	r2, [pc, #320]	; (800ca88 <ai_platform_network_init+0x210>)
 800c948:	601a      	str	r2, [r3, #0]
 800c94a:	681a      	ldr	r2, [r3, #0]
 800c94c:	4b4f      	ldr	r3, [pc, #316]	; (800ca8c <ai_platform_network_init+0x214>)
 800c94e:	429a      	cmp	r2, r3
 800c950:	d067      	beq.n	800ca22 <ai_platform_network_init+0x1aa>
 800c952:	e7fe      	b.n	800c952 <ai_platform_network_init+0xda>
 800c954:	8be1      	ldrh	r1, [r4, #30]
 800c956:	88eb      	ldrh	r3, [r5, #6]
 800c958:	89af      	ldrh	r7, [r5, #12]
 800c95a:	f8b5 800e 	ldrh.w	r8, [r5, #14]
 800c95e:	88aa      	ldrh	r2, [r5, #4]
 800c960:	f8d5 9008 	ldr.w	r9, [r5, #8]
 800c964:	428b      	cmp	r3, r1
 800c966:	d13f      	bne.n	800c9e8 <ai_platform_network_init+0x170>
 800c968:	83a2      	strh	r2, [r4, #28]
 800c96a:	b19b      	cbz	r3, 800c994 <ai_platform_network_init+0x11c>
 800c96c:	f04f 0e00 	mov.w	lr, #0
 800c970:	46f2      	mov	sl, lr
 800c972:	eb09 060e 	add.w	r6, r9, lr
 800c976:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800c978:	6a25      	ldr	r5, [r4, #32]
 800c97a:	4475      	add	r5, lr
 800c97c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c97e:	e896 0003 	ldmia.w	r6, {r0, r1}
 800c982:	e885 0003 	stmia.w	r5, {r0, r1}
 800c986:	8be3      	ldrh	r3, [r4, #30]
 800c988:	f10a 0a01 	add.w	sl, sl, #1
 800c98c:	459a      	cmp	sl, r3
 800c98e:	f10e 0e18 	add.w	lr, lr, #24
 800c992:	d3ee      	bcc.n	800c972 <ai_platform_network_init+0xfa>
 800c994:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800c996:	4598      	cmp	r8, r3
 800c998:	d12e      	bne.n	800c9f8 <ai_platform_network_init+0x180>
 800c99a:	84a7      	strh	r7, [r4, #36]	; 0x24
 800c99c:	f1b8 0f00 	cmp.w	r8, #0
 800c9a0:	d012      	beq.n	800c9c8 <ai_platform_network_init+0x150>
 800c9a2:	2700      	movs	r7, #0
 800c9a4:	46be      	mov	lr, r7
 800c9a6:	eb0c 0607 	add.w	r6, ip, r7
 800c9aa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800c9ac:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800c9ae:	443d      	add	r5, r7
 800c9b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c9b2:	e896 0003 	ldmia.w	r6, {r0, r1}
 800c9b6:	e885 0003 	stmia.w	r5, {r0, r1}
 800c9ba:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800c9bc:	f10e 0e01 	add.w	lr, lr, #1
 800c9c0:	459e      	cmp	lr, r3
 800c9c2:	f107 0718 	add.w	r7, r7, #24
 800c9c6:	d3ee      	bcc.n	800c9a6 <ai_platform_network_init+0x12e>
 800c9c8:	2303      	movs	r3, #3
 800c9ca:	60e3      	str	r3, [r4, #12]
 800c9cc:	4620      	mov	r0, r4
 800c9ce:	f003 fc15 	bl	80101fc <ai_layers_init_all>
 800c9d2:	e006      	b.n	800c9e2 <ai_platform_network_init+0x16a>
 800c9d4:	f104 0010 	add.w	r0, r4, #16
 800c9d8:	2211      	movs	r2, #17
 800c9da:	2110      	movs	r1, #16
 800c9dc:	462c      	mov	r4, r5
 800c9de:	f000 fb71 	bl	800d0c4 <core_set_error>
 800c9e2:	4620      	mov	r0, r4
 800c9e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9e8:	f104 0010 	add.w	r0, r4, #16
 800c9ec:	2212      	movs	r2, #18
 800c9ee:	2116      	movs	r1, #22
 800c9f0:	f000 fb68 	bl	800d0c4 <core_set_error>
 800c9f4:	2400      	movs	r4, #0
 800c9f6:	e7f4      	b.n	800c9e2 <ai_platform_network_init+0x16a>
 800c9f8:	f104 0010 	add.w	r0, r4, #16
 800c9fc:	2213      	movs	r2, #19
 800c9fe:	2116      	movs	r1, #22
 800ca00:	f000 fb60 	bl	800d0c4 <core_set_error>
 800ca04:	2400      	movs	r4, #0
 800ca06:	e7ec      	b.n	800c9e2 <ai_platform_network_init+0x16a>
 800ca08:	4b21      	ldr	r3, [pc, #132]	; (800ca90 <ai_platform_network_init+0x218>)
 800ca0a:	2201      	movs	r2, #1
 800ca0c:	601a      	str	r2, [r3, #0]
 800ca0e:	681a      	ldr	r2, [r3, #0]
 800ca10:	2a00      	cmp	r2, #0
 800ca12:	d1fc      	bne.n	800ca0e <ai_platform_network_init+0x196>
 800ca14:	4b1f      	ldr	r3, [pc, #124]	; (800ca94 <ai_platform_network_init+0x21c>)
 800ca16:	4a1c      	ldr	r2, [pc, #112]	; (800ca88 <ai_platform_network_init+0x210>)
 800ca18:	601a      	str	r2, [r3, #0]
 800ca1a:	681a      	ldr	r2, [r3, #0]
 800ca1c:	4b1b      	ldr	r3, [pc, #108]	; (800ca8c <ai_platform_network_init+0x214>)
 800ca1e:	429a      	cmp	r2, r3
 800ca20:	d115      	bne.n	800ca4e <ai_platform_network_init+0x1d6>
 800ca22:	f7ff fde9 	bl	800c5f8 <_ai_platform_release_crc>
 800ca26:	2400      	movs	r4, #0
 800ca28:	e7db      	b.n	800c9e2 <ai_platform_network_init+0x16a>
 800ca2a:	8c28      	ldrh	r0, [r5, #32]
 800ca2c:	8bea      	ldrh	r2, [r5, #30]
 800ca2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ca30:	fb02 f200 	mul.w	r2, r2, r0
 800ca34:	fb03 f302 	mul.w	r3, r3, r2
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	f43f af61 	beq.w	800c900 <ai_platform_network_init+0x88>
 800ca3e:	f104 0010 	add.w	r0, r4, #16
 800ca42:	2213      	movs	r2, #19
 800ca44:	2110      	movs	r1, #16
 800ca46:	4634      	mov	r4, r6
 800ca48:	f000 fb3c 	bl	800d0c4 <core_set_error>
 800ca4c:	e7c9      	b.n	800c9e2 <ai_platform_network_init+0x16a>
 800ca4e:	e7fe      	b.n	800ca4e <ai_platform_network_init+0x1d6>
 800ca50:	8928      	ldrh	r0, [r5, #8]
 800ca52:	88ea      	ldrh	r2, [r5, #6]
 800ca54:	68eb      	ldr	r3, [r5, #12]
 800ca56:	fb02 f200 	mul.w	r2, r2, r0
 800ca5a:	fb03 f302 	mul.w	r3, r3, r2
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	f43f af52 	beq.w	800c908 <ai_platform_network_init+0x90>
 800ca64:	f104 0010 	add.w	r0, r4, #16
 800ca68:	2212      	movs	r2, #18
 800ca6a:	2110      	movs	r1, #16
 800ca6c:	4664      	mov	r4, ip
 800ca6e:	f000 fb29 	bl	800d0c4 <core_set_error>
 800ca72:	e7b6      	b.n	800c9e2 <ai_platform_network_init+0x16a>
 800ca74:	a1c00100 	.word	0xa1c00100
 800ca78:	e0002000 	.word	0xe0002000
 800ca7c:	e0042000 	.word	0xe0042000
 800ca80:	58024c08 	.word	0x58024c08
 800ca84:	58024c00 	.word	0x58024c00
 800ca88:	f407a5c2 	.word	0xf407a5c2
 800ca8c:	b5e8b5cd 	.word	0xb5e8b5cd
 800ca90:	40023008 	.word	0x40023008
 800ca94:	40023000 	.word	0x40023000
 800ca98:	a1facade 	.word	0xa1facade

0800ca9c <ai_platform_network_post_init>:
 800ca9c:	b538      	push	{r3, r4, r5, lr}
 800ca9e:	b120      	cbz	r0, 800caaa <ai_platform_network_post_init+0xe>
 800caa0:	4b3f      	ldr	r3, [pc, #252]	; (800cba0 <ai_platform_network_post_init+0x104>)
 800caa2:	6802      	ldr	r2, [r0, #0]
 800caa4:	429a      	cmp	r2, r3
 800caa6:	4604      	mov	r4, r0
 800caa8:	d02d      	beq.n	800cb06 <ai_platform_network_post_init+0x6a>
 800caaa:	4a3e      	ldr	r2, [pc, #248]	; (800cba4 <ai_platform_network_post_init+0x108>)
 800caac:	6813      	ldr	r3, [r2, #0]
 800caae:	f023 0301 	bic.w	r3, r3, #1
 800cab2:	6013      	str	r3, [r2, #0]
 800cab4:	f7ff fd9e 	bl	800c5f4 <_ai_platform_acquire_crc>
 800cab8:	4b3b      	ldr	r3, [pc, #236]	; (800cba8 <ai_platform_network_post_init+0x10c>)
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cac0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cac4:	d00d      	beq.n	800cae2 <ai_platform_network_post_init+0x46>
 800cac6:	4b39      	ldr	r3, [pc, #228]	; (800cbac <ai_platform_network_post_init+0x110>)
 800cac8:	2201      	movs	r2, #1
 800caca:	601a      	str	r2, [r3, #0]
 800cacc:	681a      	ldr	r2, [r3, #0]
 800cace:	2a00      	cmp	r2, #0
 800cad0:	d1fc      	bne.n	800cacc <ai_platform_network_post_init+0x30>
 800cad2:	4b37      	ldr	r3, [pc, #220]	; (800cbb0 <ai_platform_network_post_init+0x114>)
 800cad4:	4a37      	ldr	r2, [pc, #220]	; (800cbb4 <ai_platform_network_post_init+0x118>)
 800cad6:	601a      	str	r2, [r3, #0]
 800cad8:	681a      	ldr	r2, [r3, #0]
 800cada:	4b37      	ldr	r3, [pc, #220]	; (800cbb8 <ai_platform_network_post_init+0x11c>)
 800cadc:	429a      	cmp	r2, r3
 800cade:	d00d      	beq.n	800cafc <ai_platform_network_post_init+0x60>
 800cae0:	e7fe      	b.n	800cae0 <ai_platform_network_post_init+0x44>
 800cae2:	4b36      	ldr	r3, [pc, #216]	; (800cbbc <ai_platform_network_post_init+0x120>)
 800cae4:	2201      	movs	r2, #1
 800cae6:	601a      	str	r2, [r3, #0]
 800cae8:	681a      	ldr	r2, [r3, #0]
 800caea:	2a00      	cmp	r2, #0
 800caec:	d1fc      	bne.n	800cae8 <ai_platform_network_post_init+0x4c>
 800caee:	4b34      	ldr	r3, [pc, #208]	; (800cbc0 <ai_platform_network_post_init+0x124>)
 800caf0:	4a30      	ldr	r2, [pc, #192]	; (800cbb4 <ai_platform_network_post_init+0x118>)
 800caf2:	601a      	str	r2, [r3, #0]
 800caf4:	681a      	ldr	r2, [r3, #0]
 800caf6:	4b30      	ldr	r3, [pc, #192]	; (800cbb8 <ai_platform_network_post_init+0x11c>)
 800caf8:	429a      	cmp	r2, r3
 800cafa:	d103      	bne.n	800cb04 <ai_platform_network_post_init+0x68>
 800cafc:	f7ff fd7c 	bl	800c5f8 <_ai_platform_release_crc>
 800cb00:	2000      	movs	r0, #0
 800cb02:	bd38      	pop	{r3, r4, r5, pc}
 800cb04:	e7fe      	b.n	800cb04 <ai_platform_network_post_init+0x68>
 800cb06:	4a27      	ldr	r2, [pc, #156]	; (800cba4 <ai_platform_network_post_init+0x108>)
 800cb08:	6813      	ldr	r3, [r2, #0]
 800cb0a:	f023 0301 	bic.w	r3, r3, #1
 800cb0e:	6013      	str	r3, [r2, #0]
 800cb10:	f7ff fd70 	bl	800c5f4 <_ai_platform_acquire_crc>
 800cb14:	4b24      	ldr	r3, [pc, #144]	; (800cba8 <ai_platform_network_post_init+0x10c>)
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cb1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cb20:	d00d      	beq.n	800cb3e <ai_platform_network_post_init+0xa2>
 800cb22:	4b22      	ldr	r3, [pc, #136]	; (800cbac <ai_platform_network_post_init+0x110>)
 800cb24:	2201      	movs	r2, #1
 800cb26:	601a      	str	r2, [r3, #0]
 800cb28:	681a      	ldr	r2, [r3, #0]
 800cb2a:	2a00      	cmp	r2, #0
 800cb2c:	d1fc      	bne.n	800cb28 <ai_platform_network_post_init+0x8c>
 800cb2e:	4b20      	ldr	r3, [pc, #128]	; (800cbb0 <ai_platform_network_post_init+0x114>)
 800cb30:	4a20      	ldr	r2, [pc, #128]	; (800cbb4 <ai_platform_network_post_init+0x118>)
 800cb32:	601a      	str	r2, [r3, #0]
 800cb34:	681a      	ldr	r2, [r3, #0]
 800cb36:	4b20      	ldr	r3, [pc, #128]	; (800cbb8 <ai_platform_network_post_init+0x11c>)
 800cb38:	429a      	cmp	r2, r3
 800cb3a:	d00e      	beq.n	800cb5a <ai_platform_network_post_init+0xbe>
 800cb3c:	e7fe      	b.n	800cb3c <ai_platform_network_post_init+0xa0>
 800cb3e:	4b1f      	ldr	r3, [pc, #124]	; (800cbbc <ai_platform_network_post_init+0x120>)
 800cb40:	2201      	movs	r2, #1
 800cb42:	601a      	str	r2, [r3, #0]
 800cb44:	681a      	ldr	r2, [r3, #0]
 800cb46:	2a00      	cmp	r2, #0
 800cb48:	d1fc      	bne.n	800cb44 <ai_platform_network_post_init+0xa8>
 800cb4a:	4b1d      	ldr	r3, [pc, #116]	; (800cbc0 <ai_platform_network_post_init+0x124>)
 800cb4c:	4a19      	ldr	r2, [pc, #100]	; (800cbb4 <ai_platform_network_post_init+0x118>)
 800cb4e:	601a      	str	r2, [r3, #0]
 800cb50:	681a      	ldr	r2, [r3, #0]
 800cb52:	4b19      	ldr	r3, [pc, #100]	; (800cbb8 <ai_platform_network_post_init+0x11c>)
 800cb54:	429a      	cmp	r2, r3
 800cb56:	d000      	beq.n	800cb5a <ai_platform_network_post_init+0xbe>
 800cb58:	e7fe      	b.n	800cb58 <ai_platform_network_post_init+0xbc>
 800cb5a:	f7ff fd4d 	bl	800c5f8 <_ai_platform_release_crc>
 800cb5e:	68e3      	ldr	r3, [r4, #12]
 800cb60:	f013 0502 	ands.w	r5, r3, #2
 800cb64:	d011      	beq.n	800cb8a <ai_platform_network_post_init+0xee>
 800cb66:	4620      	mov	r0, r4
 800cb68:	f003 fb5c 	bl	8010224 <ai_layers_post_init_all>
 800cb6c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cb6e:	b1a3      	cbz	r3, 800cb9a <ai_platform_network_post_init+0xfe>
 800cb70:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800cb72:	b195      	cbz	r5, 800cb9a <ai_platform_network_post_init+0xfe>
 800cb74:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800cb76:	4629      	mov	r1, r5
 800cb78:	2000      	movs	r0, #0
 800cb7a:	4798      	blx	r3
 800cb7c:	692b      	ldr	r3, [r5, #16]
 800cb7e:	42ab      	cmp	r3, r5
 800cb80:	d00b      	beq.n	800cb9a <ai_platform_network_post_init+0xfe>
 800cb82:	461d      	mov	r5, r3
 800cb84:	b14b      	cbz	r3, 800cb9a <ai_platform_network_post_init+0xfe>
 800cb86:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cb88:	e7f4      	b.n	800cb74 <ai_platform_network_post_init+0xd8>
 800cb8a:	f104 0010 	add.w	r0, r4, #16
 800cb8e:	2210      	movs	r2, #16
 800cb90:	2111      	movs	r1, #17
 800cb92:	f000 fa97 	bl	800d0c4 <core_set_error>
 800cb96:	4628      	mov	r0, r5
 800cb98:	bd38      	pop	{r3, r4, r5, pc}
 800cb9a:	2001      	movs	r0, #1
 800cb9c:	bd38      	pop	{r3, r4, r5, pc}
 800cb9e:	bf00      	nop
 800cba0:	a1c00100 	.word	0xa1c00100
 800cba4:	e0002000 	.word	0xe0002000
 800cba8:	e0042000 	.word	0xe0042000
 800cbac:	58024c08 	.word	0x58024c08
 800cbb0:	58024c00 	.word	0x58024c00
 800cbb4:	f407a5c2 	.word	0xf407a5c2
 800cbb8:	b5e8b5cd 	.word	0xb5e8b5cd
 800cbbc:	40023008 	.word	0x40023008
 800cbc0:	40023000 	.word	0x40023000

0800cbc4 <ai_platform_network_process>:
 800cbc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbc8:	b085      	sub	sp, #20
 800cbca:	460d      	mov	r5, r1
 800cbcc:	9202      	str	r2, [sp, #8]
 800cbce:	4604      	mov	r4, r0
 800cbd0:	b120      	cbz	r0, 800cbdc <ai_platform_network_process+0x18>
 800cbd2:	4b7b      	ldr	r3, [pc, #492]	; (800cdc0 <ai_platform_network_process+0x1fc>)
 800cbd4:	6802      	ldr	r2, [r0, #0]
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	bf18      	it	ne
 800cbda:	2400      	movne	r4, #0
 800cbdc:	4a79      	ldr	r2, [pc, #484]	; (800cdc4 <ai_platform_network_process+0x200>)
 800cbde:	6813      	ldr	r3, [r2, #0]
 800cbe0:	f023 0301 	bic.w	r3, r3, #1
 800cbe4:	6013      	str	r3, [r2, #0]
 800cbe6:	f7ff fd05 	bl	800c5f4 <_ai_platform_acquire_crc>
 800cbea:	4b77      	ldr	r3, [pc, #476]	; (800cdc8 <ai_platform_network_process+0x204>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cbf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbf6:	d00d      	beq.n	800cc14 <ai_platform_network_process+0x50>
 800cbf8:	4b74      	ldr	r3, [pc, #464]	; (800cdcc <ai_platform_network_process+0x208>)
 800cbfa:	2201      	movs	r2, #1
 800cbfc:	601a      	str	r2, [r3, #0]
 800cbfe:	681a      	ldr	r2, [r3, #0]
 800cc00:	2a00      	cmp	r2, #0
 800cc02:	d1fc      	bne.n	800cbfe <ai_platform_network_process+0x3a>
 800cc04:	4b72      	ldr	r3, [pc, #456]	; (800cdd0 <ai_platform_network_process+0x20c>)
 800cc06:	4a73      	ldr	r2, [pc, #460]	; (800cdd4 <ai_platform_network_process+0x210>)
 800cc08:	601a      	str	r2, [r3, #0]
 800cc0a:	681a      	ldr	r2, [r3, #0]
 800cc0c:	4b72      	ldr	r3, [pc, #456]	; (800cdd8 <ai_platform_network_process+0x214>)
 800cc0e:	429a      	cmp	r2, r3
 800cc10:	d00e      	beq.n	800cc30 <ai_platform_network_process+0x6c>
 800cc12:	e7fe      	b.n	800cc12 <ai_platform_network_process+0x4e>
 800cc14:	4b71      	ldr	r3, [pc, #452]	; (800cddc <ai_platform_network_process+0x218>)
 800cc16:	2201      	movs	r2, #1
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	681a      	ldr	r2, [r3, #0]
 800cc1c:	2a00      	cmp	r2, #0
 800cc1e:	d1fc      	bne.n	800cc1a <ai_platform_network_process+0x56>
 800cc20:	4b6f      	ldr	r3, [pc, #444]	; (800cde0 <ai_platform_network_process+0x21c>)
 800cc22:	4a6c      	ldr	r2, [pc, #432]	; (800cdd4 <ai_platform_network_process+0x210>)
 800cc24:	601a      	str	r2, [r3, #0]
 800cc26:	681a      	ldr	r2, [r3, #0]
 800cc28:	4b6b      	ldr	r3, [pc, #428]	; (800cdd8 <ai_platform_network_process+0x214>)
 800cc2a:	429a      	cmp	r2, r3
 800cc2c:	d000      	beq.n	800cc30 <ai_platform_network_process+0x6c>
 800cc2e:	e7fe      	b.n	800cc2e <ai_platform_network_process+0x6a>
 800cc30:	f7ff fce2 	bl	800c5f8 <_ai_platform_release_crc>
 800cc34:	2c00      	cmp	r4, #0
 800cc36:	f000 808e 	beq.w	800cd56 <ai_platform_network_process+0x192>
 800cc3a:	8da7      	ldrh	r7, [r4, #44]	; 0x2c
 800cc3c:	2f00      	cmp	r7, #0
 800cc3e:	f040 823c 	bne.w	800d0ba <ai_platform_network_process+0x4f6>
 800cc42:	68e3      	ldr	r3, [r4, #12]
 800cc44:	f003 0303 	and.w	r3, r3, #3
 800cc48:	f04f 0b00 	mov.w	fp, #0
 800cc4c:	2b03      	cmp	r3, #3
 800cc4e:	f8c4 b014 	str.w	fp, [r4, #20]
 800cc52:	f040 822b 	bne.w	800d0ac <ai_platform_network_process+0x4e8>
 800cc56:	2d00      	cmp	r5, #0
 800cc58:	f000 80a8 	beq.w	800cdac <ai_platform_network_process+0x1e8>
 800cc5c:	2f00      	cmp	r7, #0
 800cc5e:	f000 80a5 	beq.w	800cdac <ai_platform_network_process+0x1e8>
 800cc62:	883b      	ldrh	r3, [r7, #0]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	f000 80a1 	beq.w	800cdac <ai_platform_network_process+0x1e8>
 800cc6a:	f8b5 9004 	ldrh.w	r9, [r5, #4]
 800cc6e:	9401      	str	r4, [sp, #4]
 800cc70:	46d8      	mov	r8, fp
 800cc72:	4598      	cmp	r8, r3
 800cc74:	f080 80b6 	bcs.w	800cde4 <ai_platform_network_process+0x220>
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	f000 80b2 	beq.w	800cde4 <ai_platform_network_process+0x220>
 800cc80:	f853 6028 	ldr.w	r6, [r3, r8, lsl #2]
 800cc84:	2e00      	cmp	r6, #0
 800cc86:	f000 80ad 	beq.w	800cde4 <ai_platform_network_process+0x220>
 800cc8a:	68bb      	ldr	r3, [r7, #8]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	9303      	str	r3, [sp, #12]
 800cc90:	ea4f 1408 	mov.w	r4, r8, lsl #4
 800cc94:	eb13 0a04 	adds.w	sl, r3, r4
 800cc98:	f000 8087 	beq.w	800cdaa <ai_platform_network_process+0x1e6>
 800cc9c:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 800cca0:	f8b5 b006 	ldrh.w	fp, [r5, #6]
 800cca4:	69b0      	ldr	r0, [r6, #24]
 800cca6:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 800ccaa:	6841      	ldr	r1, [r0, #4]
 800ccac:	fb0b f30e 	mul.w	r3, fp, lr
 800ccb0:	fb0c f303 	mul.w	r3, ip, r3
 800ccb4:	4299      	cmp	r1, r3
 800ccb6:	d36e      	bcc.n	800cd96 <ai_platform_network_process+0x1d2>
 800ccb8:	68f3      	ldr	r3, [r6, #12]
 800ccba:	68da      	ldr	r2, [r3, #12]
 800ccbc:	455a      	cmp	r2, fp
 800ccbe:	d16a      	bne.n	800cd96 <ai_platform_network_process+0x1d2>
 800ccc0:	689a      	ldr	r2, [r3, #8]
 800ccc2:	4572      	cmp	r2, lr
 800ccc4:	d167      	bne.n	800cd96 <ai_platform_network_process+0x1d2>
 800ccc6:	685b      	ldr	r3, [r3, #4]
 800ccc8:	459c      	cmp	ip, r3
 800ccca:	d164      	bne.n	800cd96 <ai_platform_network_process+0x1d2>
 800cccc:	6800      	ldr	r0, [r0, #0]
 800ccce:	f003 fb67 	bl	80103a0 <ai_array_get_byte_size>
 800ccd2:	68f2      	ldr	r2, [r6, #12]
 800ccd4:	6973      	ldr	r3, [r6, #20]
 800ccd6:	68d2      	ldr	r2, [r2, #12]
 800ccd8:	68db      	ldr	r3, [r3, #12]
 800ccda:	fb03 f302 	mul.w	r3, r3, r2
 800ccde:	4298      	cmp	r0, r3
 800cce0:	d359      	bcc.n	800cd96 <ai_platform_network_process+0x1d2>
 800cce2:	69b3      	ldr	r3, [r6, #24]
 800cce4:	6818      	ldr	r0, [r3, #0]
 800cce6:	f003 fb03 	bl	80102f0 <ai_array_to_buffer_fmt>
 800ccea:	682b      	ldr	r3, [r5, #0]
 800ccec:	4043      	eors	r3, r0
 800ccee:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 800ccf2:	d146      	bne.n	800cd82 <ai_platform_network_process+0x1be>
 800ccf4:	692b      	ldr	r3, [r5, #16]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d03a      	beq.n	800cd70 <ai_platform_network_process+0x1ac>
 800ccfa:	f8b5 b004 	ldrh.w	fp, [r5, #4]
 800ccfe:	f1bb 0f00 	cmp.w	fp, #0
 800cd02:	d02d      	beq.n	800cd60 <ai_platform_network_process+0x19c>
 800cd04:	68f2      	ldr	r2, [r6, #12]
 800cd06:	6973      	ldr	r3, [r6, #20]
 800cd08:	68d1      	ldr	r1, [r2, #12]
 800cd0a:	68da      	ldr	r2, [r3, #12]
 800cd0c:	fb02 f201 	mul.w	r2, r2, r1
 800cd10:	f8ca 2008 	str.w	r2, [sl, #8]
 800cd14:	88ab      	ldrh	r3, [r5, #4]
 800cd16:	fb02 f203 	mul.w	r2, r2, r3
 800cd1a:	f8ca 200c 	str.w	r2, [sl, #12]
 800cd1e:	6929      	ldr	r1, [r5, #16]
 800cd20:	f8ca 1004 	str.w	r1, [sl, #4]
 800cd24:	692b      	ldr	r3, [r5, #16]
 800cd26:	4413      	add	r3, r2
 800cd28:	9a03      	ldr	r2, [sp, #12]
 800cd2a:	5113      	str	r3, [r2, r4]
 800cd2c:	69b0      	ldr	r0, [r6, #24]
 800cd2e:	6803      	ldr	r3, [r0, #0]
 800cd30:	45d9      	cmp	r9, fp
 800cd32:	bf38      	it	cc
 800cd34:	46d9      	movcc	r9, fp
 800cd36:	009a      	lsls	r2, r3, #2
 800cd38:	d408      	bmi.n	800cd4c <ai_platform_network_process+0x188>
 800cd3a:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800cd3e:	1a9b      	subs	r3, r3, r2
 800cd40:	4419      	add	r1, r3
 800cd42:	6081      	str	r1, [r0, #8]
 800cd44:	69b3      	ldr	r3, [r6, #24]
 800cd46:	f8da 2004 	ldr.w	r2, [sl, #4]
 800cd4a:	60da      	str	r2, [r3, #12]
 800cd4c:	883b      	ldrh	r3, [r7, #0]
 800cd4e:	f108 0801 	add.w	r8, r8, #1
 800cd52:	3518      	adds	r5, #24
 800cd54:	e78d      	b.n	800cc72 <ai_platform_network_process+0xae>
 800cd56:	46a3      	mov	fp, r4
 800cd58:	4658      	mov	r0, fp
 800cd5a:	b005      	add	sp, #20
 800cd5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd60:	9c01      	ldr	r4, [sp, #4]
 800cd62:	2221      	movs	r2, #33	; 0x21
 800cd64:	f104 0010 	add.w	r0, r4, #16
 800cd68:	2112      	movs	r1, #18
 800cd6a:	f000 f9ab 	bl	800d0c4 <core_set_error>
 800cd6e:	e7f3      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cd70:	9c01      	ldr	r4, [sp, #4]
 800cd72:	2217      	movs	r2, #23
 800cd74:	f104 0010 	add.w	r0, r4, #16
 800cd78:	2112      	movs	r1, #18
 800cd7a:	469b      	mov	fp, r3
 800cd7c:	f000 f9a2 	bl	800d0c4 <core_set_error>
 800cd80:	e7ea      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cd82:	9c01      	ldr	r4, [sp, #4]
 800cd84:	2219      	movs	r2, #25
 800cd86:	f104 0010 	add.w	r0, r4, #16
 800cd8a:	2112      	movs	r1, #18
 800cd8c:	f000 f99a 	bl	800d0c4 <core_set_error>
 800cd90:	f04f 0b00 	mov.w	fp, #0
 800cd94:	e7e0      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cd96:	9c01      	ldr	r4, [sp, #4]
 800cd98:	2218      	movs	r2, #24
 800cd9a:	f104 0010 	add.w	r0, r4, #16
 800cd9e:	2112      	movs	r1, #18
 800cda0:	f000 f990 	bl	800d0c4 <core_set_error>
 800cda4:	f04f 0b00 	mov.w	fp, #0
 800cda8:	e7d6      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cdaa:	9c01      	ldr	r4, [sp, #4]
 800cdac:	f104 0010 	add.w	r0, r4, #16
 800cdb0:	2217      	movs	r2, #23
 800cdb2:	2112      	movs	r1, #18
 800cdb4:	f000 f986 	bl	800d0c4 <core_set_error>
 800cdb8:	f04f 0b00 	mov.w	fp, #0
 800cdbc:	e7cc      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cdbe:	bf00      	nop
 800cdc0:	a1c00100 	.word	0xa1c00100
 800cdc4:	e0002000 	.word	0xe0002000
 800cdc8:	e0042000 	.word	0xe0042000
 800cdcc:	58024c08 	.word	0x58024c08
 800cdd0:	58024c00 	.word	0x58024c00
 800cdd4:	f407a5c2 	.word	0xf407a5c2
 800cdd8:	b5e8b5cd 	.word	0xb5e8b5cd
 800cddc:	40023008 	.word	0x40023008
 800cde0:	40023000 	.word	0x40023000
 800cde4:	9c01      	ldr	r4, [sp, #4]
 800cde6:	9a02      	ldr	r2, [sp, #8]
 800cde8:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 800cdea:	2a00      	cmp	r2, #0
 800cdec:	f000 80a9 	beq.w	800cf42 <ai_platform_network_process+0x37e>
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	f240 809b 	bls.w	800cf2c <ai_platform_network_process+0x368>
 800cdf6:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 800cdfa:	f11a 0f0c 	cmn.w	sl, #12
 800cdfe:	f000 8095 	beq.w	800cf2c <ai_platform_network_process+0x368>
 800ce02:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	f000 8090 	beq.w	800cf2c <ai_platform_network_process+0x368>
 800ce0c:	9d02      	ldr	r5, [sp, #8]
 800ce0e:	9401      	str	r4, [sp, #4]
 800ce10:	f04f 0800 	mov.w	r8, #0
 800ce14:	4598      	cmp	r8, r3
 800ce16:	f080 8092 	bcs.w	800cf3e <ai_platform_network_process+0x37a>
 800ce1a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	f000 808d 	beq.w	800cf3e <ai_platform_network_process+0x37a>
 800ce24:	f853 6028 	ldr.w	r6, [r3, r8, lsl #2]
 800ce28:	2e00      	cmp	r6, #0
 800ce2a:	f000 8088 	beq.w	800cf3e <ai_platform_network_process+0x37a>
 800ce2e:	f8da 3014 	ldr.w	r3, [sl, #20]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	9302      	str	r3, [sp, #8]
 800ce36:	ea4f 1408 	mov.w	r4, r8, lsl #4
 800ce3a:	191f      	adds	r7, r3, r4
 800ce3c:	f000 812d 	beq.w	800d09a <ai_platform_network_process+0x4d6>
 800ce40:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 800ce44:	f8b5 b006 	ldrh.w	fp, [r5, #6]
 800ce48:	69b0      	ldr	r0, [r6, #24]
 800ce4a:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 800ce4e:	6841      	ldr	r1, [r0, #4]
 800ce50:	fb0b f30e 	mul.w	r3, fp, lr
 800ce54:	fb0c f303 	mul.w	r3, ip, r3
 800ce58:	4299      	cmp	r1, r3
 800ce5a:	d366      	bcc.n	800cf2a <ai_platform_network_process+0x366>
 800ce5c:	68f3      	ldr	r3, [r6, #12]
 800ce5e:	68da      	ldr	r2, [r3, #12]
 800ce60:	455a      	cmp	r2, fp
 800ce62:	d162      	bne.n	800cf2a <ai_platform_network_process+0x366>
 800ce64:	689a      	ldr	r2, [r3, #8]
 800ce66:	4572      	cmp	r2, lr
 800ce68:	d15f      	bne.n	800cf2a <ai_platform_network_process+0x366>
 800ce6a:	685b      	ldr	r3, [r3, #4]
 800ce6c:	459c      	cmp	ip, r3
 800ce6e:	d15c      	bne.n	800cf2a <ai_platform_network_process+0x366>
 800ce70:	6800      	ldr	r0, [r0, #0]
 800ce72:	f003 fa95 	bl	80103a0 <ai_array_get_byte_size>
 800ce76:	68f2      	ldr	r2, [r6, #12]
 800ce78:	6973      	ldr	r3, [r6, #20]
 800ce7a:	68d2      	ldr	r2, [r2, #12]
 800ce7c:	68db      	ldr	r3, [r3, #12]
 800ce7e:	fb03 f302 	mul.w	r3, r3, r2
 800ce82:	4298      	cmp	r0, r3
 800ce84:	d351      	bcc.n	800cf2a <ai_platform_network_process+0x366>
 800ce86:	69b3      	ldr	r3, [r6, #24]
 800ce88:	6818      	ldr	r0, [r3, #0]
 800ce8a:	f003 fa31 	bl	80102f0 <ai_array_to_buffer_fmt>
 800ce8e:	682b      	ldr	r3, [r5, #0]
 800ce90:	4043      	eors	r3, r0
 800ce92:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 800ce96:	d13e      	bne.n	800cf16 <ai_platform_network_process+0x352>
 800ce98:	692b      	ldr	r3, [r5, #16]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d032      	beq.n	800cf04 <ai_platform_network_process+0x340>
 800ce9e:	f8b5 b004 	ldrh.w	fp, [r5, #4]
 800cea2:	f1bb 0f00 	cmp.w	fp, #0
 800cea6:	d025      	beq.n	800cef4 <ai_platform_network_process+0x330>
 800cea8:	68f2      	ldr	r2, [r6, #12]
 800ceaa:	6973      	ldr	r3, [r6, #20]
 800ceac:	68d1      	ldr	r1, [r2, #12]
 800ceae:	68da      	ldr	r2, [r3, #12]
 800ceb0:	fb02 f201 	mul.w	r2, r2, r1
 800ceb4:	60ba      	str	r2, [r7, #8]
 800ceb6:	88ab      	ldrh	r3, [r5, #4]
 800ceb8:	fb02 f203 	mul.w	r2, r2, r3
 800cebc:	60fa      	str	r2, [r7, #12]
 800cebe:	6929      	ldr	r1, [r5, #16]
 800cec0:	6079      	str	r1, [r7, #4]
 800cec2:	692b      	ldr	r3, [r5, #16]
 800cec4:	4413      	add	r3, r2
 800cec6:	9a02      	ldr	r2, [sp, #8]
 800cec8:	5113      	str	r3, [r2, r4]
 800ceca:	69b0      	ldr	r0, [r6, #24]
 800cecc:	6803      	ldr	r3, [r0, #0]
 800cece:	45d9      	cmp	r9, fp
 800ced0:	bf38      	it	cc
 800ced2:	46d9      	movcc	r9, fp
 800ced4:	009b      	lsls	r3, r3, #2
 800ced6:	d407      	bmi.n	800cee8 <ai_platform_network_process+0x324>
 800ced8:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800cedc:	1a9b      	subs	r3, r3, r2
 800cede:	4419      	add	r1, r3
 800cee0:	6081      	str	r1, [r0, #8]
 800cee2:	69b3      	ldr	r3, [r6, #24]
 800cee4:	687a      	ldr	r2, [r7, #4]
 800cee6:	60da      	str	r2, [r3, #12]
 800cee8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ceec:	f108 0801 	add.w	r8, r8, #1
 800cef0:	3518      	adds	r5, #24
 800cef2:	e78f      	b.n	800ce14 <ai_platform_network_process+0x250>
 800cef4:	9c01      	ldr	r4, [sp, #4]
 800cef6:	2221      	movs	r2, #33	; 0x21
 800cef8:	f104 0010 	add.w	r0, r4, #16
 800cefc:	2113      	movs	r1, #19
 800cefe:	f000 f8e1 	bl	800d0c4 <core_set_error>
 800cf02:	e729      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cf04:	9c01      	ldr	r4, [sp, #4]
 800cf06:	2217      	movs	r2, #23
 800cf08:	f104 0010 	add.w	r0, r4, #16
 800cf0c:	2113      	movs	r1, #19
 800cf0e:	469b      	mov	fp, r3
 800cf10:	f000 f8d8 	bl	800d0c4 <core_set_error>
 800cf14:	e720      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cf16:	9c01      	ldr	r4, [sp, #4]
 800cf18:	2219      	movs	r2, #25
 800cf1a:	f104 0010 	add.w	r0, r4, #16
 800cf1e:	2113      	movs	r1, #19
 800cf20:	f000 f8d0 	bl	800d0c4 <core_set_error>
 800cf24:	f04f 0b00 	mov.w	fp, #0
 800cf28:	e716      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cf2a:	9c01      	ldr	r4, [sp, #4]
 800cf2c:	f104 0010 	add.w	r0, r4, #16
 800cf30:	2218      	movs	r2, #24
 800cf32:	2113      	movs	r1, #19
 800cf34:	f000 f8c6 	bl	800d0c4 <core_set_error>
 800cf38:	f04f 0b00 	mov.w	fp, #0
 800cf3c:	e70c      	b.n	800cd58 <ai_platform_network_process+0x194>
 800cf3e:	9c01      	ldr	r4, [sp, #4]
 800cf40:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 800cf42:	f8a4 9014 	strh.w	r9, [r4, #20]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	f000 80a4 	beq.w	800d094 <ai_platform_network_process+0x4d0>
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800cf50:	f240 809e 	bls.w	800d090 <ai_platform_network_process+0x4cc>
 800cf54:	f105 070c 	add.w	r7, r5, #12
 800cf58:	f8b4 b016 	ldrh.w	fp, [r4, #22]
 800cf5c:	8aa3      	ldrh	r3, [r4, #20]
 800cf5e:	455b      	cmp	r3, fp
 800cf60:	f67f aefa 	bls.w	800cd58 <ai_platform_network_process+0x194>
 800cf64:	9401      	str	r4, [sp, #4]
 800cf66:	2d00      	cmp	r5, #0
 800cf68:	d036      	beq.n	800cfd8 <ai_platform_network_process+0x414>
 800cf6a:	882b      	ldrh	r3, [r5, #0]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d033      	beq.n	800cfd8 <ai_platform_network_process+0x414>
 800cf70:	686b      	ldr	r3, [r5, #4]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d030      	beq.n	800cfd8 <ai_platform_network_process+0x414>
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	f04f 0800 	mov.w	r8, #0
 800cf7c:	b9db      	cbnz	r3, 800cfb6 <ai_platform_network_process+0x3f2>
 800cf7e:	e02b      	b.n	800cfd8 <ai_platform_network_process+0x414>
 800cf80:	68d4      	ldr	r4, [r2, #12]
 800cf82:	1b00      	subs	r0, r0, r4
 800cf84:	4401      	add	r1, r0
 800cf86:	6091      	str	r1, [r2, #8]
 800cf88:	699b      	ldr	r3, [r3, #24]
 800cf8a:	6872      	ldr	r2, [r6, #4]
 800cf8c:	60da      	str	r2, [r3, #12]
 800cf8e:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 800cf92:	f85a 2009 	ldr.w	r2, [sl, r9]
 800cf96:	440b      	add	r3, r1
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	bf24      	itt	cs
 800cf9c:	68f3      	ldrcs	r3, [r6, #12]
 800cf9e:	1ad3      	subcs	r3, r2, r3
 800cfa0:	6073      	str	r3, [r6, #4]
 800cfa2:	882b      	ldrh	r3, [r5, #0]
 800cfa4:	f108 0801 	add.w	r8, r8, #1
 800cfa8:	4598      	cmp	r8, r3
 800cfaa:	d215      	bcs.n	800cfd8 <ai_platform_network_process+0x414>
 800cfac:	686b      	ldr	r3, [r5, #4]
 800cfae:	b19b      	cbz	r3, 800cfd8 <ai_platform_network_process+0x414>
 800cfb0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800cfb4:	b183      	cbz	r3, 800cfd8 <ai_platform_network_process+0x414>
 800cfb6:	68a9      	ldr	r1, [r5, #8]
 800cfb8:	699a      	ldr	r2, [r3, #24]
 800cfba:	f8d1 a000 	ldr.w	sl, [r1]
 800cfbe:	6814      	ldr	r4, [r2, #0]
 800cfc0:	6890      	ldr	r0, [r2, #8]
 800cfc2:	ea4f 1908 	mov.w	r9, r8, lsl #4
 800cfc6:	eb0a 0609 	add.w	r6, sl, r9
 800cfca:	00a4      	lsls	r4, r4, #2
 800cfcc:	6871      	ldr	r1, [r6, #4]
 800cfce:	d5d7      	bpl.n	800cf80 <ai_platform_network_process+0x3bc>
 800cfd0:	68b2      	ldr	r2, [r6, #8]
 800cfd2:	f003 fa69 	bl	80104a8 <memcpy>
 800cfd6:	e7da      	b.n	800cf8e <ai_platform_network_process+0x3ca>
 800cfd8:	9801      	ldr	r0, [sp, #4]
 800cfda:	f003 f93b 	bl	8010254 <ai_layers_forward_all>
 800cfde:	2f00      	cmp	r7, #0
 800cfe0:	d047      	beq.n	800d072 <ai_platform_network_process+0x4ae>
 800cfe2:	883b      	ldrh	r3, [r7, #0]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d044      	beq.n	800d072 <ai_platform_network_process+0x4ae>
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d041      	beq.n	800d072 <ai_platform_network_process+0x4ae>
 800cfee:	6818      	ldr	r0, [r3, #0]
 800cff0:	2800      	cmp	r0, #0
 800cff2:	d03e      	beq.n	800d072 <ai_platform_network_process+0x4ae>
 800cff4:	f04f 0800 	mov.w	r8, #0
 800cff8:	e019      	b.n	800d02e <ai_platform_network_process+0x46a>
 800cffa:	f85a 2009 	ldr.w	r2, [sl, r9]
 800cffe:	4293      	cmp	r3, r2
 800d000:	bf24      	itt	cs
 800d002:	68f3      	ldrcs	r3, [r6, #12]
 800d004:	1ad3      	subcs	r3, r2, r3
 800d006:	6073      	str	r3, [r6, #4]
 800d008:	6981      	ldr	r1, [r0, #24]
 800d00a:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 800d00e:	1b12      	subs	r2, r2, r4
 800d010:	4413      	add	r3, r2
 800d012:	608b      	str	r3, [r1, #8]
 800d014:	6983      	ldr	r3, [r0, #24]
 800d016:	6872      	ldr	r2, [r6, #4]
 800d018:	60da      	str	r2, [r3, #12]
 800d01a:	883b      	ldrh	r3, [r7, #0]
 800d01c:	f108 0801 	add.w	r8, r8, #1
 800d020:	4598      	cmp	r8, r3
 800d022:	d226      	bcs.n	800d072 <ai_platform_network_process+0x4ae>
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	b323      	cbz	r3, 800d072 <ai_platform_network_process+0x4ae>
 800d028:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d02c:	b308      	cbz	r0, 800d072 <ai_platform_network_process+0x4ae>
 800d02e:	68bb      	ldr	r3, [r7, #8]
 800d030:	6981      	ldr	r1, [r0, #24]
 800d032:	f8d3 a000 	ldr.w	sl, [r3]
 800d036:	680c      	ldr	r4, [r1, #0]
 800d038:	ea4f 1908 	mov.w	r9, r8, lsl #4
 800d03c:	eb0a 0609 	add.w	r6, sl, r9
 800d040:	e9d6 c201 	ldrd	ip, r2, [r6, #4]
 800d044:	00a4      	lsls	r4, r4, #2
 800d046:	eb0c 0302 	add.w	r3, ip, r2
 800d04a:	d5d6      	bpl.n	800cffa <ai_platform_network_process+0x436>
 800d04c:	6889      	ldr	r1, [r1, #8]
 800d04e:	4660      	mov	r0, ip
 800d050:	f003 fa2a 	bl	80104a8 <memcpy>
 800d054:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 800d058:	f85a 2009 	ldr.w	r2, [sl, r9]
 800d05c:	440b      	add	r3, r1
 800d05e:	4293      	cmp	r3, r2
 800d060:	bf24      	itt	cs
 800d062:	68f3      	ldrcs	r3, [r6, #12]
 800d064:	1ad3      	subcs	r3, r2, r3
 800d066:	6073      	str	r3, [r6, #4]
 800d068:	883b      	ldrh	r3, [r7, #0]
 800d06a:	f108 0801 	add.w	r8, r8, #1
 800d06e:	4598      	cmp	r8, r3
 800d070:	d3d8      	bcc.n	800d024 <ai_platform_network_process+0x460>
 800d072:	9b01      	ldr	r3, [sp, #4]
 800d074:	f8b3 b016 	ldrh.w	fp, [r3, #22]
 800d078:	461a      	mov	r2, r3
 800d07a:	f10b 0b01 	add.w	fp, fp, #1
 800d07e:	8a9b      	ldrh	r3, [r3, #20]
 800d080:	fa1f fb8b 	uxth.w	fp, fp
 800d084:	455b      	cmp	r3, fp
 800d086:	f8a2 b016 	strh.w	fp, [r2, #22]
 800d08a:	f63f af6c 	bhi.w	800cf66 <ai_platform_network_process+0x3a2>
 800d08e:	e663      	b.n	800cd58 <ai_platform_network_process+0x194>
 800d090:	2700      	movs	r7, #0
 800d092:	e761      	b.n	800cf58 <ai_platform_network_process+0x394>
 800d094:	461d      	mov	r5, r3
 800d096:	461f      	mov	r7, r3
 800d098:	e75e      	b.n	800cf58 <ai_platform_network_process+0x394>
 800d09a:	9c01      	ldr	r4, [sp, #4]
 800d09c:	2217      	movs	r2, #23
 800d09e:	f104 0010 	add.w	r0, r4, #16
 800d0a2:	2113      	movs	r1, #19
 800d0a4:	f000 f80e 	bl	800d0c4 <core_set_error>
 800d0a8:	46bb      	mov	fp, r7
 800d0aa:	e655      	b.n	800cd58 <ai_platform_network_process+0x194>
 800d0ac:	f104 0010 	add.w	r0, r4, #16
 800d0b0:	2230      	movs	r2, #48	; 0x30
 800d0b2:	2111      	movs	r1, #17
 800d0b4:	f000 f806 	bl	800d0c4 <core_set_error>
 800d0b8:	e64e      	b.n	800cd58 <ai_platform_network_process+0x194>
 800d0ba:	6b27      	ldr	r7, [r4, #48]	; 0x30
 800d0bc:	e5c1      	b.n	800cc42 <ai_platform_network_process+0x7e>
 800d0be:	bf00      	nop

0800d0c0 <core_init>:
 800d0c0:	2001      	movs	r0, #1
 800d0c2:	4770      	bx	lr

0800d0c4 <core_set_error>:
 800d0c4:	7803      	ldrb	r3, [r0, #0]
 800d0c6:	b933      	cbnz	r3, 800d0d6 <core_set_error+0x12>
 800d0c8:	7001      	strb	r1, [r0, #0]
 800d0ca:	6803      	ldr	r3, [r0, #0]
 800d0cc:	f362 231f 	bfi	r3, r2, #8, #24
 800d0d0:	6003      	str	r3, [r0, #0]
 800d0d2:	2001      	movs	r0, #1
 800d0d4:	4770      	bx	lr
 800d0d6:	2000      	movs	r0, #0
 800d0d8:	4770      	bx	lr
 800d0da:	bf00      	nop

0800d0dc <func_dummy>:
 800d0dc:	4770      	bx	lr
 800d0de:	bf00      	nop

0800d0e0 <ai_dict8_dot_array_f32>:
 800d0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0e4:	f8dd c020 	ldr.w	ip, [sp, #32]
 800d0e8:	ea5f 08dc 	movs.w	r8, ip, lsr #3
 800d0ec:	f000 80c0 	beq.w	800d270 <ai_dict8_dot_array_f32+0x190>
 800d0f0:	f101 0408 	add.w	r4, r1, #8
 800d0f4:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 800d0f8:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800d278 <ai_dict8_dot_array_f32+0x198>
 800d0fc:	eb04 0e09 	add.w	lr, r4, r9
 800d100:	f103 0520 	add.w	r5, r3, #32
 800d104:	f814 6c07 	ldrb.w	r6, [r4, #-7]
 800d108:	f814 ac08 	ldrb.w	sl, [r4, #-8]
 800d10c:	ed15 3a07 	vldr	s6, [r5, #-28]	; 0xffffffe4
 800d110:	ed15 5a08 	vldr	s10, [r5, #-32]	; 0xffffffe0
 800d114:	f814 7c06 	ldrb.w	r7, [r4, #-6]
 800d118:	ed15 4a06 	vldr	s8, [r5, #-24]	; 0xffffffe8
 800d11c:	ed15 6a05 	vldr	s12, [r5, #-20]	; 0xffffffec
 800d120:	ed55 3a04 	vldr	s7, [r5, #-16]
 800d124:	ed55 4a03 	vldr	s9, [r5, #-12]
 800d128:	ed55 5a02 	vldr	s11, [r5, #-8]
 800d12c:	ed55 6a01 	vldr	s13, [r5, #-4]
 800d130:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d134:	edd6 7a00 	vldr	s15, [r6]
 800d138:	f814 6c05 	ldrb.w	r6, [r4, #-5]
 800d13c:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800d140:	ee67 7a83 	vmul.f32	s15, s15, s6
 800d144:	ed9a 3a00 	vldr	s6, [sl]
 800d148:	f814 ac04 	ldrb.w	sl, [r4, #-4]
 800d14c:	eee3 7a05 	vfma.f32	s15, s6, s10
 800d150:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800d154:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d158:	ed97 3a00 	vldr	s6, [r7]
 800d15c:	ed96 5a00 	vldr	s10, [r6]
 800d160:	f814 6c03 	ldrb.w	r6, [r4, #-3]
 800d164:	f814 7c02 	ldrb.w	r7, [r4, #-2]
 800d168:	eee3 7a04 	vfma.f32	s15, s6, s8
 800d16c:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800d170:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d174:	ed9a 3a00 	vldr	s6, [sl]
 800d178:	ed96 4a00 	vldr	s8, [r6]
 800d17c:	f814 6c01 	ldrb.w	r6, [r4, #-1]
 800d180:	eee5 7a06 	vfma.f32	s15, s10, s12
 800d184:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800d188:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d18c:	ed97 5a00 	vldr	s10, [r7]
 800d190:	ed96 6a00 	vldr	s12, [r6]
 800d194:	eee3 7a23 	vfma.f32	s15, s6, s7
 800d198:	3408      	adds	r4, #8
 800d19a:	45a6      	cmp	lr, r4
 800d19c:	f105 0520 	add.w	r5, r5, #32
 800d1a0:	eee4 7a24 	vfma.f32	s15, s8, s9
 800d1a4:	eee5 7a25 	vfma.f32	s15, s10, s11
 800d1a8:	eee6 7a26 	vfma.f32	s15, s12, s13
 800d1ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d1b0:	d1a8      	bne.n	800d104 <ai_dict8_dot_array_f32+0x24>
 800d1b2:	4449      	add	r1, r9
 800d1b4:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800d1b8:	f01c 0c07 	ands.w	ip, ip, #7
 800d1bc:	d050      	beq.n	800d260 <ai_dict8_dot_array_f32+0x180>
 800d1be:	780c      	ldrb	r4, [r1, #0]
 800d1c0:	edd3 6a00 	vldr	s13, [r3]
 800d1c4:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800d1c8:	edd4 7a00 	vldr	s15, [r4]
 800d1cc:	f1bc 0f01 	cmp.w	ip, #1
 800d1d0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d1d4:	d044      	beq.n	800d260 <ai_dict8_dot_array_f32+0x180>
 800d1d6:	784c      	ldrb	r4, [r1, #1]
 800d1d8:	edd3 6a01 	vldr	s13, [r3, #4]
 800d1dc:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800d1e0:	edd4 7a00 	vldr	s15, [r4]
 800d1e4:	f1bc 0f02 	cmp.w	ip, #2
 800d1e8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d1ec:	d038      	beq.n	800d260 <ai_dict8_dot_array_f32+0x180>
 800d1ee:	788c      	ldrb	r4, [r1, #2]
 800d1f0:	edd3 6a02 	vldr	s13, [r3, #8]
 800d1f4:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800d1f8:	edd4 7a00 	vldr	s15, [r4]
 800d1fc:	f1bc 0f03 	cmp.w	ip, #3
 800d200:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d204:	d02c      	beq.n	800d260 <ai_dict8_dot_array_f32+0x180>
 800d206:	78cc      	ldrb	r4, [r1, #3]
 800d208:	edd3 6a03 	vldr	s13, [r3, #12]
 800d20c:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800d210:	edd4 7a00 	vldr	s15, [r4]
 800d214:	f1bc 0f04 	cmp.w	ip, #4
 800d218:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d21c:	d020      	beq.n	800d260 <ai_dict8_dot_array_f32+0x180>
 800d21e:	790c      	ldrb	r4, [r1, #4]
 800d220:	edd3 6a04 	vldr	s13, [r3, #16]
 800d224:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800d228:	edd4 7a00 	vldr	s15, [r4]
 800d22c:	f1bc 0f05 	cmp.w	ip, #5
 800d230:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d234:	d014      	beq.n	800d260 <ai_dict8_dot_array_f32+0x180>
 800d236:	794c      	ldrb	r4, [r1, #5]
 800d238:	edd3 6a05 	vldr	s13, [r3, #20]
 800d23c:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800d240:	edd4 7a00 	vldr	s15, [r4]
 800d244:	f1bc 0f06 	cmp.w	ip, #6
 800d248:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d24c:	d008      	beq.n	800d260 <ai_dict8_dot_array_f32+0x180>
 800d24e:	7989      	ldrb	r1, [r1, #6]
 800d250:	edd3 7a06 	vldr	s15, [r3, #24]
 800d254:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800d258:	edd2 6a00 	vldr	s13, [r2]
 800d25c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d260:	edd0 7a00 	vldr	s15, [r0]
 800d264:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d268:	ed80 7a00 	vstr	s14, [r0]
 800d26c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d270:	ed9f 7a01 	vldr	s14, [pc, #4]	; 800d278 <ai_dict8_dot_array_f32+0x198>
 800d274:	e7a0      	b.n	800d1b8 <ai_dict8_dot_array_f32+0xd8>
 800d276:	bf00      	nop
 800d278:	00000000 	.word	0x00000000

0800d27c <ai_dict4_dot_array_f32>:
 800d27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d280:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d282:	f027 0c01 	bic.w	ip, r7, #1
 800d286:	ea5f 08d7 	movs.w	r8, r7, lsr #3
 800d28a:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 800d28e:	f000 80ae 	beq.w	800d3ee <ai_dict4_dot_array_f32+0x172>
 800d292:	1d0d      	adds	r5, r1, #4
 800d294:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800d298:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800d3f4 <ai_dict4_dot_array_f32+0x178>
 800d29c:	eb05 0e09 	add.w	lr, r5, r9
 800d2a0:	f103 0420 	add.w	r4, r3, #32
 800d2a4:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 800d2a8:	ed14 3a07 	vldr	s6, [r4, #-28]	; 0xffffffe4
 800d2ac:	f815 bc03 	ldrb.w	fp, [r5, #-3]
 800d2b0:	ed54 3a08 	vldr	s7, [r4, #-32]	; 0xffffffe0
 800d2b4:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800d2b8:	ed54 4a05 	vldr	s9, [r4, #-20]	; 0xffffffec
 800d2bc:	ed14 5a04 	vldr	s10, [r4, #-16]
 800d2c0:	ed54 5a03 	vldr	s11, [r4, #-12]
 800d2c4:	ed14 6a02 	vldr	s12, [r4, #-8]
 800d2c8:	ed54 6a01 	vldr	s13, [r4, #-4]
 800d2cc:	f006 0a0f 	and.w	sl, r6, #15
 800d2d0:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800d2d4:	edda 7a00 	vldr	s15, [sl]
 800d2d8:	f815 ac02 	ldrb.w	sl, [r5, #-2]
 800d2dc:	0936      	lsrs	r6, r6, #4
 800d2de:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d2e2:	ee67 7a83 	vmul.f32	s15, s15, s6
 800d2e6:	ed96 3a00 	vldr	s6, [r6]
 800d2ea:	ea4f 161b 	mov.w	r6, fp, lsr #4
 800d2ee:	eee3 7a23 	vfma.f32	s15, s6, s7
 800d2f2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d2f6:	f00b 0b0f 	and.w	fp, fp, #15
 800d2fa:	edd6 3a00 	vldr	s7, [r6]
 800d2fe:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 800d302:	eee3 7a84 	vfma.f32	s15, s7, s8
 800d306:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 800d30a:	3504      	adds	r5, #4
 800d30c:	ed9b 4a00 	vldr	s8, [fp]
 800d310:	ea4f 1b1a 	mov.w	fp, sl, lsr #4
 800d314:	eee4 7a24 	vfma.f32	s15, s8, s9
 800d318:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 800d31c:	f00a 0a0f 	and.w	sl, sl, #15
 800d320:	eddb 4a00 	vldr	s9, [fp]
 800d324:	eee4 7a85 	vfma.f32	s15, s9, s10
 800d328:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800d32c:	45ae      	cmp	lr, r5
 800d32e:	ed9a 5a00 	vldr	s10, [sl]
 800d332:	ea4f 1a16 	mov.w	sl, r6, lsr #4
 800d336:	eee5 7a25 	vfma.f32	s15, s10, s11
 800d33a:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800d33e:	f006 060f 	and.w	r6, r6, #15
 800d342:	edda 5a00 	vldr	s11, [sl]
 800d346:	eee5 7a86 	vfma.f32	s15, s11, s12
 800d34a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d34e:	f104 0420 	add.w	r4, r4, #32
 800d352:	ed96 6a00 	vldr	s12, [r6]
 800d356:	eee6 7a26 	vfma.f32	s15, s12, s13
 800d35a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d35e:	d1a1      	bne.n	800d2a4 <ai_dict4_dot_array_f32+0x28>
 800d360:	4449      	add	r1, r9
 800d362:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800d366:	459c      	cmp	ip, r3
 800d368:	d92d      	bls.n	800d3c6 <ai_dict4_dot_array_f32+0x14a>
 800d36a:	f10c 0c07 	add.w	ip, ip, #7
 800d36e:	f103 0508 	add.w	r5, r3, #8
 800d372:	ebac 0c05 	sub.w	ip, ip, r5
 800d376:	f02c 0407 	bic.w	r4, ip, #7
 800d37a:	f103 0810 	add.w	r8, r3, #16
 800d37e:	44a0      	add	r8, r4
 800d380:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 800d384:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 800d388:	ed15 6a01 	vldr	s12, [r5, #-4]
 800d38c:	ed55 6a02 	vldr	s13, [r5, #-8]
 800d390:	f004 060f 	and.w	r6, r4, #15
 800d394:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d398:	0924      	lsrs	r4, r4, #4
 800d39a:	edd6 7a00 	vldr	s15, [r6]
 800d39e:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800d3a2:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d3a6:	ed94 6a00 	vldr	s12, [r4]
 800d3aa:	eee6 7a26 	vfma.f32	s15, s12, s13
 800d3ae:	3508      	adds	r5, #8
 800d3b0:	45a8      	cmp	r8, r5
 800d3b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d3b6:	d1e5      	bne.n	800d384 <ai_dict4_dot_array_f32+0x108>
 800d3b8:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800d3bc:	f10c 0c01 	add.w	ip, ip, #1
 800d3c0:	4461      	add	r1, ip
 800d3c2:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800d3c6:	07fc      	lsls	r4, r7, #31
 800d3c8:	d509      	bpl.n	800d3de <ai_dict4_dot_array_f32+0x162>
 800d3ca:	7809      	ldrb	r1, [r1, #0]
 800d3cc:	edd3 7a00 	vldr	s15, [r3]
 800d3d0:	090b      	lsrs	r3, r1, #4
 800d3d2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d3d6:	edd2 6a00 	vldr	s13, [r2]
 800d3da:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d3de:	edd0 7a00 	vldr	s15, [r0]
 800d3e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d3e6:	ed80 7a00 	vstr	s14, [r0]
 800d3ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ee:	ed9f 7a01 	vldr	s14, [pc, #4]	; 800d3f4 <ai_dict4_dot_array_f32+0x178>
 800d3f2:	e7b8      	b.n	800d366 <ai_dict4_dot_array_f32+0xea>
 800d3f4:	00000000 	.word	0x00000000

0800d3f8 <ai_dict_decompress_f32>:
 800d3f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3fc:	9f08      	ldr	r7, [sp, #32]
 800d3fe:	2b04      	cmp	r3, #4
 800d400:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800d404:	d00e      	beq.n	800d424 <ai_dict_decompress_f32+0x2c>
 800d406:	2b08      	cmp	r3, #8
 800d408:	d10a      	bne.n	800d420 <ai_dict_decompress_f32+0x28>
 800d40a:	42b8      	cmp	r0, r7
 800d40c:	d208      	bcs.n	800d420 <ai_dict_decompress_f32+0x28>
 800d40e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d412:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	f840 3b04 	str.w	r3, [r0], #4
 800d41c:	4287      	cmp	r7, r0
 800d41e:	d8f6      	bhi.n	800d40e <ai_dict_decompress_f32+0x16>
 800d420:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d424:	9b07      	ldr	r3, [sp, #28]
 800d426:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 800d42a:	ea4f 09cc 	mov.w	r9, ip, lsl #3
 800d42e:	f10c 38ff 	add.w	r8, ip, #4294967295	; 0xffffffff
 800d432:	f003 0e01 	and.w	lr, r3, #1
 800d436:	42b8      	cmp	r0, r7
 800d438:	d2f2      	bcs.n	800d420 <ai_dict_decompress_f32+0x28>
 800d43a:	f1bc 0f00 	cmp.w	ip, #0
 800d43e:	d01a      	beq.n	800d476 <ai_dict_decompress_f32+0x7e>
 800d440:	f100 0508 	add.w	r5, r0, #8
 800d444:	1e4c      	subs	r4, r1, #1
 800d446:	eb01 0608 	add.w	r6, r1, r8
 800d44a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800d44e:	091b      	lsrs	r3, r3, #4
 800d450:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d454:	42a6      	cmp	r6, r4
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f845 3c08 	str.w	r3, [r5, #-8]
 800d45c:	7823      	ldrb	r3, [r4, #0]
 800d45e:	f003 030f 	and.w	r3, r3, #15
 800d462:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d466:	f105 0508 	add.w	r5, r5, #8
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	f845 3c0c 	str.w	r3, [r5, #-12]
 800d470:	d1eb      	bne.n	800d44a <ai_dict_decompress_f32+0x52>
 800d472:	4461      	add	r1, ip
 800d474:	4448      	add	r0, r9
 800d476:	f1be 0f00 	cmp.w	lr, #0
 800d47a:	d103      	bne.n	800d484 <ai_dict_decompress_f32+0x8c>
 800d47c:	4287      	cmp	r7, r0
 800d47e:	d8dc      	bhi.n	800d43a <ai_dict_decompress_f32+0x42>
 800d480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d484:	780b      	ldrb	r3, [r1, #0]
 800d486:	091b      	lsrs	r3, r3, #4
 800d488:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d48c:	3101      	adds	r1, #1
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	6003      	str	r3, [r0, #0]
 800d492:	3004      	adds	r0, #4
 800d494:	e7cf      	b.n	800d436 <ai_dict_decompress_f32+0x3e>
 800d496:	bf00      	nop

0800d498 <forward_conv2d>:
 800d498:	6983      	ldr	r3, [r0, #24]
 800d49a:	881a      	ldrh	r2, [r3, #0]
 800d49c:	2a00      	cmp	r2, #0
 800d49e:	f000 87c7 	beq.w	800e430 <forward_conv2d+0xf98>
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	6859      	ldr	r1, [r3, #4]
 800d4a6:	b101      	cbz	r1, 800d4aa <forward_conv2d+0x12>
 800d4a8:	6809      	ldr	r1, [r1, #0]
 800d4aa:	2a01      	cmp	r2, #1
 800d4ac:	f240 87bd 	bls.w	800e42a <forward_conv2d+0xf92>
 800d4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4b4:	ed2d 8b10 	vpush	{d8-d15}
 800d4b8:	b0cb      	sub	sp, #300	; 0x12c
 800d4ba:	691c      	ldr	r4, [r3, #16]
 800d4bc:	af02      	add	r7, sp, #8
 800d4be:	2c00      	cmp	r4, #0
 800d4c0:	f000 87af 	beq.w	800e422 <forward_conv2d+0xf8a>
 800d4c4:	6824      	ldr	r4, [r4, #0]
 800d4c6:	f8c7 40dc 	str.w	r4, [r7, #220]	; 0xdc
 800d4ca:	2a02      	cmp	r2, #2
 800d4cc:	f000 87a4 	beq.w	800e418 <forward_conv2d+0xf80>
 800d4d0:	69dd      	ldr	r5, [r3, #28]
 800d4d2:	2d00      	cmp	r5, #0
 800d4d4:	f000 8799 	beq.w	800e40a <forward_conv2d+0xf72>
 800d4d8:	f113 0218 	adds.w	r2, r3, #24
 800d4dc:	682c      	ldr	r4, [r5, #0]
 800d4de:	d004      	beq.n	800d4ea <forward_conv2d+0x52>
 800d4e0:	8b1b      	ldrh	r3, [r3, #24]
 800d4e2:	2b01      	cmp	r3, #1
 800d4e4:	f240 87a6 	bls.w	800e434 <forward_conv2d+0xf9c>
 800d4e8:	686a      	ldr	r2, [r5, #4]
 800d4ea:	68ab      	ldr	r3, [r5, #8]
 800d4ec:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 800d4f0:	f8d1 8018 	ldr.w	r8, [r1, #24]
 800d4f4:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800d4f8:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800d4fc:	68ce      	ldr	r6, [r1, #12]
 800d4fe:	69a1      	ldr	r1, [r4, #24]
 800d500:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 800d504:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800d508:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800d50c:	f8de 1004 	ldr.w	r1, [lr, #4]
 800d510:	f8c7 110c 	str.w	r1, [r7, #268]	; 0x10c
 800d514:	f8de 100c 	ldr.w	r1, [lr, #12]
 800d518:	6479      	str	r1, [r7, #68]	; 0x44
 800d51a:	f8de 1008 	ldr.w	r1, [lr, #8]
 800d51e:	f8c7 1114 	str.w	r1, [r7, #276]	; 0x114
 800d522:	6871      	ldr	r1, [r6, #4]
 800d524:	f8c7 1104 	str.w	r1, [r7, #260]	; 0x104
 800d528:	68f1      	ldr	r1, [r6, #12]
 800d52a:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
 800d52e:	68b1      	ldr	r1, [r6, #8]
 800d530:	f8c7 1118 	str.w	r1, [r7, #280]	; 0x118
 800d534:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800d538:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 800d53c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800d540:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 800d544:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800d548:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 800d54a:	6889      	ldr	r1, [r1, #8]
 800d54c:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 800d550:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800d552:	e9d5 ba00 	ldrd	fp, sl, [r5]
 800d556:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 800d55a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800d55c:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 800d560:	69c1      	ldr	r1, [r0, #28]
 800d562:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800d566:	e9d0 980c 	ldrd	r9, r8, [r0, #48]	; 0x30
 800d56a:	2a00      	cmp	r2, #0
 800d56c:	f000 8749 	beq.w	800e402 <forward_conv2d+0xf6a>
 800d570:	6992      	ldr	r2, [r2, #24]
 800d572:	6892      	ldr	r2, [r2, #8]
 800d574:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 800d578:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800d57c:	6992      	ldr	r2, [r2, #24]
 800d57e:	6892      	ldr	r2, [r2, #8]
 800d580:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800d584:	4606      	mov	r6, r0
 800d586:	6a00      	ldr	r0, [r0, #32]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	f000 872c 	beq.w	800e3e6 <forward_conv2d+0xf4e>
 800d58e:	699a      	ldr	r2, [r3, #24]
 800d590:	2a00      	cmp	r2, #0
 800d592:	f000 8594 	beq.w	800e0be <forward_conv2d+0xc26>
 800d596:	695b      	ldr	r3, [r3, #20]
 800d598:	689b      	ldr	r3, [r3, #8]
 800d59a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800d59e:	e9d2 0100 	ldrd	r0, r1, [r2]
 800d5a2:	6893      	ldr	r3, [r2, #8]
 800d5a4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800d5a8:	f002 fefa 	bl	80103a0 <ai_array_get_byte_size>
 800d5ac:	69a3      	ldr	r3, [r4, #24]
 800d5ae:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
 800d5b2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 800d5bc:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800d5be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d5c2:	f3c3 5441 	ubfx	r4, r3, #21, #2
 800d5c6:	f3c3 15c6 	ubfx	r5, r3, #7, #7
 800d5ca:	fa1f f088 	uxth.w	r0, r8
 800d5ce:	4125      	asrs	r5, r4
 800d5d0:	3801      	subs	r0, #1
 800d5d2:	1e4c      	subs	r4, r1, #1
 800d5d4:	fb04 1100 	mla	r1, r4, r0, r1
 800d5d8:	6439      	str	r1, [r7, #64]	; 0x40
 800d5da:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800d5de:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 800d980 <forward_conv2d+0x4e8>
 800d5e2:	fa1f f289 	uxth.w	r2, r9
 800d5e6:	3a01      	subs	r2, #1
 800d5e8:	1e48      	subs	r0, r1, #1
 800d5ea:	fb00 1102 	mla	r1, r0, r2, r1
 800d5ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d5f2:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800d5f6:	f3c3 4343 	ubfx	r3, r3, #17, #4
 800d5fa:	4610      	mov	r0, r2
 800d5fc:	2a00      	cmp	r2, #0
 800d5fe:	bf08      	it	eq
 800d600:	4660      	moveq	r0, ip
 800d602:	2b04      	cmp	r3, #4
 800d604:	b2ad      	uxth	r5, r5
 800d606:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
 800d60a:	f000 8533 	beq.w	800e074 <forward_conv2d+0xbdc>
 800d60e:	2b08      	cmp	r3, #8
 800d610:	f000 8530 	beq.w	800e074 <forward_conv2d+0xbdc>
 800d614:	fa1f f38b 	uxth.w	r3, fp
 800d618:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800d61c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800d620:	425b      	negs	r3, r3
 800d622:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d626:	2900      	cmp	r1, #0
 800d628:	f000 8242 	beq.w	800dab0 <forward_conv2d+0x618>
 800d62c:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800d630:	f8d7 50c8 	ldr.w	r5, [r7, #200]	; 0xc8
 800d634:	ed9f 8ad1 	vldr	s16, [pc, #836]	; 800d97c <forward_conv2d+0x4e4>
 800d638:	fb00 f305 	mul.w	r3, r0, r5
 800d63c:	f8b7 0100 	ldrh.w	r0, [r7, #256]	; 0x100
 800d640:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
 800d644:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800d648:	f8b7 50f0 	ldrh.w	r5, [r7, #240]	; 0xf0
 800d64c:	663d      	str	r5, [r7, #96]	; 0x60
 800d64e:	fa0f f288 	sxth.w	r2, r8
 800d652:	fb03 f400 	mul.w	r4, r3, r0
 800d656:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 800d65a:	fa1f f18a 	uxth.w	r1, sl
 800d65e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800d662:	67bc      	str	r4, [r7, #120]	; 0x78
 800d664:	f8c7 10b4 	str.w	r1, [r7, #180]	; 0xb4
 800d668:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 800d66c:	4249      	negs	r1, r1
 800d66e:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800d672:	0092      	lsls	r2, r2, #2
 800d674:	0081      	lsls	r1, r0, #2
 800d676:	4605      	mov	r5, r0
 800d678:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 800d67c:	fb04 f200 	mul.w	r2, r4, r0
 800d680:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800d684:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 800d688:	fb01 fc00 	mul.w	ip, r1, r0
 800d68c:	f8c7 c05c 	str.w	ip, [r7, #92]	; 0x5c
 800d690:	fb01 fc03 	mul.w	ip, r1, r3
 800d694:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d696:	f8c7 c038 	str.w	ip, [r7, #56]	; 0x38
 800d69a:	009b      	lsls	r3, r3, #2
 800d69c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d6a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d6a4:	fa0f f689 	sxth.w	r6, r9
 800d6a8:	469c      	mov	ip, r3
 800d6aa:	f8c7 60a4 	str.w	r6, [r7, #164]	; 0xa4
 800d6ae:	4633      	mov	r3, r6
 800d6b0:	fb0c f606 	mul.w	r6, ip, r6
 800d6b4:	677e      	str	r6, [r7, #116]	; 0x74
 800d6b6:	4666      	mov	r6, ip
 800d6b8:	fb04 f606 	mul.w	r6, r4, r6
 800d6bc:	4686      	mov	lr, r0
 800d6be:	4620      	mov	r0, r4
 800d6c0:	f8d7 4110 	ldr.w	r4, [r7, #272]	; 0x110
 800d6c4:	62be      	str	r6, [r7, #40]	; 0x28
 800d6c6:	fb01 f404 	mul.w	r4, r1, r4
 800d6ca:	fb03 f605 	mul.w	r6, r3, r5
 800d6ce:	6e3d      	ldr	r5, [r7, #96]	; 0x60
 800d6d0:	66bc      	str	r4, [r7, #104]	; 0x68
 800d6d2:	460b      	mov	r3, r1
 800d6d4:	4604      	mov	r4, r0
 800d6d6:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 800d6da:	627e      	str	r6, [r7, #36]	; 0x24
 800d6dc:	fb05 f404 	mul.w	r4, r5, r4
 800d6e0:	617c      	str	r4, [r7, #20]
 800d6e2:	460c      	mov	r4, r1
 800d6e4:	fb04 f403 	mul.w	r4, r4, r3
 800d6e8:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800d6ec:	65bc      	str	r4, [r7, #88]	; 0x58
 800d6ee:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 800d6f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800d6f6:	fb01 f104 	mul.w	r1, r1, r4
 800d6fa:	61b9      	str	r1, [r7, #24]
 800d6fc:	0091      	lsls	r1, r2, #2
 800d6fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800d702:	64b9      	str	r1, [r7, #72]	; 0x48
 800d704:	fb00 f202 	mul.w	r2, r0, r2
 800d708:	0081      	lsls	r1, r0, #2
 800d70a:	61f9      	str	r1, [r7, #28]
 800d70c:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800d710:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 800d714:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 800d718:	011a      	lsls	r2, r3, #4
 800d71a:	00db      	lsls	r3, r3, #3
 800d71c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d720:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d724:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800d728:	f101 4178 	add.w	r1, r1, #4160749568	; 0xf8000000
 800d72c:	2300      	movs	r3, #0
 800d72e:	63f9      	str	r1, [r7, #60]	; 0x3c
 800d730:	607a      	str	r2, [r7, #4]
 800d732:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d734:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 800d738:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d73c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d73e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800d740:	2900      	cmp	r1, #0
 800d742:	441a      	add	r2, r3
 800d744:	bfb4      	ite	lt
 800d746:	2100      	movlt	r1, #0
 800d748:	2300      	movge	r3, #0
 800d74a:	4282      	cmp	r2, r0
 800d74c:	bf28      	it	cs
 800d74e:	4602      	movcs	r2, r0
 800d750:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800d754:	2801      	cmp	r0, #1
 800d756:	f000 8320 	beq.w	800dd9a <forward_conv2d+0x902>
 800d75a:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800d75e:	4281      	cmp	r1, r0
 800d760:	f000 81c3 	beq.w	800daea <forward_conv2d+0x652>
 800d764:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800d768:	2900      	cmp	r1, #0
 800d76a:	f000 8182 	beq.w	800da72 <forward_conv2d+0x5da>
 800d76e:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 800d772:	fb93 f1f0 	sdiv	r1, r3, r0
 800d776:	fb00 3111 	mls	r1, r0, r1, r3
 800d77a:	1a41      	subs	r1, r0, r1
 800d77c:	1ad2      	subs	r2, r2, r3
 800d77e:	fb91 f5f0 	sdiv	r5, r1, r0
 800d782:	fb00 1515 	mls	r5, r0, r5, r1
 800d786:	1b52      	subs	r2, r2, r5
 800d788:	4601      	mov	r1, r0
 800d78a:	4402      	add	r2, r0
 800d78c:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800d790:	f8d7 60c8 	ldr.w	r6, [r7, #200]	; 0xc8
 800d794:	f8c7 b020 	str.w	fp, [r7, #32]
 800d798:	4604      	mov	r4, r0
 800d79a:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800d79e:	fbb4 f4f0 	udiv	r4, r4, r0
 800d7a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d7a4:	3a01      	subs	r2, #1
 800d7a6:	fb92 f8f1 	sdiv	r8, r2, r1
 800d7aa:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800d7ae:	eba0 0c04 	sub.w	ip, r0, r4
 800d7b2:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800d7b6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800d7ba:	4614      	mov	r4, r2
 800d7bc:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800d7c0:	fbb4 f2f2 	udiv	r2, r4, r2
 800d7c4:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 800d7c8:	657a      	str	r2, [r7, #84]	; 0x54
 800d7ca:	441d      	add	r5, r3
 800d7cc:	fb0e f000 	mul.w	r0, lr, r0
 800d7d0:	440b      	add	r3, r1
 800d7d2:	eba6 0608 	sub.w	r6, r6, r8
 800d7d6:	fb04 f505 	mul.w	r5, r4, r5
 800d7da:	3b01      	subs	r3, #1
 800d7dc:	f8d7 40e0 	ldr.w	r4, [r7, #224]	; 0xe0
 800d7e0:	fb93 f3f4 	sdiv	r3, r3, r4
 800d7e4:	fb00 f406 	mul.w	r4, r0, r6
 800d7e8:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800d7ec:	66fd      	str	r5, [r7, #108]	; 0x6c
 800d7ee:	0091      	lsls	r1, r2, #2
 800d7f0:	fb00 f003 	mul.w	r0, r0, r3
 800d7f4:	f8c7 108c 	str.w	r1, [r7, #140]	; 0x8c
 800d7f8:	6538      	str	r0, [r7, #80]	; 0x50
 800d7fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d7fe:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 800d802:	f8c7 40bc 	str.w	r4, [r7, #188]	; 0xbc
 800d806:	ebc2 7182 	rsb	r1, r2, r2, lsl #30
 800d80a:	1ac3      	subs	r3, r0, r3
 800d80c:	ebc2 7242 	rsb	r2, r2, r2, lsl #29
 800d810:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d814:	008b      	lsls	r3, r1, #2
 800d816:	637b      	str	r3, [r7, #52]	; 0x34
 800d818:	00d3      	lsls	r3, r2, #3
 800d81a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d81c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d820:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d824:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800d828:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d82c:	2300      	movs	r3, #0
 800d82e:	ea4f 098c 	mov.w	r9, ip, lsl #2
 800d832:	673b      	str	r3, [r7, #112]	; 0x70
 800d834:	46c2      	mov	sl, r8
 800d836:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d83a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800d83e:	eb03 0c02 	add.w	ip, r3, r2
 800d842:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800d846:	2b00      	cmp	r3, #0
 800d848:	f2c0 813b 	blt.w	800dac2 <forward_conv2d+0x62a>
 800d84c:	2000      	movs	r0, #0
 800d84e:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 800d850:	f8d7 80a4 	ldr.w	r8, [r7, #164]	; 0xa4
 800d854:	4605      	mov	r5, r0
 800d856:	4606      	mov	r6, r0
 800d858:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800d85c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d860:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800d864:	4413      	add	r3, r2
 800d866:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800d86a:	440a      	add	r2, r1
 800d86c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d870:	428b      	cmp	r3, r1
 800d872:	bf94      	ite	ls
 800d874:	ebc6 0303 	rsbls	r3, r6, r3
 800d878:	ebc6 0301 	rsbhi	r3, r6, r1
 800d87c:	4415      	add	r5, r2
 800d87e:	1a1b      	subs	r3, r3, r0
 800d880:	00a4      	lsls	r4, r4, #2
 800d882:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 800d886:	f8d7 60a0 	ldr.w	r6, [r7, #160]	; 0xa0
 800d88a:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 800d88e:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800d890:	4602      	mov	r2, r0
 800d892:	2800      	cmp	r0, #0
 800d894:	bf08      	it	eq
 800d896:	4662      	moveq	r2, ip
 800d898:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 800d89c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 800d8a0:	fb91 f1f0 	sdiv	r1, r1, r0
 800d8a4:	4429      	add	r1, r5
 800d8a6:	f8d7 5108 	ldr.w	r5, [r7, #264]	; 0x108
 800d8aa:	fb0e 5501 	mla	r5, lr, r1, r5
 800d8ae:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800d8b2:	4403      	add	r3, r0
 800d8b4:	fb01 6104 	mla	r1, r1, r4, r6
 800d8b8:	3b01      	subs	r3, #1
 800d8ba:	fb93 f6f0 	sdiv	r6, r3, r0
 800d8be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8c0:	f8c7 10ec 	str.w	r1, [r7, #236]	; 0xec
 800d8c4:	fb06 3110 	mls	r1, r6, r0, r3
 800d8c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800d8cc:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800d8d0:	4562      	cmp	r2, ip
 800d8d2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800d8d6:	bf08      	it	eq
 800d8d8:	eeb0 6a48 	vmoveq.f32	s12, s16
 800d8dc:	1b9b      	subs	r3, r3, r6
 800d8de:	2800      	cmp	r0, #0
 800d8e0:	d076      	beq.n	800d9d0 <forward_conv2d+0x538>
 800d8e2:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800d8e6:	fb0e f803 	mul.w	r8, lr, r3
 800d8ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d8ec:	fb00 fb01 	mul.w	fp, r0, r1
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d06d      	beq.n	800d9d0 <forward_conv2d+0x538>
 800d8f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d8f8:	18d3      	adds	r3, r2, r3
 800d8fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800d8fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d902:	1a9b      	subs	r3, r3, r2
 800d904:	633b      	str	r3, [r7, #48]	; 0x30
 800d906:	2300      	movs	r3, #0
 800d908:	667b      	str	r3, [r7, #100]	; 0x64
 800d90a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d90e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d910:	4413      	add	r3, r2
 800d912:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d914:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800d918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d91a:	4413      	add	r3, r2
 800d91c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800d920:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800d924:	ecf3 7a01 	vldmia	r3!, {s15}
 800d928:	f1ba 0f00 	cmp.w	sl, #0
 800d92c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800d930:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d934:	f340 80c3 	ble.w	800dabe <forward_conv2d+0x626>
 800d938:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 800d93c:	f04f 0c00 	mov.w	ip, #0
 800d940:	2e00      	cmp	r6, #0
 800d942:	dd1f      	ble.n	800d984 <forward_conv2d+0x4ec>
 800d944:	2100      	movs	r1, #0
 800d946:	eb00 040e 	add.w	r4, r0, lr
 800d94a:	4284      	cmp	r4, r0
 800d94c:	d910      	bls.n	800d970 <forward_conv2d+0x4d8>
 800d94e:	4603      	mov	r3, r0
 800d950:	462a      	mov	r2, r5
 800d952:	ecb3 7a01 	vldmia	r3!, {s14}
 800d956:	ecf2 6a01 	vldmia	r2!, {s13}
 800d95a:	429c      	cmp	r4, r3
 800d95c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d960:	d8f7      	bhi.n	800d952 <forward_conv2d+0x4ba>
 800d962:	43c3      	mvns	r3, r0
 800d964:	441c      	add	r4, r3
 800d966:	f024 0403 	bic.w	r4, r4, #3
 800d96a:	3404      	adds	r4, #4
 800d96c:	4425      	add	r5, r4
 800d96e:	4420      	add	r0, r4
 800d970:	3101      	adds	r1, #1
 800d972:	428e      	cmp	r6, r1
 800d974:	4448      	add	r0, r9
 800d976:	d1e6      	bne.n	800d946 <forward_conv2d+0x4ae>
 800d978:	e004      	b.n	800d984 <forward_conv2d+0x4ec>
 800d97a:	bf00      	nop
 800d97c:	00000000 	.word	0x00000000
 800d980:	0800d0dd 	.word	0x0800d0dd
 800d984:	f10c 0c01 	add.w	ip, ip, #1
 800d988:	45e2      	cmp	sl, ip
 800d98a:	4458      	add	r0, fp
 800d98c:	4445      	add	r5, r8
 800d98e:	d1d7      	bne.n	800d940 <forward_conv2d+0x4a8>
 800d990:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800d994:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800d998:	441d      	add	r5, r3
 800d99a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800d99e:	ece3 7a01 	vstmia	r3!, {s15}
 800d9a2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800d9a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9aa:	4293      	cmp	r3, r2
 800d9ac:	d1b8      	bne.n	800d920 <forward_conv2d+0x488>
 800d9ae:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800d9b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d9b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d9b6:	4472      	add	r2, lr
 800d9b8:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800d9bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d9be:	1a52      	subs	r2, r2, r1
 800d9c0:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800d9c4:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800d9c8:	3301      	adds	r3, #1
 800d9ca:	429a      	cmp	r2, r3
 800d9cc:	667b      	str	r3, [r7, #100]	; 0x64
 800d9ce:	d19c      	bne.n	800d90a <forward_conv2d+0x472>
 800d9d0:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800d9d4:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800d9d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d9da:	4608      	mov	r0, r1
 800d9dc:	4410      	add	r0, r2
 800d9de:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800d9e2:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
 800d9e6:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800d9ea:	4401      	add	r1, r0
 800d9ec:	f8c7 10ac 	str.w	r1, [r7, #172]	; 0xac
 800d9f0:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800d9f4:	1a8a      	subs	r2, r1, r2
 800d9f6:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 800d9fa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800d9fe:	3301      	adds	r3, #1
 800da00:	429a      	cmp	r2, r3
 800da02:	673b      	str	r3, [r7, #112]	; 0x70
 800da04:	f47f af17 	bne.w	800d836 <forward_conv2d+0x39e>
 800da08:	f8d7 b020 	ldr.w	fp, [r7, #32]
 800da0c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800da10:	b37b      	cbz	r3, 800da72 <forward_conv2d+0x5da>
 800da12:	f8d7 40f4 	ldr.w	r4, [r7, #244]	; 0xf4
 800da16:	f8d7 6088 	ldr.w	r6, [r7, #136]	; 0x88
 800da1a:	f8d7 80dc 	ldr.w	r8, [r7, #220]	; 0xdc
 800da1e:	f8d7 90e8 	ldr.w	r9, [r7, #232]	; 0xe8
 800da22:	2500      	movs	r5, #0
 800da24:	46a2      	mov	sl, r4
 800da26:	f8d8 2018 	ldr.w	r2, [r8, #24]
 800da2a:	f8d7 40a8 	ldr.w	r4, [r7, #168]	; 0xa8
 800da2e:	f8c2 a008 	str.w	sl, [r2, #8]
 800da32:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800da36:	4633      	mov	r3, r6
 800da38:	4641      	mov	r1, r8
 800da3a:	4416      	add	r6, r2
 800da3c:	4640      	mov	r0, r8
 800da3e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800da42:	47a0      	blx	r4
 800da44:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 800da48:	4492      	add	sl, r2
 800da4a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800da4e:	eba6 0309 	sub.w	r3, r6, r9
 800da52:	4293      	cmp	r3, r2
 800da54:	bfa8      	it	ge
 800da56:	464e      	movge	r6, r9
 800da58:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800da5c:	3501      	adds	r5, #1
 800da5e:	42ab      	cmp	r3, r5
 800da60:	d1e1      	bne.n	800da26 <forward_conv2d+0x58e>
 800da62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800da66:	69ba      	ldr	r2, [r7, #24]
 800da68:	f8c7 6088 	str.w	r6, [r7, #136]	; 0x88
 800da6c:	4413      	add	r3, r2
 800da6e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800da72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800da76:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800da78:	699b      	ldr	r3, [r3, #24]
 800da7a:	68da      	ldr	r2, [r3, #12]
 800da7c:	609a      	str	r2, [r3, #8]
 800da7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800da82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800da84:	4610      	mov	r0, r2
 800da86:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800da8a:	4418      	add	r0, r3
 800da8c:	1ad3      	subs	r3, r2, r3
 800da8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800da92:	697a      	ldr	r2, [r7, #20]
 800da94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800da98:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
 800da9c:	4413      	add	r3, r2
 800da9e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800daa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800daa6:	3101      	adds	r1, #1
 800daa8:	428b      	cmp	r3, r1
 800daaa:	67f9      	str	r1, [r7, #124]	; 0x7c
 800daac:	f47f ae42 	bne.w	800d734 <forward_conv2d+0x29c>
 800dab0:	f507 7792 	add.w	r7, r7, #292	; 0x124
 800dab4:	46bd      	mov	sp, r7
 800dab6:	ecbd 8b10 	vpop	{d8-d15}
 800daba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dabe:	461a      	mov	r2, r3
 800dac0:	e768      	b.n	800d994 <forward_conv2d+0x4fc>
 800dac2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800dac6:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 800daca:	fb90 f3f2 	sdiv	r3, r0, r2
 800dace:	fb02 0313 	mls	r3, r2, r3, r0
 800dad2:	1ad3      	subs	r3, r2, r3
 800dad4:	4605      	mov	r5, r0
 800dad6:	fb93 f0f2 	sdiv	r0, r3, r2
 800dada:	fb02 3010 	mls	r0, r2, r0, r3
 800dade:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dae0:	462e      	mov	r6, r5
 800dae2:	18c4      	adds	r4, r0, r3
 800dae4:	eb02 0805 	add.w	r8, r2, r5
 800dae8:	e6b6      	b.n	800d858 <forward_conv2d+0x3c0>
 800daea:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800daec:	2901      	cmp	r1, #1
 800daee:	f47f ae39 	bne.w	800d764 <forward_conv2d+0x2cc>
 800daf2:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800daf6:	2900      	cmp	r1, #0
 800daf8:	d0bb      	beq.n	800da72 <forward_conv2d+0x5da>
 800dafa:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800dafe:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800db02:	f8d7 6110 	ldr.w	r6, [r7, #272]	; 0x110
 800db06:	fbb1 f5f0 	udiv	r5, r1, r0
 800db0a:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 800db0e:	f8d7 a004 	ldr.w	sl, [r7, #4]
 800db12:	633d      	str	r5, [r7, #48]	; 0x30
 800db14:	1ad2      	subs	r2, r2, r3
 800db16:	1a8c      	subs	r4, r1, r2
 800db18:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800db1c:	00b2      	lsls	r2, r6, #2
 800db1e:	fb02 f204 	mul.w	r2, r2, r4
 800db22:	ebc5 7085 	rsb	r0, r5, r5, lsl #30
 800db26:	ebc5 7145 	rsb	r1, r5, r5, lsl #29
 800db2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800db2c:	0082      	lsls	r2, r0, #2
 800db2e:	64fa      	str	r2, [r7, #76]	; 0x4c
 800db30:	00ca      	lsls	r2, r1, #3
 800db32:	603a      	str	r2, [r7, #0]
 800db34:	00aa      	lsls	r2, r5, #2
 800db36:	60ba      	str	r2, [r7, #8]
 800db38:	fb03 f206 	mul.w	r2, r3, r6
 800db3c:	673a      	str	r2, [r7, #112]	; 0x70
 800db3e:	69fa      	ldr	r2, [r7, #28]
 800db40:	fb02 f303 	mul.w	r3, r2, r3
 800db44:	637b      	str	r3, [r7, #52]	; 0x34
 800db46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800db4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800db4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800db52:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800db56:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800db5a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800db5e:	2300      	movs	r3, #0
 800db60:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800db64:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800db68:	2b00      	cmp	r3, #0
 800db6a:	f2c0 8110 	blt.w	800dd8e <forward_conv2d+0x8f6>
 800db6e:	2100      	movs	r1, #0
 800db70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800db72:	460a      	mov	r2, r1
 800db74:	f8d7 40b8 	ldr.w	r4, [r7, #184]	; 0xb8
 800db78:	f8d7 0100 	ldr.w	r0, [r7, #256]	; 0x100
 800db7c:	f8d7 5080 	ldr.w	r5, [r7, #128]	; 0x80
 800db80:	4420      	add	r0, r4
 800db82:	4408      	add	r0, r1
 800db84:	f8d7 40e4 	ldr.w	r4, [r7, #228]	; 0xe4
 800db88:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 800db8c:	190c      	adds	r4, r1, r4
 800db8e:	42ac      	cmp	r4, r5
 800db90:	bf28      	it	cs
 800db92:	462c      	movcs	r4, r5
 800db94:	f8d7 50fc 	ldr.w	r5, [r7, #252]	; 0xfc
 800db98:	0080      	lsls	r0, r0, #2
 800db9a:	1aa4      	subs	r4, r4, r2
 800db9c:	2d00      	cmp	r5, #0
 800db9e:	f000 80e7 	beq.w	800dd70 <forward_conv2d+0x8d8>
 800dba2:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800dba6:	f8d7 611c 	ldr.w	r6, [r7, #284]	; 0x11c
 800dbaa:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 800dbae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800dbb2:	42b5      	cmp	r5, r6
 800dbb4:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 800dbb8:	eba3 0204 	sub.w	r2, r3, r4
 800dbbc:	eba1 0104 	sub.w	r1, r1, r4
 800dbc0:	bf08      	it	eq
 800dbc2:	eef0 3a48 	vmoveq.f32	s7, s16
 800dbc6:	462b      	mov	r3, r5
 800dbc8:	6b7d      	ldr	r5, [r7, #52]	; 0x34
 800dbca:	f8d7 60a0 	ldr.w	r6, [r7, #160]	; 0xa0
 800dbce:	4428      	add	r0, r5
 800dbd0:	f8d7 510c 	ldr.w	r5, [r7, #268]	; 0x10c
 800dbd4:	fb05 6e00 	mla	lr, r5, r0, r6
 800dbd8:	eb0e 000b 	add.w	r0, lr, fp
 800dbdc:	4586      	cmp	lr, r0
 800dbde:	6238      	str	r0, [r7, #32]
 800dbe0:	f080 80a5 	bcs.w	800dd2e <forward_conv2d+0x896>
 800dbe4:	0092      	lsls	r2, r2, #2
 800dbe6:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800dbea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbec:	fb0b f101 	mul.w	r1, fp, r1
 800dbf0:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800dbf4:	f024 0803 	bic.w	r8, r4, #3
 800dbf8:	2a00      	cmp	r2, #0
 800dbfa:	f000 8098 	beq.w	800dd2e <forward_conv2d+0x896>
 800dbfe:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800dc02:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800dc04:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800dc08:	0892      	lsrs	r2, r2, #2
 800dc0a:	3201      	adds	r2, #1
 800dc0c:	4401      	add	r1, r0
 800dc0e:	fb02 f00a 	mul.w	r0, r2, sl
 800dc12:	6578      	str	r0, [r7, #84]	; 0x54
 800dc14:	0110      	lsls	r0, r2, #4
 800dc16:	0092      	lsls	r2, r2, #2
 800dc18:	653a      	str	r2, [r7, #80]	; 0x50
 800dc1a:	1aca      	subs	r2, r1, r3
 800dc1c:	613a      	str	r2, [r7, #16]
 800dc1e:	68ba      	ldr	r2, [r7, #8]
 800dc20:	6678      	str	r0, [r7, #100]	; 0x64
 800dc22:	4413      	add	r3, r2
 800dc24:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800dc28:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800dc2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc2e:	4413      	add	r3, r2
 800dc30:	60fb      	str	r3, [r7, #12]
 800dc32:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	4413      	add	r3, r2
 800dc3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800dc3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800dc40:	ecf3 6a01 	vldmia	r3!, {s13}
 800dc44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800dc48:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800dc52:	dd57      	ble.n	800dd04 <forward_conv2d+0x86c>
 800dc54:	4676      	mov	r6, lr
 800dc56:	f04f 0c00 	mov.w	ip, #0
 800dc5a:	f1b8 0f00 	cmp.w	r8, #0
 800dc5e:	f340 8085 	ble.w	800dd6c <forward_conv2d+0x8d4>
 800dc62:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800dc66:	f109 0310 	add.w	r3, r9, #16
 800dc6a:	18b1      	adds	r1, r6, r2
 800dc6c:	2000      	movs	r0, #0
 800dc6e:	4632      	mov	r2, r6
 800dc70:	eb02 050b 	add.w	r5, r2, fp
 800dc74:	ed95 7a00 	vldr	s14, [r5]
 800dc78:	ed53 7a03 	vldr	s15, [r3, #-12]
 800dc7c:	ed92 4a00 	vldr	s8, [r2]
 800dc80:	ed53 4a04 	vldr	s9, [r3, #-16]
 800dc84:	ed91 5a00 	vldr	s10, [r1]
 800dc88:	ed53 5a02 	vldr	s11, [r3, #-8]
 800dc8c:	ed13 6a01 	vldr	s12, [r3, #-4]
 800dc90:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc94:	eb01 050b 	add.w	r5, r1, fp
 800dc98:	eee4 7a24 	vfma.f32	s15, s8, s9
 800dc9c:	3004      	adds	r0, #4
 800dc9e:	4540      	cmp	r0, r8
 800dca0:	ed95 7a00 	vldr	s14, [r5]
 800dca4:	eee5 7a25 	vfma.f32	s15, s10, s11
 800dca8:	4452      	add	r2, sl
 800dcaa:	4451      	add	r1, sl
 800dcac:	f103 0310 	add.w	r3, r3, #16
 800dcb0:	eee7 7a06 	vfma.f32	s15, s14, s12
 800dcb4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800dcb8:	dbda      	blt.n	800dc70 <forward_conv2d+0x7d8>
 800dcba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dcbc:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800dcbe:	441e      	add	r6, r3
 800dcc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dcc2:	4499      	add	r9, r3
 800dcc4:	42a0      	cmp	r0, r4
 800dcc6:	da11      	bge.n	800dcec <forward_conv2d+0x854>
 800dcc8:	4602      	mov	r2, r0
 800dcca:	4633      	mov	r3, r6
 800dccc:	4649      	mov	r1, r9
 800dcce:	edd3 7a00 	vldr	s15, [r3]
 800dcd2:	ecb1 7a01 	vldmia	r1!, {s14}
 800dcd6:	3201      	adds	r2, #1
 800dcd8:	42a2      	cmp	r2, r4
 800dcda:	eee7 6a27 	vfma.f32	s13, s14, s15
 800dcde:	445b      	add	r3, fp
 800dce0:	d1f5      	bne.n	800dcce <forward_conv2d+0x836>
 800dce2:	1a20      	subs	r0, r4, r0
 800dce4:	eb09 0980 	add.w	r9, r9, r0, lsl #2
 800dce8:	fb00 660b 	mla	r6, r0, fp, r6
 800dcec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800dcf0:	441e      	add	r6, r3
 800dcf2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800dcf6:	4499      	add	r9, r3
 800dcf8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800dcfc:	f10c 0c01 	add.w	ip, ip, #1
 800dd00:	4563      	cmp	r3, ip
 800dd02:	d1aa      	bne.n	800dc5a <forward_conv2d+0x7c2>
 800dd04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd06:	4499      	add	r9, r3
 800dd08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dd0a:	ece3 6a01 	vstmia	r3!, {s13}
 800dd0e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800dd10:	e9d7 232b 	ldrd	r2, r3, [r7, #172]	; 0xac
 800dd14:	4293      	cmp	r3, r2
 800dd16:	d191      	bne.n	800dc3c <forward_conv2d+0x7a4>
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	683a      	ldr	r2, [r7, #0]
 800dd1c:	1a9b      	subs	r3, r3, r2
 800dd1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800dd22:	6a3b      	ldr	r3, [r7, #32]
 800dd24:	f10e 0e04 	add.w	lr, lr, #4
 800dd28:	459e      	cmp	lr, r3
 800dd2a:	f4ff af7d 	bcc.w	800dc28 <forward_conv2d+0x790>
 800dd2e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800dd32:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800dd36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dd3a:	440a      	add	r2, r1
 800dd3c:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 800dd40:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800dd44:	4608      	mov	r0, r1
 800dd46:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800dd4a:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800dd4e:	4410      	add	r0, r2
 800dd50:	1a8a      	subs	r2, r1, r2
 800dd52:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800dd56:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800dd5a:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
 800dd5e:	3301      	adds	r3, #1
 800dd60:	429a      	cmp	r2, r3
 800dd62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800dd66:	f47f aefd 	bne.w	800db64 <forward_conv2d+0x6cc>
 800dd6a:	e64f      	b.n	800da0c <forward_conv2d+0x574>
 800dd6c:	2000      	movs	r0, #0
 800dd6e:	e7a9      	b.n	800dcc4 <forward_conv2d+0x82c>
 800dd70:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800dd74:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 800dd78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dd7c:	1b19      	subs	r1, r3, r4
 800dd7e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800dd82:	eef0 3a48 	vmov.f32	s7, s16
 800dd86:	1b1a      	subs	r2, r3, r4
 800dd88:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800dd8c:	e71c      	b.n	800dbc8 <forward_conv2d+0x730>
 800dd8e:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800dd92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dd94:	460a      	mov	r2, r1
 800dd96:	440b      	add	r3, r1
 800dd98:	e6ec      	b.n	800db74 <forward_conv2d+0x6dc>
 800dd9a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800dd9c:	2801      	cmp	r0, #1
 800dd9e:	f47f ace1 	bne.w	800d764 <forward_conv2d+0x2cc>
 800dda2:	1ad2      	subs	r2, r2, r3
 800dda4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800dda6:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 800ddaa:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800ddae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ddb0:	fb00 4101 	mla	r1, r0, r1, r4
 800ddb4:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800ddb8:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 800ddbc:	f080 8191 	bcs.w	800e0e2 <forward_conv2d+0xc4a>
 800ddc0:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800ddc4:	2a00      	cmp	r2, #0
 800ddc6:	f43f ae21 	beq.w	800da0c <forward_conv2d+0x574>
 800ddca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ddcc:	f8c7 b034 	str.w	fp, [r7, #52]	; 0x34
 800ddd0:	fb02 f303 	mul.w	r3, r2, r3
 800ddd4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ddd6:	667b      	str	r3, [r7, #100]	; 0x64
 800ddd8:	1a9b      	subs	r3, r3, r2
 800ddda:	66fb      	str	r3, [r7, #108]	; 0x6c
 800dddc:	188b      	adds	r3, r1, r2
 800ddde:	64fb      	str	r3, [r7, #76]	; 0x4c
 800dde0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800dde4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800dde8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ddec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ddf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ddf4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ddfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800de02:	2b00      	cmp	r3, #0
 800de04:	f000 8133 	beq.w	800e06e <forward_conv2d+0xbd6>
 800de08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800de0c:	ed93 6a00 	vldr	s12, [r3]
 800de10:	3304      	adds	r3, #4
 800de12:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800de16:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	f000 8101 	beq.w	800e022 <forward_conv2d+0xb8a>
 800de20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800de24:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800de28:	eb03 0802 	add.w	r8, r3, r2
 800de2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800de2e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800de32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800de34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800de38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de3c:	673b      	str	r3, [r7, #112]	; 0x70
 800de3e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800de42:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800de46:	f04f 0b00 	mov.w	fp, #0
 800de4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800de4e:	2b00      	cmp	r3, #0
 800de50:	f2c0 8104 	blt.w	800e05c <forward_conv2d+0xbc4>
 800de54:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800de58:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800de5a:	2300      	movs	r3, #0
 800de5c:	f8d7 40ec 	ldr.w	r4, [r7, #236]	; 0xec
 800de60:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800de64:	eb02 0c04 	add.w	ip, r2, r4
 800de68:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800de6c:	4540      	cmp	r0, r8
 800de6e:	bf94      	ite	ls
 800de70:	ebc3 0300 	rsbls	r3, r3, r0
 800de74:	ebc3 0308 	rsbhi	r3, r3, r8
 800de78:	eba2 0903 	sub.w	r9, r2, r3
 800de7c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800de80:	1ac4      	subs	r4, r0, r3
 800de82:	fb03 f302 	mul.w	r3, r3, r2
 800de86:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800de8a:	2a00      	cmp	r2, #0
 800de8c:	f340 80e3 	ble.w	800e056 <forward_conv2d+0xbbe>
 800de90:	f023 050f 	bic.w	r5, r3, #15
 800de94:	f8d7 6098 	ldr.w	r6, [r7, #152]	; 0x98
 800de98:	1e68      	subs	r0, r5, #1
 800de9a:	0900      	lsrs	r0, r0, #4
 800de9c:	3001      	adds	r0, #1
 800de9e:	fb06 f204 	mul.w	r2, r6, r4
 800dea2:	657a      	str	r2, [r7, #84]	; 0x54
 800dea4:	0102      	lsls	r2, r0, #4
 800dea6:	653a      	str	r2, [r7, #80]	; 0x50
 800dea8:	fb06 f909 	mul.w	r9, r6, r9
 800deac:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 800deb0:	eef0 6a46 	vmov.f32	s13, s12
 800deb4:	f04f 0e00 	mov.w	lr, #0
 800deb8:	4662      	mov	r2, ip
 800deba:	2d00      	cmp	r5, #0
 800debc:	f340 80c9 	ble.w	800e052 <forward_conv2d+0xbba>
 800dec0:	f101 0440 	add.w	r4, r1, #64	; 0x40
 800dec4:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800dec8:	2600      	movs	r6, #0
 800deca:	ed54 fa0f 	vldr	s31, [r4, #-60]	; 0xffffffc4
 800dece:	ed50 7a0f 	vldr	s15, [r0, #-60]	; 0xffffffc4
 800ded2:	ed10 fa10 	vldr	s30, [r0, #-64]	; 0xffffffc0
 800ded6:	ed54 ea10 	vldr	s29, [r4, #-64]	; 0xffffffc0
 800deda:	ed10 ea0e 	vldr	s28, [r0, #-56]	; 0xffffffc8
 800dede:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 800dee2:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800dee6:	ed50 ca0c 	vldr	s25, [r0, #-48]	; 0xffffffd0
 800deea:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 800deee:	ed50 ba0b 	vldr	s23, [r0, #-44]	; 0xffffffd4
 800def2:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 800def6:	ed54 aa0a 	vldr	s21, [r4, #-40]	; 0xffffffd8
 800defa:	ed10 aa0a 	vldr	s20, [r0, #-40]	; 0xffffffd8
 800defe:	ed54 9a09 	vldr	s19, [r4, #-36]	; 0xffffffdc
 800df02:	ed10 9a09 	vldr	s18, [r0, #-36]	; 0xffffffdc
 800df06:	ed50 8a08 	vldr	s17, [r0, #-32]	; 0xffffffe0
 800df0a:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800df0e:	ed50 0a07 	vldr	s1, [r0, #-28]	; 0xffffffe4
 800df12:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800df16:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 800df1a:	ed10 2a06 	vldr	s4, [r0, #-24]	; 0xffffffe8
 800df1e:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 800df22:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
 800df26:	ed50 3a04 	vldr	s7, [r0, #-16]
 800df2a:	ed14 4a04 	vldr	s8, [r4, #-16]
 800df2e:	ed50 4a03 	vldr	s9, [r0, #-12]
 800df32:	ed14 5a03 	vldr	s10, [r4, #-12]
 800df36:	ed50 5a02 	vldr	s11, [r0, #-8]
 800df3a:	ed14 7a02 	vldr	s14, [r4, #-8]
 800df3e:	ee67 7aaf 	vmul.f32	s15, s15, s31
 800df42:	ed54 fa0e 	vldr	s31, [r4, #-56]	; 0xffffffc8
 800df46:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800df4a:	3610      	adds	r6, #16
 800df4c:	42ae      	cmp	r6, r5
 800df4e:	ed14 fa01 	vldr	s30, [r4, #-4]
 800df52:	ed50 ea01 	vldr	s29, [r0, #-4]
 800df56:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800df5a:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800df5e:	f100 0040 	add.w	r0, r0, #64	; 0x40
 800df62:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800df66:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800df6a:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800df6e:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800df72:	eee9 7a89 	vfma.f32	s15, s19, s18
 800df76:	eee8 7a80 	vfma.f32	s15, s17, s0
 800df7a:	eee0 7a81 	vfma.f32	s15, s1, s2
 800df7e:	eee1 7a82 	vfma.f32	s15, s3, s4
 800df82:	eee2 7a83 	vfma.f32	s15, s5, s6
 800df86:	eee3 7a84 	vfma.f32	s15, s7, s8
 800df8a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800df8e:	eee5 7a87 	vfma.f32	s15, s11, s14
 800df92:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800df96:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800df9a:	db96      	blt.n	800deca <forward_conv2d+0xa32>
 800df9c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800df9e:	4451      	add	r1, sl
 800dfa0:	4452      	add	r2, sl
 800dfa2:	4283      	cmp	r3, r0
 800dfa4:	dd0f      	ble.n	800dfc6 <forward_conv2d+0xb2e>
 800dfa6:	4604      	mov	r4, r0
 800dfa8:	468c      	mov	ip, r1
 800dfaa:	4616      	mov	r6, r2
 800dfac:	ecb6 7a01 	vldmia	r6!, {s14}
 800dfb0:	ecfc 7a01 	vldmia	ip!, {s15}
 800dfb4:	3401      	adds	r4, #1
 800dfb6:	42a3      	cmp	r3, r4
 800dfb8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800dfbc:	d1f6      	bne.n	800dfac <forward_conv2d+0xb14>
 800dfbe:	1a18      	subs	r0, r3, r0
 800dfc0:	0080      	lsls	r0, r0, #2
 800dfc2:	4402      	add	r2, r0
 800dfc4:	4401      	add	r1, r0
 800dfc6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800dfc8:	4402      	add	r2, r0
 800dfca:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800dfce:	f10e 0e01 	add.w	lr, lr, #1
 800dfd2:	4570      	cmp	r0, lr
 800dfd4:	4449      	add	r1, r9
 800dfd6:	f47f af70 	bne.w	800deba <forward_conv2d+0xa22>
 800dfda:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800dfde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dfe0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800dfe4:	edc3 6a00 	vstr	s13, [r3]
 800dfe8:	4608      	mov	r0, r1
 800dfea:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800dfee:	440b      	add	r3, r1
 800dff0:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800dff4:	673b      	str	r3, [r7, #112]	; 0x70
 800dff6:	4410      	add	r0, r2
 800dff8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dffa:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
 800dffe:	4608      	mov	r0, r1
 800e000:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800e004:	4418      	add	r0, r3
 800e006:	1acb      	subs	r3, r1, r3
 800e008:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800e00c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e010:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
 800e014:	f10b 0b01 	add.w	fp, fp, #1
 800e018:	455b      	cmp	r3, fp
 800e01a:	eba8 0802 	sub.w	r8, r8, r2
 800e01e:	f47f af14 	bne.w	800de4a <forward_conv2d+0x9b2>
 800e022:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800e026:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e02c:	440a      	add	r2, r1
 800e02e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800e032:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e036:	3204      	adds	r2, #4
 800e038:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800e03c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800e040:	3301      	adds	r3, #1
 800e042:	429a      	cmp	r2, r3
 800e044:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e048:	f47f aed9 	bne.w	800ddfe <forward_conv2d+0x966>
 800e04c:	f8d7 b034 	ldr.w	fp, [r7, #52]	; 0x34
 800e050:	e4dc      	b.n	800da0c <forward_conv2d+0x574>
 800e052:	2000      	movs	r0, #0
 800e054:	e7a5      	b.n	800dfa2 <forward_conv2d+0xb0a>
 800e056:	eef0 6a46 	vmov.f32	s13, s12
 800e05a:	e7be      	b.n	800dfda <forward_conv2d+0xb42>
 800e05c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e060:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800e064:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 800e068:	eba8 0303 	sub.w	r3, r8, r3
 800e06c:	e6f6      	b.n	800de5c <forward_conv2d+0x9c4>
 800e06e:	eeb0 6a48 	vmov.f32	s12, s16
 800e072:	e6d0      	b.n	800de16 <forward_conv2d+0x97e>
 800e074:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800e078:	68ca      	ldr	r2, [r1, #12]
 800e07a:	2a00      	cmp	r2, #0
 800e07c:	f43f aaca 	beq.w	800d614 <forward_conv2d+0x17c>
 800e080:	69b3      	ldr	r3, [r6, #24]
 800e082:	8818      	ldrh	r0, [r3, #0]
 800e084:	2803      	cmp	r0, #3
 800e086:	f240 819f 	bls.w	800e3c8 <forward_conv2d+0xf30>
 800e08a:	685b      	ldr	r3, [r3, #4]
 800e08c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e08e:	b32b      	cbz	r3, 800e0dc <forward_conv2d+0xc44>
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	b31b      	cbz	r3, 800e0dc <forward_conv2d+0xc44>
 800e094:	699b      	ldr	r3, [r3, #24]
 800e096:	6889      	ldr	r1, [r1, #8]
 800e098:	e9d3 3401 	ldrd	r3, r4, [r3, #4]
 800e09c:	9301      	str	r3, [sp, #4]
 800e09e:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800e0a2:	9000      	str	r0, [sp, #0]
 800e0a4:	462b      	mov	r3, r5
 800e0a6:	4620      	mov	r0, r4
 800e0a8:	f7ff f9a6 	bl	800d3f8 <ai_dict_decompress_f32>
 800e0ac:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800e0b0:	2c00      	cmp	r4, #0
 800e0b2:	bf18      	it	ne
 800e0b4:	4623      	movne	r3, r4
 800e0b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800e0ba:	f7ff baab 	b.w	800d614 <forward_conv2d+0x17c>
 800e0be:	2800      	cmp	r0, #0
 800e0c0:	f000 8185 	beq.w	800e3ce <forward_conv2d+0xf36>
 800e0c4:	6883      	ldr	r3, [r0, #8]
 800e0c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800e0ca:	2301      	movs	r3, #1
 800e0cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800e0d0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800e0d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800e0d8:	f7ff ba6d 	b.w	800d5b6 <forward_conv2d+0x11e>
 800e0dc:	2300      	movs	r3, #0
 800e0de:	699b      	ldr	r3, [r3, #24]
 800e0e0:	deff      	udf	#255	; 0xff
 800e0e2:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800e0e6:	f8c7 d064 	str.w	sp, [r7, #100]	; 0x64
 800e0ea:	320a      	adds	r2, #10
 800e0ec:	f022 0207 	bic.w	r2, r2, #7
 800e0f0:	ebad 0d02 	sub.w	sp, sp, r2
 800e0f4:	aa02      	add	r2, sp, #8
 800e0f6:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800e0fa:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800e0fe:	2a00      	cmp	r2, #0
 800e100:	f000 814d 	beq.w	800e39e <forward_conv2d+0xf06>
 800e104:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e106:	f8c7 b02c 	str.w	fp, [r7, #44]	; 0x2c
 800e10a:	fb02 f303 	mul.w	r3, r2, r3
 800e10e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e110:	657b      	str	r3, [r7, #84]	; 0x54
 800e112:	1a9b      	subs	r3, r3, r2
 800e114:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e116:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e11a:	4413      	add	r3, r2
 800e11c:	637b      	str	r3, [r7, #52]	; 0x34
 800e11e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e122:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800e126:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e12a:	673b      	str	r3, [r7, #112]	; 0x70
 800e12c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800e130:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800e134:	2300      	movs	r3, #0
 800e136:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800e13a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e13c:	b13b      	cbz	r3, 800e14e <forward_conv2d+0xcb6>
 800e13e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800e142:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800e146:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800e14a:	f002 f9ad 	bl	80104a8 <memcpy>
 800e14e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e152:	2b00      	cmp	r3, #0
 800e154:	f000 8135 	beq.w	800e3c2 <forward_conv2d+0xf2a>
 800e158:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e15a:	ed93 6a00 	vldr	s12, [r3]
 800e15e:	3304      	adds	r3, #4
 800e160:	673b      	str	r3, [r7, #112]	; 0x70
 800e162:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e166:	2b00      	cmp	r3, #0
 800e168:	f000 8101 	beq.w	800e36e <forward_conv2d+0xed6>
 800e16c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e170:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e174:	eb03 0802 	add.w	r8, r3, r2
 800e178:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e17a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800e17e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e180:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e188:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e18a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800e18e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e192:	f04f 0b00 	mov.w	fp, #0
 800e196:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	f2c0 8108 	blt.w	800e3b0 <forward_conv2d+0xf18>
 800e1a0:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800e1a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 800e1ac:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800e1b0:	eb02 0c04 	add.w	ip, r2, r4
 800e1b4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800e1b8:	4540      	cmp	r0, r8
 800e1ba:	bf94      	ite	ls
 800e1bc:	ebc3 0300 	rsbls	r3, r3, r0
 800e1c0:	ebc3 0308 	rsbhi	r3, r3, r8
 800e1c4:	eba2 0903 	sub.w	r9, r2, r3
 800e1c8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800e1cc:	1ac4      	subs	r4, r0, r3
 800e1ce:	fb03 f302 	mul.w	r3, r3, r2
 800e1d2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800e1d6:	2a00      	cmp	r2, #0
 800e1d8:	f340 80e7 	ble.w	800e3aa <forward_conv2d+0xf12>
 800e1dc:	f023 050f 	bic.w	r5, r3, #15
 800e1e0:	f8d7 6098 	ldr.w	r6, [r7, #152]	; 0x98
 800e1e4:	1e68      	subs	r0, r5, #1
 800e1e6:	0900      	lsrs	r0, r0, #4
 800e1e8:	3001      	adds	r0, #1
 800e1ea:	fb06 f204 	mul.w	r2, r6, r4
 800e1ee:	653a      	str	r2, [r7, #80]	; 0x50
 800e1f0:	0102      	lsls	r2, r0, #4
 800e1f2:	633a      	str	r2, [r7, #48]	; 0x30
 800e1f4:	fb06 f909 	mul.w	r9, r6, r9
 800e1f8:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 800e1fc:	eef0 6a46 	vmov.f32	s13, s12
 800e200:	f04f 0e00 	mov.w	lr, #0
 800e204:	4662      	mov	r2, ip
 800e206:	2d00      	cmp	r5, #0
 800e208:	f340 80cd 	ble.w	800e3a6 <forward_conv2d+0xf0e>
 800e20c:	f101 0440 	add.w	r4, r1, #64	; 0x40
 800e210:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800e214:	2600      	movs	r6, #0
 800e216:	ed50 fa0f 	vldr	s31, [r0, #-60]	; 0xffffffc4
 800e21a:	ed54 7a0f 	vldr	s15, [r4, #-60]	; 0xffffffc4
 800e21e:	ed10 fa10 	vldr	s30, [r0, #-64]	; 0xffffffc0
 800e222:	ed54 ea10 	vldr	s29, [r4, #-64]	; 0xffffffc0
 800e226:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 800e22a:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 800e22e:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800e232:	ed54 ca0c 	vldr	s25, [r4, #-48]	; 0xffffffd0
 800e236:	ed10 ca0c 	vldr	s24, [r0, #-48]	; 0xffffffd0
 800e23a:	ed54 ba0b 	vldr	s23, [r4, #-44]	; 0xffffffd4
 800e23e:	ed10 ba0b 	vldr	s22, [r0, #-44]	; 0xffffffd4
 800e242:	ed54 aa0a 	vldr	s21, [r4, #-40]	; 0xffffffd8
 800e246:	ed10 aa0a 	vldr	s20, [r0, #-40]	; 0xffffffd8
 800e24a:	ed54 9a09 	vldr	s19, [r4, #-36]	; 0xffffffdc
 800e24e:	ed10 9a09 	vldr	s18, [r0, #-36]	; 0xffffffdc
 800e252:	ed54 8a08 	vldr	s17, [r4, #-32]	; 0xffffffe0
 800e256:	ed10 0a08 	vldr	s0, [r0, #-32]	; 0xffffffe0
 800e25a:	ed50 0a07 	vldr	s1, [r0, #-28]	; 0xffffffe4
 800e25e:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800e262:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800e266:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 800e26a:	ed50 2a05 	vldr	s5, [r0, #-20]	; 0xffffffec
 800e26e:	ed14 3a05 	vldr	s6, [r4, #-20]	; 0xffffffec
 800e272:	ed54 3a04 	vldr	s7, [r4, #-16]
 800e276:	ed10 4a04 	vldr	s8, [r0, #-16]
 800e27a:	ed50 4a03 	vldr	s9, [r0, #-12]
 800e27e:	ed14 5a03 	vldr	s10, [r4, #-12]
 800e282:	ed54 5a02 	vldr	s11, [r4, #-8]
 800e286:	ed10 7a02 	vldr	s14, [r0, #-8]
 800e28a:	ee67 7aaf 	vmul.f32	s15, s15, s31
 800e28e:	ed50 fa0e 	vldr	s31, [r0, #-56]	; 0xffffffc8
 800e292:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800e296:	3610      	adds	r6, #16
 800e298:	42b5      	cmp	r5, r6
 800e29a:	ed14 fa01 	vldr	s30, [r4, #-4]
 800e29e:	ed50 ea01 	vldr	s29, [r0, #-4]
 800e2a2:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800e2a6:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800e2aa:	f100 0040 	add.w	r0, r0, #64	; 0x40
 800e2ae:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800e2b2:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800e2b6:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800e2ba:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800e2be:	eee9 7a89 	vfma.f32	s15, s19, s18
 800e2c2:	eee8 7a80 	vfma.f32	s15, s17, s0
 800e2c6:	eee0 7a81 	vfma.f32	s15, s1, s2
 800e2ca:	eee1 7a82 	vfma.f32	s15, s3, s4
 800e2ce:	eee2 7a83 	vfma.f32	s15, s5, s6
 800e2d2:	eee3 7a84 	vfma.f32	s15, s7, s8
 800e2d6:	eee4 7a85 	vfma.f32	s15, s9, s10
 800e2da:	eee5 7a87 	vfma.f32	s15, s11, s14
 800e2de:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800e2e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800e2e6:	dc96      	bgt.n	800e216 <forward_conv2d+0xd7e>
 800e2e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e2ea:	4451      	add	r1, sl
 800e2ec:	4452      	add	r2, sl
 800e2ee:	4283      	cmp	r3, r0
 800e2f0:	dd0f      	ble.n	800e312 <forward_conv2d+0xe7a>
 800e2f2:	4604      	mov	r4, r0
 800e2f4:	468c      	mov	ip, r1
 800e2f6:	4616      	mov	r6, r2
 800e2f8:	ecb6 7a01 	vldmia	r6!, {s14}
 800e2fc:	ecfc 7a01 	vldmia	ip!, {s15}
 800e300:	3401      	adds	r4, #1
 800e302:	42a3      	cmp	r3, r4
 800e304:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e308:	d1f6      	bne.n	800e2f8 <forward_conv2d+0xe60>
 800e30a:	1a18      	subs	r0, r3, r0
 800e30c:	0080      	lsls	r0, r0, #2
 800e30e:	4402      	add	r2, r0
 800e310:	4401      	add	r1, r0
 800e312:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800e314:	4402      	add	r2, r0
 800e316:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800e31a:	f10e 0e01 	add.w	lr, lr, #1
 800e31e:	4570      	cmp	r0, lr
 800e320:	4449      	add	r1, r9
 800e322:	f47f af70 	bne.w	800e206 <forward_conv2d+0xd6e>
 800e326:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800e32a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e32c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800e330:	edc3 6a00 	vstr	s13, [r3]
 800e334:	4608      	mov	r0, r1
 800e336:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800e33a:	440b      	add	r3, r1
 800e33c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800e340:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e342:	4410      	add	r0, r2
 800e344:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e346:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
 800e34a:	4608      	mov	r0, r1
 800e34c:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800e350:	4418      	add	r0, r3
 800e352:	1acb      	subs	r3, r1, r3
 800e354:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800e358:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e35c:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
 800e360:	f10b 0b01 	add.w	fp, fp, #1
 800e364:	455b      	cmp	r3, fp
 800e366:	eba8 0802 	sub.w	r8, r8, r2
 800e36a:	f47f af14 	bne.w	800e196 <forward_conv2d+0xcfe>
 800e36e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800e372:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800e376:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e37a:	440a      	add	r2, r1
 800e37c:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800e380:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e384:	3204      	adds	r2, #4
 800e386:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800e38a:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800e38e:	3301      	adds	r3, #1
 800e390:	429a      	cmp	r2, r3
 800e392:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800e396:	f47f aed0 	bne.w	800e13a <forward_conv2d+0xca2>
 800e39a:	f8d7 b02c 	ldr.w	fp, [r7, #44]	; 0x2c
 800e39e:	f8d7 d064 	ldr.w	sp, [r7, #100]	; 0x64
 800e3a2:	f7ff bb33 	b.w	800da0c <forward_conv2d+0x574>
 800e3a6:	2000      	movs	r0, #0
 800e3a8:	e7a1      	b.n	800e2ee <forward_conv2d+0xe56>
 800e3aa:	eef0 6a46 	vmov.f32	s13, s12
 800e3ae:	e7ba      	b.n	800e326 <forward_conv2d+0xe8e>
 800e3b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e3b4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800e3b8:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 800e3bc:	eba8 0303 	sub.w	r3, r8, r3
 800e3c0:	e6f2      	b.n	800e1a8 <forward_conv2d+0xd10>
 800e3c2:	eeb0 6a48 	vmov.f32	s12, s16
 800e3c6:	e6cc      	b.n	800e162 <forward_conv2d+0xcca>
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	685b      	ldr	r3, [r3, #4]
 800e3cc:	deff      	udf	#255	; 0xff
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800e3d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800e3d8:	2301      	movs	r3, #1
 800e3da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800e3de:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800e3e2:	f7ff b8e8 	b.w	800d5b6 <forward_conv2d+0x11e>
 800e3e6:	2800      	cmp	r0, #0
 800e3e8:	d0f2      	beq.n	800e3d0 <forward_conv2d+0xf38>
 800e3ea:	6882      	ldr	r2, [r0, #8]
 800e3ec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800e3f6:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 800e3fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800e3fe:	f7ff b8da 	b.w	800d5b6 <forward_conv2d+0x11e>
 800e402:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 800e406:	f7ff b8b7 	b.w	800d578 <forward_conv2d+0xe0>
 800e40a:	3318      	adds	r3, #24
 800e40c:	d007      	beq.n	800e41e <forward_conv2d+0xf86>
 800e40e:	462a      	mov	r2, r5
 800e410:	462c      	mov	r4, r5
 800e412:	462b      	mov	r3, r5
 800e414:	f7ff b86a 	b.w	800d4ec <forward_conv2d+0x54>
 800e418:	2300      	movs	r3, #0
 800e41a:	685b      	ldr	r3, [r3, #4]
 800e41c:	deff      	udf	#255	; 0xff
 800e41e:	68db      	ldr	r3, [r3, #12]
 800e420:	deff      	udf	#255	; 0xff
 800e422:	f8c7 40dc 	str.w	r4, [r7, #220]	; 0xdc
 800e426:	f7ff b850 	b.w	800d4ca <forward_conv2d+0x32>
 800e42a:	2300      	movs	r3, #0
 800e42c:	685b      	ldr	r3, [r3, #4]
 800e42e:	deff      	udf	#255	; 0xff
 800e430:	6853      	ldr	r3, [r2, #4]
 800e432:	deff      	udf	#255	; 0xff
 800e434:	2200      	movs	r2, #0
 800e436:	f7ff b858 	b.w	800d4ea <forward_conv2d+0x52>
 800e43a:	bf00      	nop

0800e43c <forward_conv2d_nl_pool>:
 800e43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e440:	ed2d 8b10 	vpush	{d8-d15}
 800e444:	b0e1      	sub	sp, #388	; 0x184
 800e446:	6983      	ldr	r3, [r0, #24]
 800e448:	881e      	ldrh	r6, [r3, #0]
 800e44a:	af0a      	add	r7, sp, #40	; 0x28
 800e44c:	2e00      	cmp	r6, #0
 800e44e:	f000 859b 	beq.w	800ef88 <forward_conv2d_nl_pool+0xb4c>
 800e452:	6859      	ldr	r1, [r3, #4]
 800e454:	684a      	ldr	r2, [r1, #4]
 800e456:	2a00      	cmp	r2, #0
 800e458:	f000 8593 	beq.w	800ef82 <forward_conv2d_nl_pool+0xb46>
 800e45c:	f8d2 c000 	ldr.w	ip, [r2]
 800e460:	2e01      	cmp	r6, #1
 800e462:	f240 858b 	bls.w	800ef7c <forward_conv2d_nl_pool+0xb40>
 800e466:	690a      	ldr	r2, [r1, #16]
 800e468:	2a00      	cmp	r2, #0
 800e46a:	f000 8582 	beq.w	800ef72 <forward_conv2d_nl_pool+0xb36>
 800e46e:	f8d2 9000 	ldr.w	r9, [r2]
 800e472:	2e02      	cmp	r6, #2
 800e474:	f000 8582 	beq.w	800ef7c <forward_conv2d_nl_pool+0xb40>
 800e478:	69cd      	ldr	r5, [r1, #28]
 800e47a:	2d00      	cmp	r5, #0
 800e47c:	f000 8571 	beq.w	800ef62 <forward_conv2d_nl_pool+0xb26>
 800e480:	682a      	ldr	r2, [r5, #0]
 800e482:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800e486:	f111 0218 	adds.w	r2, r1, #24
 800e48a:	d004      	beq.n	800e496 <forward_conv2d_nl_pool+0x5a>
 800e48c:	8b0a      	ldrh	r2, [r1, #24]
 800e48e:	2a01      	cmp	r2, #1
 800e490:	f240 857c 	bls.w	800ef8c <forward_conv2d_nl_pool+0xb50>
 800e494:	686a      	ldr	r2, [r5, #4]
 800e496:	68a9      	ldr	r1, [r5, #8]
 800e498:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800e49a:	f8c7 4154 	str.w	r4, [r7, #340]	; 0x154
 800e49e:	f8dc b018 	ldr.w	fp, [ip, #24]
 800e4a2:	f8d7 4150 	ldr.w	r4, [r7, #336]	; 0x150
 800e4a6:	f8dc 800c 	ldr.w	r8, [ip, #12]
 800e4aa:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800e4ae:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800e4b2:	f8db 4008 	ldr.w	r4, [fp, #8]
 800e4b6:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 800e4ba:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800e4be:	f8d9 e00c 	ldr.w	lr, [r9, #12]
 800e4c2:	f8c7 413c 	str.w	r4, [r7, #316]	; 0x13c
 800e4c6:	f8d8 400c 	ldr.w	r4, [r8, #12]
 800e4ca:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800e4ce:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e4d2:	f8c7 4148 	str.w	r4, [r7, #328]	; 0x148
 800e4d6:	f8de 4004 	ldr.w	r4, [lr, #4]
 800e4da:	f8c7 4138 	str.w	r4, [r7, #312]	; 0x138
 800e4de:	f8de 400c 	ldr.w	r4, [lr, #12]
 800e4e2:	f8c7 40c0 	str.w	r4, [r7, #192]	; 0xc0
 800e4e6:	f8de 4008 	ldr.w	r4, [lr, #8]
 800e4ea:	f8c7 4094 	str.w	r4, [r7, #148]	; 0x94
 800e4ee:	f8d7 4154 	ldr.w	r4, [r7, #340]	; 0x154
 800e4f2:	6824      	ldr	r4, [r4, #0]
 800e4f4:	f8c7 4144 	str.w	r4, [r7, #324]	; 0x144
 800e4f8:	f8d7 4154 	ldr.w	r4, [r7, #340]	; 0x154
 800e4fc:	6864      	ldr	r4, [r4, #4]
 800e4fe:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 800e502:	f8d7 4154 	ldr.w	r4, [r7, #340]	; 0x154
 800e506:	68a5      	ldr	r5, [r4, #8]
 800e508:	f8da 4004 	ldr.w	r4, [sl, #4]
 800e50c:	f8c7 4154 	str.w	r4, [r7, #340]	; 0x154
 800e510:	f8da 4008 	ldr.w	r4, [sl, #8]
 800e514:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 800e518:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800e51a:	6824      	ldr	r4, [r4, #0]
 800e51c:	f8c7 4134 	str.w	r4, [r7, #308]	; 0x134
 800e520:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800e522:	6864      	ldr	r4, [r4, #4]
 800e524:	643c      	str	r4, [r7, #64]	; 0x40
 800e526:	f8dc 4008 	ldr.w	r4, [ip, #8]
 800e52a:	f8c7 4128 	str.w	r4, [r7, #296]	; 0x128
 800e52e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800e530:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 800e534:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800e536:	f8c7 414c 	str.w	r4, [r7, #332]	; 0x14c
 800e53a:	69c4      	ldr	r4, [r0, #28]
 800e53c:	f8c7 4124 	str.w	r4, [r7, #292]	; 0x124
 800e540:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800e542:	64bc      	str	r4, [r7, #72]	; 0x48
 800e544:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800e546:	647c      	str	r4, [r7, #68]	; 0x44
 800e548:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 800e54a:	f8c7 40bc 	str.w	r4, [r7, #188]	; 0xbc
 800e54e:	e9d0 ba0c 	ldrd	fp, sl, [r0, #48]	; 0x30
 800e552:	2a00      	cmp	r2, #0
 800e554:	f000 84f8 	beq.w	800ef48 <forward_conv2d_nl_pool+0xb0c>
 800e558:	6992      	ldr	r2, [r2, #24]
 800e55a:	6892      	ldr	r2, [r2, #8]
 800e55c:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800e560:	4680      	mov	r8, r0
 800e562:	6a00      	ldr	r0, [r0, #32]
 800e564:	2900      	cmp	r1, #0
 800e566:	f000 84e4 	beq.w	800ef32 <forward_conv2d_nl_pool+0xaf6>
 800e56a:	698a      	ldr	r2, [r1, #24]
 800e56c:	2a00      	cmp	r2, #0
 800e56e:	f000 8533 	beq.w	800efd8 <forward_conv2d_nl_pool+0xb9c>
 800e572:	694b      	ldr	r3, [r1, #20]
 800e574:	689b      	ldr	r3, [r3, #8]
 800e576:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800e57a:	e9d2 0100 	ldrd	r0, r1, [r2]
 800e57e:	6893      	ldr	r3, [r2, #8]
 800e580:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800e584:	f001 ff0c 	bl	80103a0 <ai_array_get_byte_size>
 800e588:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800e58c:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800e590:	881e      	ldrh	r6, [r3, #0]
 800e592:	f8d2 c018 	ldr.w	ip, [r2, #24]
 800e596:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
 800e59a:	f8d8 1058 	ldr.w	r1, [r8, #88]	; 0x58
 800e59e:	63f9      	str	r1, [r7, #60]	; 0x3c
 800e5a0:	f8b7 1144 	ldrh.w	r1, [r7, #324]	; 0x144
 800e5a4:	f8c7 1118 	str.w	r1, [r7, #280]	; 0x118
 800e5a8:	fa11 f585 	uxtah	r5, r1, r5
 800e5ac:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 800e5b0:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800e5b4:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 800e5b8:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 800e5bc:	3901      	subs	r1, #1
 800e5be:	f8c7 1150 	str.w	r1, [r7, #336]	; 0x150
 800e5c2:	eb05 0e00 	add.w	lr, r5, r0
 800e5c6:	fa1f f28a 	uxth.w	r2, sl
 800e5ca:	f8d7 5120 	ldr.w	r5, [r7, #288]	; 0x120
 800e5ce:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800e5d2:	f8dc 4000 	ldr.w	r4, [ip]
 800e5d6:	f8dc 1000 	ldr.w	r1, [ip]
 800e5da:	3a01      	subs	r2, #1
 800e5dc:	fb00 5002 	mla	r0, r0, r2, r5
 800e5e0:	fa1f f28b 	uxth.w	r2, fp
 800e5e4:	f3c4 14c6 	ubfx	r4, r4, #7, #7
 800e5e8:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
 800e5ec:	f3c1 5141 	ubfx	r1, r1, #21, #2
 800e5f0:	1e50      	subs	r0, r2, #1
 800e5f2:	f8b7 214c 	ldrh.w	r2, [r7, #332]	; 0x14c
 800e5f6:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800e5fa:	fa44 f101 	asr.w	r1, r4, r1
 800e5fe:	f8b7 2140 	ldrh.w	r2, [r7, #320]	; 0x140
 800e602:	f8dc 4000 	ldr.w	r4, [ip]
 800e606:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 800e60a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800e60e:	f3c4 4543 	ubfx	r5, r4, #17, #4
 800e612:	f8d7 4154 	ldr.w	r4, [r7, #340]	; 0x154
 800e616:	ebae 0202 	sub.w	r2, lr, r2
 800e61a:	fa1f fe81 	uxth.w	lr, r1
 800e61e:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800e622:	fbb2 f2f1 	udiv	r2, r2, r1
 800e626:	f8d7 1154 	ldr.w	r1, [r7, #340]	; 0x154
 800e62a:	3c01      	subs	r4, #1
 800e62c:	fb04 1100 	mla	r1, r4, r0, r1
 800e630:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800e634:	1c51      	adds	r1, r2, #1
 800e636:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800e63a:	487c      	ldr	r0, [pc, #496]	; (800e82c <forward_conv2d_nl_pool+0x3f0>)
 800e63c:	f8c7 10ac 	str.w	r1, [r7, #172]	; 0xac
 800e640:	4611      	mov	r1, r2
 800e642:	2a00      	cmp	r2, #0
 800e644:	bf08      	it	eq
 800e646:	4601      	moveq	r1, r0
 800e648:	f8d8 2044 	ldr.w	r2, [r8, #68]	; 0x44
 800e64c:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 800e650:	2d04      	cmp	r5, #4
 800e652:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800e656:	f000 849e 	beq.w	800ef96 <forward_conv2d_nl_pool+0xb5a>
 800e65a:	2d08      	cmp	r5, #8
 800e65c:	f000 849b 	beq.w	800ef96 <forward_conv2d_nl_pool+0xb5a>
 800e660:	f8d9 2018 	ldr.w	r2, [r9, #24]
 800e664:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 800e668:	2e03      	cmp	r6, #3
 800e66a:	f9b7 2134 	ldrsh.w	r2, [r7, #308]	; 0x134
 800e66e:	f8c7 2140 	str.w	r2, [r7, #320]	; 0x140
 800e672:	f240 8483 	bls.w	800ef7c <forward_conv2d_nl_pool+0xb40>
 800e676:	685b      	ldr	r3, [r3, #4]
 800e678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	f000 8489 	beq.w	800ef92 <forward_conv2d_nl_pool+0xb56>
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800e686:	68da      	ldr	r2, [r3, #12]
 800e688:	699b      	ldr	r3, [r3, #24]
 800e68a:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 800e68e:	6899      	ldr	r1, [r3, #8]
 800e690:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 800e694:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800e698:	6896      	ldr	r6, [r2, #8]
 800e69a:	f8c7 6144 	str.w	r6, [r7, #324]	; 0x144
 800e69e:	4249      	negs	r1, r1
 800e6a0:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 800e6a4:	2800      	cmp	r0, #0
 800e6a6:	f000 82dd 	beq.w	800ec64 <forward_conv2d_nl_pool+0x828>
 800e6aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800e6ae:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800e6b2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800e6b6:	f8d7 50bc 	ldr.w	r5, [r7, #188]	; 0xbc
 800e6ba:	ed9f 8a5d 	vldr	s16, [pc, #372]	; 800e830 <forward_conv2d_nl_pool+0x3f4>
 800e6be:	fb03 f200 	mul.w	r2, r3, r0
 800e6c2:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800e6c6:	008c      	lsls	r4, r1, #2
 800e6c8:	fb04 f000 	mul.w	r0, r4, r0
 800e6cc:	f8c7 40d4 	str.w	r4, [r7, #212]	; 0xd4
 800e6d0:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 800e6d4:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
 800e6d8:	fb01 fc02 	mul.w	ip, r1, r2
 800e6dc:	00a2      	lsls	r2, r4, #2
 800e6de:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
 800e6e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e6e6:	f8c7 c080 	str.w	ip, [r7, #128]	; 0x80
 800e6ea:	00ab      	lsls	r3, r5, #2
 800e6ec:	4694      	mov	ip, r2
 800e6ee:	fb0c f204 	mul.w	r2, ip, r4
 800e6f2:	fb04 f303 	mul.w	r3, r4, r3
 800e6f6:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 800e6fa:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 800e6fe:	00a4      	lsls	r4, r4, #2
 800e700:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800e704:	f8d7 40a4 	ldr.w	r4, [r7, #164]	; 0xa4
 800e708:	f04f 0c00 	mov.w	ip, #0
 800e70c:	fa0f f58b 	sxth.w	r5, fp
 800e710:	f8c7 c0e0 	str.w	ip, [r7, #224]	; 0xe0
 800e714:	46a4      	mov	ip, r4
 800e716:	f8d7 4120 	ldr.w	r4, [r7, #288]	; 0x120
 800e71a:	f8c7 50e8 	str.w	r5, [r7, #232]	; 0xe8
 800e71e:	fa0f f58a 	sxth.w	r5, sl
 800e722:	f8c7 5100 	str.w	r5, [r7, #256]	; 0x100
 800e726:	fb0c fc04 	mul.w	ip, ip, r4
 800e72a:	f8c7 c034 	str.w	ip, [r7, #52]	; 0x34
 800e72e:	fb06 fc03 	mul.w	ip, r6, r3
 800e732:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e736:	f8c7 c050 	str.w	ip, [r7, #80]	; 0x50
 800e73a:	4240      	negs	r0, r0
 800e73c:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8
 800e740:	469c      	mov	ip, r3
 800e742:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800e746:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e74a:	f8d7 40e8 	ldr.w	r4, [r7, #232]	; 0xe8
 800e74e:	f8b7 5130 	ldrh.w	r5, [r7, #304]	; 0x130
 800e752:	f8c7 50ec 	str.w	r5, [r7, #236]	; 0xec
 800e756:	fb00 f303 	mul.w	r3, r0, r3
 800e75a:	460d      	mov	r5, r1
 800e75c:	fb0c fc04 	mul.w	ip, ip, r4
 800e760:	627b      	str	r3, [r7, #36]	; 0x24
 800e762:	fb04 f305 	mul.w	r3, r4, r5
 800e766:	f8c7 c07c 	str.w	ip, [r7, #124]	; 0x7c
 800e76a:	f8d7 50ec 	ldr.w	r5, [r7, #236]	; 0xec
 800e76e:	623b      	str	r3, [r7, #32]
 800e770:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e774:	46a6      	mov	lr, r4
 800e776:	f8d7 40f8 	ldr.w	r4, [r7, #248]	; 0xf8
 800e77a:	fb05 f503 	mul.w	r5, r5, r3
 800e77e:	667d      	str	r5, [r7, #100]	; 0x64
 800e780:	4625      	mov	r5, r4
 800e782:	fb05 f503 	mul.w	r5, r5, r3
 800e786:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800e78a:	66bd      	str	r5, [r7, #104]	; 0x68
 800e78c:	fb00 f101 	mul.w	r1, r0, r1
 800e790:	fb03 f306 	mul.w	r3, r3, r6
 800e794:	657b      	str	r3, [r7, #84]	; 0x54
 800e796:	008b      	lsls	r3, r1, #2
 800e798:	633b      	str	r3, [r7, #48]	; 0x30
 800e79a:	0093      	lsls	r3, r2, #2
 800e79c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e79e:	0083      	lsls	r3, r0, #2
 800e7a0:	61bb      	str	r3, [r7, #24]
 800e7a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800e7a6:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800e7aa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800e7ae:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800e7b2:	2400      	movs	r4, #0
 800e7b4:	63bb      	str	r3, [r7, #56]	; 0x38
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	fb03 f301 	mul.w	r3, r3, r1
 800e7bc:	f8c7 40c4 	str.w	r4, [r7, #196]	; 0xc4
 800e7c0:	f8d7 40e4 	ldr.w	r4, [r7, #228]	; 0xe4
 800e7c4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800e7c8:	00d1      	lsls	r1, r2, #3
 800e7ca:	0113      	lsls	r3, r2, #4
 800e7cc:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 800e7d0:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 800e7d4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800e7d8:	fb00 f004 	mul.w	r0, r0, r4
 800e7dc:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800e7e0:	66f8      	str	r0, [r7, #108]	; 0x6c
 800e7e2:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800e7e6:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 800e7ea:	469a      	mov	sl, r3
 800e7ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	f340 81d0 	ble.w	800eb96 <forward_conv2d_nl_pool+0x75a>
 800e7f6:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800e7fa:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e7fe:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800e802:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800e806:	2900      	cmp	r1, #0
 800e808:	441a      	add	r2, r3
 800e80a:	bfb4      	ite	lt
 800e80c:	2100      	movlt	r1, #0
 800e80e:	2300      	movge	r3, #0
 800e810:	4282      	cmp	r2, r0
 800e812:	bf28      	it	cs
 800e814:	4602      	movcs	r2, r0
 800e816:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800e81a:	2801      	cmp	r0, #1
 800e81c:	f000 83f6 	beq.w	800f00c <forward_conv2d_nl_pool+0xbd0>
 800e820:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800e824:	4281      	cmp	r1, r0
 800e826:	f000 822a 	beq.w	800ec7e <forward_conv2d_nl_pool+0x842>
 800e82a:	e003      	b.n	800e834 <forward_conv2d_nl_pool+0x3f8>
 800e82c:	0800d0dd 	.word	0x0800d0dd
 800e830:	00000000 	.word	0x00000000
 800e834:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800e838:	2900      	cmp	r1, #0
 800e83a:	f000 819f 	beq.w	800eb7c <forward_conv2d_nl_pool+0x740>
 800e83e:	f8d7 0100 	ldr.w	r0, [r7, #256]	; 0x100
 800e842:	fb93 f1f0 	sdiv	r1, r3, r0
 800e846:	fb00 3111 	mls	r1, r0, r1, r3
 800e84a:	1a41      	subs	r1, r0, r1
 800e84c:	1ad2      	subs	r2, r2, r3
 800e84e:	fb91 f5f0 	sdiv	r5, r1, r0
 800e852:	fb00 1515 	mls	r5, r0, r5, r1
 800e856:	1b52      	subs	r2, r2, r5
 800e858:	4601      	mov	r1, r0
 800e85a:	4402      	add	r2, r0
 800e85c:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800e860:	f8d7 6120 	ldr.w	r6, [r7, #288]	; 0x120
 800e864:	4604      	mov	r4, r0
 800e866:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800e86a:	fbb4 f4f0 	udiv	r4, r4, r0
 800e86e:	6a38      	ldr	r0, [r7, #32]
 800e870:	3a01      	subs	r2, #1
 800e872:	fb92 f8f1 	sdiv	r8, r2, r1
 800e876:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800e87a:	eba0 0c04 	sub.w	ip, r0, r4
 800e87e:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800e882:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800e886:	4614      	mov	r4, r2
 800e888:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800e88c:	fbb4 f2f2 	udiv	r2, r4, r2
 800e890:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 800e894:	663a      	str	r2, [r7, #96]	; 0x60
 800e896:	441d      	add	r5, r3
 800e898:	fb0e f000 	mul.w	r0, lr, r0
 800e89c:	440b      	add	r3, r1
 800e89e:	eba6 0608 	sub.w	r6, r6, r8
 800e8a2:	fb04 f505 	mul.w	r5, r4, r5
 800e8a6:	3b01      	subs	r3, #1
 800e8a8:	f8d7 4100 	ldr.w	r4, [r7, #256]	; 0x100
 800e8ac:	fb93 f3f4 	sdiv	r3, r3, r4
 800e8b0:	fb00 f406 	mul.w	r4, r0, r6
 800e8b4:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800e8b8:	677d      	str	r5, [r7, #116]	; 0x74
 800e8ba:	0091      	lsls	r1, r2, #2
 800e8bc:	fb00 f003 	mul.w	r0, r0, r3
 800e8c0:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800e8c4:	65f8      	str	r0, [r7, #92]	; 0x5c
 800e8c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e8ca:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 800e8ce:	f8c7 40d8 	str.w	r4, [r7, #216]	; 0xd8
 800e8d2:	ebc2 7182 	rsb	r1, r2, r2, lsl #30
 800e8d6:	1ac3      	subs	r3, r0, r3
 800e8d8:	ebc2 7242 	rsb	r2, r2, r2, lsl #29
 800e8dc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800e8e0:	008b      	lsls	r3, r1, #2
 800e8e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e8e4:	00d3      	lsls	r3, r2, #3
 800e8e6:	61fb      	str	r3, [r7, #28]
 800e8e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e8ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e8f0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e8f4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800e8f8:	2300      	movs	r3, #0
 800e8fa:	e9c7 ab04 	strd	sl, fp, [r7, #16]
 800e8fe:	ea4f 098c 	mov.w	r9, ip, lsl #2
 800e902:	67bb      	str	r3, [r7, #120]	; 0x78
 800e904:	46c2      	mov	sl, r8
 800e906:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e90a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800e90e:	eb03 0c02 	add.w	ip, r3, r2
 800e912:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e916:	2b00      	cmp	r3, #0
 800e918:	f2c0 811c 	blt.w	800eb54 <forward_conv2d_nl_pool+0x718>
 800e91c:	2000      	movs	r0, #0
 800e91e:	6f7c      	ldr	r4, [r7, #116]	; 0x74
 800e920:	f8d7 80e8 	ldr.w	r8, [r7, #232]	; 0xe8
 800e924:	4605      	mov	r5, r0
 800e926:	4606      	mov	r6, r0
 800e928:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e92c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800e930:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 800e934:	4413      	add	r3, r2
 800e936:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e93a:	440a      	add	r2, r1
 800e93c:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800e940:	428b      	cmp	r3, r1
 800e942:	bf94      	ite	ls
 800e944:	ebc6 0303 	rsbls	r3, r6, r3
 800e948:	ebc6 0301 	rsbhi	r3, r6, r1
 800e94c:	4415      	add	r5, r2
 800e94e:	1a1b      	subs	r3, r3, r0
 800e950:	00a4      	lsls	r4, r4, #2
 800e952:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800e956:	f8d7 60b8 	ldr.w	r6, [r7, #184]	; 0xb8
 800e95a:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 800e95e:	6dfd      	ldr	r5, [r7, #92]	; 0x5c
 800e960:	4602      	mov	r2, r0
 800e962:	2800      	cmp	r0, #0
 800e964:	bf08      	it	eq
 800e966:	4662      	moveq	r2, ip
 800e968:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 800e96c:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 800e970:	fb91 f1f0 	sdiv	r1, r1, r0
 800e974:	4429      	add	r1, r5
 800e976:	f8d7 5128 	ldr.w	r5, [r7, #296]	; 0x128
 800e97a:	fb0e 5501 	mla	r5, lr, r1, r5
 800e97e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800e982:	4403      	add	r3, r0
 800e984:	fb01 6104 	mla	r1, r1, r4, r6
 800e988:	3b01      	subs	r3, #1
 800e98a:	fb93 f6f0 	sdiv	r6, r3, r0
 800e98e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e990:	f8c7 110c 	str.w	r1, [r7, #268]	; 0x10c
 800e994:	fb06 3110 	mls	r1, r6, r0, r3
 800e998:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800e99c:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800e9a0:	4562      	cmp	r2, ip
 800e9a2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800e9a6:	bf08      	it	eq
 800e9a8:	eeb0 6a48 	vmoveq.f32	s12, s16
 800e9ac:	1b9b      	subs	r3, r3, r6
 800e9ae:	2800      	cmp	r0, #0
 800e9b0:	d070      	beq.n	800ea94 <forward_conv2d_nl_pool+0x658>
 800e9b2:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800e9b6:	fb0e f803 	mul.w	r8, lr, r3
 800e9ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e9bc:	fb00 fb01 	mul.w	fp, r0, r1
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d067      	beq.n	800ea94 <forward_conv2d_nl_pool+0x658>
 800e9c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e9c8:	18d3      	adds	r3, r2, r3
 800e9ca:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800e9ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800e9d2:	1a9b      	subs	r3, r3, r2
 800e9d4:	62bb      	str	r3, [r7, #40]	; 0x28
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	673b      	str	r3, [r7, #112]	; 0x70
 800e9da:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800e9de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9e0:	4413      	add	r3, r2
 800e9e2:	65bb      	str	r3, [r7, #88]	; 0x58
 800e9e4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800e9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ea:	4413      	add	r3, r2
 800e9ec:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800e9f0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800e9f4:	ecf3 7a01 	vldmia	r3!, {s15}
 800e9f8:	f1ba 0f00 	cmp.w	sl, #0
 800e9fc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800ea00:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ea04:	f340 80a4 	ble.w	800eb50 <forward_conv2d_nl_pool+0x714>
 800ea08:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800ea0c:	f04f 0c00 	mov.w	ip, #0
 800ea10:	2e00      	cmp	r6, #0
 800ea12:	dd19      	ble.n	800ea48 <forward_conv2d_nl_pool+0x60c>
 800ea14:	2100      	movs	r1, #0
 800ea16:	eb00 040e 	add.w	r4, r0, lr
 800ea1a:	4284      	cmp	r4, r0
 800ea1c:	d910      	bls.n	800ea40 <forward_conv2d_nl_pool+0x604>
 800ea1e:	4603      	mov	r3, r0
 800ea20:	462a      	mov	r2, r5
 800ea22:	ecb3 7a01 	vldmia	r3!, {s14}
 800ea26:	ecf2 6a01 	vldmia	r2!, {s13}
 800ea2a:	429c      	cmp	r4, r3
 800ea2c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ea30:	d8f7      	bhi.n	800ea22 <forward_conv2d_nl_pool+0x5e6>
 800ea32:	43c3      	mvns	r3, r0
 800ea34:	441c      	add	r4, r3
 800ea36:	f024 0403 	bic.w	r4, r4, #3
 800ea3a:	3404      	adds	r4, #4
 800ea3c:	4425      	add	r5, r4
 800ea3e:	4420      	add	r0, r4
 800ea40:	3101      	adds	r1, #1
 800ea42:	428e      	cmp	r6, r1
 800ea44:	4448      	add	r0, r9
 800ea46:	d1e6      	bne.n	800ea16 <forward_conv2d_nl_pool+0x5da>
 800ea48:	f10c 0c01 	add.w	ip, ip, #1
 800ea4c:	45e2      	cmp	sl, ip
 800ea4e:	4458      	add	r0, fp
 800ea50:	4445      	add	r5, r8
 800ea52:	d1dd      	bne.n	800ea10 <forward_conv2d_nl_pool+0x5d4>
 800ea54:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800ea58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ea5c:	441d      	add	r5, r3
 800ea5e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ea62:	ece3 7a01 	vstmia	r3!, {s15}
 800ea66:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800ea6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ea6e:	4293      	cmp	r3, r2
 800ea70:	d1be      	bne.n	800e9f0 <forward_conv2d_nl_pool+0x5b4>
 800ea72:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800ea76:	69f9      	ldr	r1, [r7, #28]
 800ea78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ea7a:	4472      	add	r2, lr
 800ea7c:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800ea80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ea82:	1a52      	subs	r2, r2, r1
 800ea84:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 800ea88:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800ea8c:	3301      	adds	r3, #1
 800ea8e:	429a      	cmp	r2, r3
 800ea90:	673b      	str	r3, [r7, #112]	; 0x70
 800ea92:	d1a2      	bne.n	800e9da <forward_conv2d_nl_pool+0x59e>
 800ea94:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800ea98:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800ea9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ea9e:	4608      	mov	r0, r1
 800eaa0:	4410      	add	r0, r2
 800eaa2:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 800eaa6:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 800eaaa:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800eaae:	4401      	add	r1, r0
 800eab0:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 800eab4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800eab8:	1a8a      	subs	r2, r1, r2
 800eaba:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 800eabe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800eac2:	3301      	adds	r3, #1
 800eac4:	429a      	cmp	r2, r3
 800eac6:	67bb      	str	r3, [r7, #120]	; 0x78
 800eac8:	f47f af1d 	bne.w	800e906 <forward_conv2d_nl_pool+0x4ca>
 800eacc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ead0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ead4:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800ead8:	699b      	ldr	r3, [r3, #24]
 800eada:	2a00      	cmp	r2, #0
 800eadc:	f000 8210 	beq.w	800ef00 <forward_conv2d_nl_pool+0xac4>
 800eae0:	2400      	movs	r4, #0
 800eae2:	f8d7 5098 	ldr.w	r5, [r7, #152]	; 0x98
 800eae6:	f8d7 614c 	ldr.w	r6, [r7, #332]	; 0x14c
 800eaea:	f8d7 8134 	ldr.w	r8, [r7, #308]	; 0x134
 800eaee:	f8d7 9108 	ldr.w	r9, [r7, #264]	; 0x108
 800eaf2:	f8c7 4150 	str.w	r4, [r7, #336]	; 0x150
 800eaf6:	609e      	str	r6, [r3, #8]
 800eaf8:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800eafc:	f8d7 40c8 	ldr.w	r4, [r7, #200]	; 0xc8
 800eb00:	462b      	mov	r3, r5
 800eb02:	4641      	mov	r1, r8
 800eb04:	4640      	mov	r0, r8
 800eb06:	47a0      	blx	r4
 800eb08:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800eb0c:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800eb10:	6859      	ldr	r1, [r3, #4]
 800eb12:	68da      	ldr	r2, [r3, #12]
 800eb14:	f8d7 40f4 	ldr.w	r4, [r7, #244]	; 0xf4
 800eb18:	4405      	add	r5, r0
 800eb1a:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800eb1e:	0089      	lsls	r1, r1, #2
 800eb20:	4406      	add	r6, r0
 800eb22:	eba5 0c09 	sub.w	ip, r5, r9
 800eb26:	1850      	adds	r0, r2, r1
 800eb28:	45a4      	cmp	ip, r4
 800eb2a:	bfa8      	it	ge
 800eb2c:	464d      	movge	r5, r9
 800eb2e:	4286      	cmp	r6, r0
 800eb30:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800eb34:	bf28      	it	cs
 800eb36:	1a76      	subcs	r6, r6, r1
 800eb38:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800eb3c:	3001      	adds	r0, #1
 800eb3e:	4281      	cmp	r1, r0
 800eb40:	f8c7 0150 	str.w	r0, [r7, #336]	; 0x150
 800eb44:	d1d7      	bne.n	800eaf6 <forward_conv2d_nl_pool+0x6ba>
 800eb46:	f8c7 5098 	str.w	r5, [r7, #152]	; 0x98
 800eb4a:	f8c7 614c 	str.w	r6, [r7, #332]	; 0x14c
 800eb4e:	e019      	b.n	800eb84 <forward_conv2d_nl_pool+0x748>
 800eb50:	461a      	mov	r2, r3
 800eb52:	e781      	b.n	800ea58 <forward_conv2d_nl_pool+0x61c>
 800eb54:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800eb58:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800eb5c:	fb90 f3f2 	sdiv	r3, r0, r2
 800eb60:	fb02 0313 	mls	r3, r2, r3, r0
 800eb64:	1ad3      	subs	r3, r2, r3
 800eb66:	4605      	mov	r5, r0
 800eb68:	fb93 f0f2 	sdiv	r0, r3, r2
 800eb6c:	fb02 3010 	mls	r0, r2, r0, r3
 800eb70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eb72:	462e      	mov	r6, r5
 800eb74:	18c4      	adds	r4, r0, r3
 800eb76:	eb02 0805 	add.w	r8, r2, r5
 800eb7a:	e6d5      	b.n	800e928 <forward_conv2d_nl_pool+0x4ec>
 800eb7c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800eb80:	699b      	ldr	r3, [r3, #24]
 800eb82:	68da      	ldr	r2, [r3, #12]
 800eb84:	609a      	str	r2, [r3, #8]
 800eb86:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800eb8a:	3301      	adds	r3, #1
 800eb8c:	b21b      	sxth	r3, r3
 800eb8e:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800eb92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800eb96:	3b01      	subs	r3, #1
 800eb98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800eb9c:	f100 83bf 	bmi.w	800f31e <forward_conv2d_nl_pool+0xee2>
 800eba0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800eba4:	f8d7 4140 	ldr.w	r4, [r7, #320]	; 0x140
 800eba8:	42a3      	cmp	r3, r4
 800ebaa:	f200 839d 	bhi.w	800f2e8 <forward_conv2d_nl_pool+0xeac>
 800ebae:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800ebb2:	b29b      	uxth	r3, r3
 800ebb4:	6990      	ldr	r0, [r2, #24]
 800ebb6:	9301      	str	r3, [sp, #4]
 800ebb8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ebbc:	f8d7 80bc 	ldr.w	r8, [r7, #188]	; 0xbc
 800ebc0:	f8b7 5094 	ldrh.w	r5, [r7, #148]	; 0x94
 800ebc4:	1a9b      	subs	r3, r3, r2
 800ebc6:	fa1f f188 	uxth.w	r1, r8
 800ebca:	b29a      	uxth	r2, r3
 800ebcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800ebd0:	9308      	str	r3, [sp, #32]
 800ebd2:	9105      	str	r1, [sp, #20]
 800ebd4:	2601      	movs	r6, #1
 800ebd6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800ebda:	9607      	str	r6, [sp, #28]
 800ebdc:	f8d7 6084 	ldr.w	r6, [r7, #132]	; 0x84
 800ebe0:	9506      	str	r5, [sp, #24]
 800ebe2:	f8b7 5040 	ldrh.w	r5, [r7, #64]	; 0x40
 800ebe6:	9304      	str	r3, [sp, #16]
 800ebe8:	1a64      	subs	r4, r4, r1
 800ebea:	b2b1      	uxth	r1, r6
 800ebec:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800ebf0:	9300      	str	r3, [sp, #0]
 800ebf2:	e9cd 5102 	strd	r5, r1, [sp, #8]
 800ebf6:	b224      	sxth	r4, r4
 800ebf8:	f8b7 3138 	ldrh.w	r3, [r7, #312]	; 0x138
 800ebfc:	f8b7 1144 	ldrh.w	r1, [r7, #324]	; 0x144
 800ec00:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 800ec04:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 800ec06:	47a0      	blx	r4
 800ec08:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800ec0c:	f8d7 511c 	ldr.w	r5, [r7, #284]	; 0x11c
 800ec10:	688a      	ldr	r2, [r1, #8]
 800ec12:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 800ec14:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 800ec18:	fa0f f388 	sxth.w	r3, r8
 800ec1c:	1af3      	subs	r3, r6, r3
 800ec1e:	4422      	add	r2, r4
 800ec20:	462e      	mov	r6, r5
 800ec22:	f8d7 40e4 	ldr.w	r4, [r7, #228]	; 0xe4
 800ec26:	f8d7 5118 	ldr.w	r5, [r7, #280]	; 0x118
 800ec2a:	608a      	str	r2, [r1, #8]
 800ec2c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ec30:	4426      	add	r6, r4
 800ec32:	b21b      	sxth	r3, r3
 800ec34:	1b2c      	subs	r4, r5, r4
 800ec36:	f8c7 4118 	str.w	r4, [r7, #280]	; 0x118
 800ec3a:	6efd      	ldr	r5, [r7, #108]	; 0x6c
 800ec3c:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 800ec40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ec44:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ec48:	f8c7 611c 	str.w	r6, [r7, #284]	; 0x11c
 800ec4c:	3001      	adds	r0, #1
 800ec4e:	442c      	add	r4, r5
 800ec50:	4283      	cmp	r3, r0
 800ec52:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
 800ec56:	f8c7 4114 	str.w	r4, [r7, #276]	; 0x114
 800ec5a:	f63f adc7 	bhi.w	800e7ec <forward_conv2d_nl_pool+0x3b0>
 800ec5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ec62:	699b      	ldr	r3, [r3, #24]
 800ec64:	68da      	ldr	r2, [r3, #12]
 800ec66:	609a      	str	r2, [r3, #8]
 800ec68:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ec6c:	68d3      	ldr	r3, [r2, #12]
 800ec6e:	6093      	str	r3, [r2, #8]
 800ec70:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 800ec74:	46bd      	mov	sp, r7
 800ec76:	ecbd 8b10 	vpop	{d8-d15}
 800ec7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec7e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ec80:	2901      	cmp	r1, #1
 800ec82:	f47f add7 	bne.w	800e834 <forward_conv2d_nl_pool+0x3f8>
 800ec86:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800ec8a:	2900      	cmp	r1, #0
 800ec8c:	f43f af76 	beq.w	800eb7c <forward_conv2d_nl_pool+0x740>
 800ec90:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 800ec94:	f8d7 6154 	ldr.w	r6, [r7, #340]	; 0x154
 800ec98:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800ec9c:	1ad2      	subs	r2, r2, r3
 800ec9e:	1a8c      	subs	r4, r1, r2
 800eca0:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
 800eca4:	00b2      	lsls	r2, r6, #2
 800eca6:	fb02 f204 	mul.w	r2, r2, r4
 800ecaa:	f8d7 1138 	ldr.w	r1, [r7, #312]	; 0x138
 800ecae:	fbb1 f1f0 	udiv	r1, r1, r0
 800ecb2:	ebc1 7081 	rsb	r0, r1, r1, lsl #30
 800ecb6:	460d      	mov	r5, r1
 800ecb8:	62f9      	str	r1, [r7, #44]	; 0x2c
 800ecba:	62ba      	str	r2, [r7, #40]	; 0x28
 800ecbc:	ebc1 7141 	rsb	r1, r1, r1, lsl #29
 800ecc0:	0082      	lsls	r2, r0, #2
 800ecc2:	65ba      	str	r2, [r7, #88]	; 0x58
 800ecc4:	00ca      	lsls	r2, r1, #3
 800ecc6:	607a      	str	r2, [r7, #4]
 800ecc8:	00aa      	lsls	r2, r5, #2
 800ecca:	60ba      	str	r2, [r7, #8]
 800eccc:	fb03 f206 	mul.w	r2, r3, r6
 800ecd0:	67ba      	str	r2, [r7, #120]	; 0x78
 800ecd2:	69ba      	ldr	r2, [r7, #24]
 800ecd4:	fb02 f303 	mul.w	r3, r2, r3
 800ecd8:	617b      	str	r3, [r7, #20]
 800ecda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ecde:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ece2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800ece6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800ecea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ecee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ecf8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	f2c0 8112 	blt.w	800ef26 <forward_conv2d_nl_pool+0xaea>
 800ed02:	2100      	movs	r1, #0
 800ed04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ed06:	460a      	mov	r2, r1
 800ed08:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 800ed0c:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800ed10:	f8d7 5088 	ldr.w	r5, [r7, #136]	; 0x88
 800ed14:	4420      	add	r0, r4
 800ed16:	4408      	add	r0, r1
 800ed18:	f8d7 4104 	ldr.w	r4, [r7, #260]	; 0x104
 800ed1c:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 800ed20:	190c      	adds	r4, r1, r4
 800ed22:	42ac      	cmp	r4, r5
 800ed24:	bf28      	it	cs
 800ed26:	462c      	movcs	r4, r5
 800ed28:	f8d7 512c 	ldr.w	r5, [r7, #300]	; 0x12c
 800ed2c:	0080      	lsls	r0, r0, #2
 800ed2e:	1aa4      	subs	r4, r4, r2
 800ed30:	2d00      	cmp	r5, #0
 800ed32:	f000 80e9 	beq.w	800ef08 <forward_conv2d_nl_pool+0xacc>
 800ed36:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800ed3a:	f8d7 6150 	ldr.w	r6, [r7, #336]	; 0x150
 800ed3e:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 800ed42:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800ed46:	42b5      	cmp	r5, r6
 800ed48:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 800ed4c:	eba3 0204 	sub.w	r2, r3, r4
 800ed50:	eba1 0104 	sub.w	r1, r1, r4
 800ed54:	bf08      	it	eq
 800ed56:	eef0 3a48 	vmoveq.f32	s7, s16
 800ed5a:	462b      	mov	r3, r5
 800ed5c:	697d      	ldr	r5, [r7, #20]
 800ed5e:	f8d7 60b8 	ldr.w	r6, [r7, #184]	; 0xb8
 800ed62:	4428      	add	r0, r5
 800ed64:	f8d7 513c 	ldr.w	r5, [r7, #316]	; 0x13c
 800ed68:	fb05 6e00 	mla	lr, r5, r0, r6
 800ed6c:	eb0e 000b 	add.w	r0, lr, fp
 800ed70:	4586      	cmp	lr, r0
 800ed72:	61f8      	str	r0, [r7, #28]
 800ed74:	f080 80a5 	bcs.w	800eec2 <forward_conv2d_nl_pool+0xa86>
 800ed78:	0092      	lsls	r2, r2, #2
 800ed7a:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 800ed7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ed80:	fb01 f10b 	mul.w	r1, r1, fp
 800ed84:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 800ed88:	f024 0803 	bic.w	r8, r4, #3
 800ed8c:	2a00      	cmp	r2, #0
 800ed8e:	f000 8098 	beq.w	800eec2 <forward_conv2d_nl_pool+0xa86>
 800ed92:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800ed96:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ed98:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800ed9c:	0892      	lsrs	r2, r2, #2
 800ed9e:	3201      	adds	r2, #1
 800eda0:	4401      	add	r1, r0
 800eda2:	fb02 f00a 	mul.w	r0, r2, sl
 800eda6:	6638      	str	r0, [r7, #96]	; 0x60
 800eda8:	0110      	lsls	r0, r2, #4
 800edaa:	0092      	lsls	r2, r2, #2
 800edac:	65fa      	str	r2, [r7, #92]	; 0x5c
 800edae:	1aca      	subs	r2, r1, r3
 800edb0:	613a      	str	r2, [r7, #16]
 800edb2:	68ba      	ldr	r2, [r7, #8]
 800edb4:	6738      	str	r0, [r7, #112]	; 0x70
 800edb6:	4413      	add	r3, r2
 800edb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800edbc:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800edc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800edc2:	4413      	add	r3, r2
 800edc4:	60fb      	str	r3, [r7, #12]
 800edc6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800edca:	693b      	ldr	r3, [r7, #16]
 800edcc:	4413      	add	r3, r2
 800edce:	677b      	str	r3, [r7, #116]	; 0x74
 800edd0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800edd4:	ecf3 6a01 	vldmia	r3!, {s13}
 800edd8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800eddc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800ede6:	dd57      	ble.n	800ee98 <forward_conv2d_nl_pool+0xa5c>
 800ede8:	4676      	mov	r6, lr
 800edea:	f04f 0c00 	mov.w	ip, #0
 800edee:	f1b8 0f00 	cmp.w	r8, #0
 800edf2:	f340 8087 	ble.w	800ef04 <forward_conv2d_nl_pool+0xac8>
 800edf6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800edfa:	f109 0310 	add.w	r3, r9, #16
 800edfe:	18b1      	adds	r1, r6, r2
 800ee00:	2000      	movs	r0, #0
 800ee02:	4632      	mov	r2, r6
 800ee04:	eb02 050b 	add.w	r5, r2, fp
 800ee08:	ed95 7a00 	vldr	s14, [r5]
 800ee0c:	ed53 7a03 	vldr	s15, [r3, #-12]
 800ee10:	ed92 4a00 	vldr	s8, [r2]
 800ee14:	ed53 4a04 	vldr	s9, [r3, #-16]
 800ee18:	ed91 5a00 	vldr	s10, [r1]
 800ee1c:	ed53 5a02 	vldr	s11, [r3, #-8]
 800ee20:	ed13 6a01 	vldr	s12, [r3, #-4]
 800ee24:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee28:	eb01 050b 	add.w	r5, r1, fp
 800ee2c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800ee30:	3004      	adds	r0, #4
 800ee32:	4540      	cmp	r0, r8
 800ee34:	ed95 7a00 	vldr	s14, [r5]
 800ee38:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ee3c:	4452      	add	r2, sl
 800ee3e:	4451      	add	r1, sl
 800ee40:	f103 0310 	add.w	r3, r3, #16
 800ee44:	eee7 7a06 	vfma.f32	s15, s14, s12
 800ee48:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ee4c:	dbda      	blt.n	800ee04 <forward_conv2d_nl_pool+0x9c8>
 800ee4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ee50:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ee52:	441e      	add	r6, r3
 800ee54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ee56:	4499      	add	r9, r3
 800ee58:	42a0      	cmp	r0, r4
 800ee5a:	da11      	bge.n	800ee80 <forward_conv2d_nl_pool+0xa44>
 800ee5c:	4602      	mov	r2, r0
 800ee5e:	4633      	mov	r3, r6
 800ee60:	4649      	mov	r1, r9
 800ee62:	edd3 7a00 	vldr	s15, [r3]
 800ee66:	ecb1 7a01 	vldmia	r1!, {s14}
 800ee6a:	3201      	adds	r2, #1
 800ee6c:	42a2      	cmp	r2, r4
 800ee6e:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ee72:	445b      	add	r3, fp
 800ee74:	d1f5      	bne.n	800ee62 <forward_conv2d_nl_pool+0xa26>
 800ee76:	1a20      	subs	r0, r4, r0
 800ee78:	eb09 0980 	add.w	r9, r9, r0, lsl #2
 800ee7c:	fb00 660b 	mla	r6, r0, fp, r6
 800ee80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ee84:	441e      	add	r6, r3
 800ee86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ee8a:	4499      	add	r9, r3
 800ee8c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ee90:	f10c 0c01 	add.w	ip, ip, #1
 800ee94:	4563      	cmp	r3, ip
 800ee96:	d1aa      	bne.n	800edee <forward_conv2d_nl_pool+0x9b2>
 800ee98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee9a:	4499      	add	r9, r3
 800ee9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ee9e:	ece3 6a01 	vstmia	r3!, {s13}
 800eea2:	677b      	str	r3, [r7, #116]	; 0x74
 800eea4:	e9d7 2333 	ldrd	r2, r3, [r7, #204]	; 0xcc
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d191      	bne.n	800edd0 <forward_conv2d_nl_pool+0x994>
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	687a      	ldr	r2, [r7, #4]
 800eeb0:	1a9b      	subs	r3, r3, r2
 800eeb2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800eeb6:	69fb      	ldr	r3, [r7, #28]
 800eeb8:	f10e 0e04 	add.w	lr, lr, #4
 800eebc:	459e      	cmp	lr, r3
 800eebe:	f4ff af7d 	bcc.w	800edbc <forward_conv2d_nl_pool+0x980>
 800eec2:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800eec6:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800eeca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800eece:	440a      	add	r2, r1
 800eed0:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800eed4:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800eed8:	4608      	mov	r0, r1
 800eeda:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800eede:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800eee2:	4410      	add	r0, r2
 800eee4:	1a8a      	subs	r2, r1, r2
 800eee6:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 800eeea:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800eeee:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 800eef2:	3301      	adds	r3, #1
 800eef4:	429a      	cmp	r2, r3
 800eef6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800eefa:	f47f aefd 	bne.w	800ecf8 <forward_conv2d_nl_pool+0x8bc>
 800eefe:	e5e7      	b.n	800ead0 <forward_conv2d_nl_pool+0x694>
 800ef00:	68da      	ldr	r2, [r3, #12]
 800ef02:	e63f      	b.n	800eb84 <forward_conv2d_nl_pool+0x748>
 800ef04:	2000      	movs	r0, #0
 800ef06:	e7a7      	b.n	800ee58 <forward_conv2d_nl_pool+0xa1c>
 800ef08:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800ef0c:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 800ef10:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800ef14:	1b19      	subs	r1, r3, r4
 800ef16:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800ef1a:	eef0 3a48 	vmov.f32	s7, s16
 800ef1e:	1b1a      	subs	r2, r3, r4
 800ef20:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800ef24:	e71a      	b.n	800ed5c <forward_conv2d_nl_pool+0x920>
 800ef26:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800ef2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ef2c:	460a      	mov	r2, r1
 800ef2e:	440b      	add	r3, r1
 800ef30:	e6ea      	b.n	800ed08 <forward_conv2d_nl_pool+0x8cc>
 800ef32:	b168      	cbz	r0, 800ef50 <forward_conv2d_nl_pool+0xb14>
 800ef34:	6882      	ldr	r2, [r0, #8]
 800ef36:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 800ef3a:	2201      	movs	r2, #1
 800ef3c:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 800ef40:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800ef44:	f7ff bb29 	b.w	800e59a <forward_conv2d_nl_pool+0x15e>
 800ef48:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800ef4c:	f7ff bb08 	b.w	800e560 <forward_conv2d_nl_pool+0x124>
 800ef50:	2201      	movs	r2, #1
 800ef52:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 800ef56:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 800ef5a:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800ef5e:	f7ff bb1c 	b.w	800e59a <forward_conv2d_nl_pool+0x15e>
 800ef62:	3118      	adds	r1, #24
 800ef64:	d008      	beq.n	800ef78 <forward_conv2d_nl_pool+0xb3c>
 800ef66:	462a      	mov	r2, r5
 800ef68:	f8c7 5150 	str.w	r5, [r7, #336]	; 0x150
 800ef6c:	4629      	mov	r1, r5
 800ef6e:	f7ff ba93 	b.w	800e498 <forward_conv2d_nl_pool+0x5c>
 800ef72:	4691      	mov	r9, r2
 800ef74:	f7ff ba7d 	b.w	800e472 <forward_conv2d_nl_pool+0x36>
 800ef78:	68cb      	ldr	r3, [r1, #12]
 800ef7a:	deff      	udf	#255	; 0xff
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	685b      	ldr	r3, [r3, #4]
 800ef80:	deff      	udf	#255	; 0xff
 800ef82:	4694      	mov	ip, r2
 800ef84:	f7ff ba6c 	b.w	800e460 <forward_conv2d_nl_pool+0x24>
 800ef88:	6873      	ldr	r3, [r6, #4]
 800ef8a:	deff      	udf	#255	; 0xff
 800ef8c:	2200      	movs	r2, #0
 800ef8e:	f7ff ba82 	b.w	800e496 <forward_conv2d_nl_pool+0x5a>
 800ef92:	68db      	ldr	r3, [r3, #12]
 800ef94:	deff      	udf	#255	; 0xff
 800ef96:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800ef9a:	2a00      	cmp	r2, #0
 800ef9c:	f43f ab60 	beq.w	800e660 <forward_conv2d_nl_pool+0x224>
 800efa0:	2e03      	cmp	r6, #3
 800efa2:	d9eb      	bls.n	800ef7c <forward_conv2d_nl_pool+0xb40>
 800efa4:	685b      	ldr	r3, [r3, #4]
 800efa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efa8:	b323      	cbz	r3, 800eff4 <forward_conv2d_nl_pool+0xbb8>
 800efaa:	685b      	ldr	r3, [r3, #4]
 800efac:	b313      	cbz	r3, 800eff4 <forward_conv2d_nl_pool+0xbb8>
 800efae:	699b      	ldr	r3, [r3, #24]
 800efb0:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800efb4:	e9d3 3401 	ldrd	r3, r4, [r3, #4]
 800efb8:	9301      	str	r3, [sp, #4]
 800efba:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800efbe:	9000      	str	r0, [sp, #0]
 800efc0:	4673      	mov	r3, lr
 800efc2:	4620      	mov	r0, r4
 800efc4:	f7fe fa18 	bl	800d3f8 <ai_dict_decompress_f32>
 800efc8:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800efcc:	b17c      	cbz	r4, 800efee <forward_conv2d_nl_pool+0xbb2>
 800efce:	f8c7 4128 	str.w	r4, [r7, #296]	; 0x128
 800efd2:	881e      	ldrh	r6, [r3, #0]
 800efd4:	f7ff bb44 	b.w	800e660 <forward_conv2d_nl_pool+0x224>
 800efd8:	b178      	cbz	r0, 800effa <forward_conv2d_nl_pool+0xbbe>
 800efda:	6881      	ldr	r1, [r0, #8]
 800efdc:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 800efe0:	2201      	movs	r2, #1
 800efe2:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 800efe6:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800efea:	f7ff bad6 	b.w	800e59a <forward_conv2d_nl_pool+0x15e>
 800efee:	881e      	ldrh	r6, [r3, #0]
 800eff0:	f7ff bb36 	b.w	800e660 <forward_conv2d_nl_pool+0x224>
 800eff4:	2300      	movs	r3, #0
 800eff6:	699b      	ldr	r3, [r3, #24]
 800eff8:	deff      	udf	#255	; 0xff
 800effa:	2201      	movs	r2, #1
 800effc:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
 800f000:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
 800f004:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800f008:	f7ff bac7 	b.w	800e59a <forward_conv2d_nl_pool+0x15e>
 800f00c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800f00e:	2801      	cmp	r0, #1
 800f010:	f47f ac10 	bne.w	800e834 <forward_conv2d_nl_pool+0x3f8>
 800f014:	1ad2      	subs	r2, r2, r3
 800f016:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f018:	f8d7 40b8 	ldr.w	r4, [r7, #184]	; 0xb8
 800f01c:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800f020:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f022:	fb00 4101 	mla	r1, r0, r1, r4
 800f026:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800f02a:	f8c7 1130 	str.w	r1, [r7, #304]	; 0x130
 800f02e:	f080 81c4 	bcs.w	800f3ba <forward_conv2d_nl_pool+0xf7e>
 800f032:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800f036:	2a00      	cmp	r2, #0
 800f038:	f43f ad4a 	beq.w	800ead0 <forward_conv2d_nl_pool+0x694>
 800f03c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800f040:	fb02 f303 	mul.w	r3, r2, r3
 800f044:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f046:	677b      	str	r3, [r7, #116]	; 0x74
 800f048:	1a9b      	subs	r3, r3, r2
 800f04a:	663b      	str	r3, [r7, #96]	; 0x60
 800f04c:	188b      	adds	r3, r1, r2
 800f04e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f050:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800f054:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800f058:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800f05c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800f060:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	; 0x28
 800f064:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800f068:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f06c:	2300      	movs	r3, #0
 800f06e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800f072:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800f076:	2b00      	cmp	r3, #0
 800f078:	f000 8133 	beq.w	800f2e2 <forward_conv2d_nl_pool+0xea6>
 800f07c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f080:	ed93 6a00 	vldr	s12, [r3]
 800f084:	3304      	adds	r3, #4
 800f086:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f08a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800f08e:	2b00      	cmp	r3, #0
 800f090:	f000 8101 	beq.w	800f296 <forward_conv2d_nl_pool+0xe5a>
 800f094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800f098:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800f09c:	eb03 0802 	add.w	r8, r3, r2
 800f0a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f0a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f0a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f0a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f0ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f0b0:	67bb      	str	r3, [r7, #120]	; 0x78
 800f0b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f0b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f0ba:	f04f 0b00 	mov.w	fp, #0
 800f0be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	f2c0 8104 	blt.w	800f2d0 <forward_conv2d_nl_pool+0xe94>
 800f0c8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800f0cc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	f8d7 410c 	ldr.w	r4, [r7, #268]	; 0x10c
 800f0d4:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800f0d8:	eb02 0c04 	add.w	ip, r2, r4
 800f0dc:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800f0e0:	4540      	cmp	r0, r8
 800f0e2:	bf94      	ite	ls
 800f0e4:	ebc3 0300 	rsbls	r3, r3, r0
 800f0e8:	ebc3 0308 	rsbhi	r3, r3, r8
 800f0ec:	eba2 0903 	sub.w	r9, r2, r3
 800f0f0:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800f0f4:	1ac4      	subs	r4, r0, r3
 800f0f6:	fb03 f302 	mul.w	r3, r3, r2
 800f0fa:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800f0fe:	2a00      	cmp	r2, #0
 800f100:	f340 80e3 	ble.w	800f2ca <forward_conv2d_nl_pool+0xe8e>
 800f104:	f023 050f 	bic.w	r5, r3, #15
 800f108:	f8d7 60d4 	ldr.w	r6, [r7, #212]	; 0xd4
 800f10c:	1e68      	subs	r0, r5, #1
 800f10e:	0900      	lsrs	r0, r0, #4
 800f110:	3001      	adds	r0, #1
 800f112:	fb06 f204 	mul.w	r2, r6, r4
 800f116:	673a      	str	r2, [r7, #112]	; 0x70
 800f118:	0102      	lsls	r2, r0, #4
 800f11a:	65ba      	str	r2, [r7, #88]	; 0x58
 800f11c:	fb06 f909 	mul.w	r9, r6, r9
 800f120:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 800f124:	eef0 6a46 	vmov.f32	s13, s12
 800f128:	f04f 0e00 	mov.w	lr, #0
 800f12c:	4662      	mov	r2, ip
 800f12e:	2d00      	cmp	r5, #0
 800f130:	f340 80c9 	ble.w	800f2c6 <forward_conv2d_nl_pool+0xe8a>
 800f134:	f101 0440 	add.w	r4, r1, #64	; 0x40
 800f138:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800f13c:	2600      	movs	r6, #0
 800f13e:	ed54 fa0f 	vldr	s31, [r4, #-60]	; 0xffffffc4
 800f142:	ed50 7a0f 	vldr	s15, [r0, #-60]	; 0xffffffc4
 800f146:	ed14 fa10 	vldr	s30, [r4, #-64]	; 0xffffffc0
 800f14a:	ed50 ea10 	vldr	s29, [r0, #-64]	; 0xffffffc0
 800f14e:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 800f152:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 800f156:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800f15a:	ed50 ca0c 	vldr	s25, [r0, #-48]	; 0xffffffd0
 800f15e:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 800f162:	ed50 ba0b 	vldr	s23, [r0, #-44]	; 0xffffffd4
 800f166:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 800f16a:	ed50 aa0a 	vldr	s21, [r0, #-40]	; 0xffffffd8
 800f16e:	ed14 aa0a 	vldr	s20, [r4, #-40]	; 0xffffffd8
 800f172:	ed50 9a09 	vldr	s19, [r0, #-36]	; 0xffffffdc
 800f176:	ed14 9a09 	vldr	s18, [r4, #-36]	; 0xffffffdc
 800f17a:	ed54 8a08 	vldr	s17, [r4, #-32]	; 0xffffffe0
 800f17e:	ed10 0a08 	vldr	s0, [r0, #-32]	; 0xffffffe0
 800f182:	ed54 0a07 	vldr	s1, [r4, #-28]	; 0xffffffe4
 800f186:	ed10 1a07 	vldr	s2, [r0, #-28]	; 0xffffffe4
 800f18a:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800f18e:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 800f192:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 800f196:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
 800f19a:	ed50 3a04 	vldr	s7, [r0, #-16]
 800f19e:	ed14 4a04 	vldr	s8, [r4, #-16]
 800f1a2:	ed50 4a03 	vldr	s9, [r0, #-12]
 800f1a6:	ed14 5a03 	vldr	s10, [r4, #-12]
 800f1aa:	ed50 5a02 	vldr	s11, [r0, #-8]
 800f1ae:	ed14 7a02 	vldr	s14, [r4, #-8]
 800f1b2:	ee67 7aaf 	vmul.f32	s15, s15, s31
 800f1b6:	ed50 fa0e 	vldr	s31, [r0, #-56]	; 0xffffffc8
 800f1ba:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800f1be:	3610      	adds	r6, #16
 800f1c0:	42ae      	cmp	r6, r5
 800f1c2:	ed14 fa01 	vldr	s30, [r4, #-4]
 800f1c6:	ed50 ea01 	vldr	s29, [r0, #-4]
 800f1ca:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800f1ce:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800f1d2:	f100 0040 	add.w	r0, r0, #64	; 0x40
 800f1d6:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800f1da:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800f1de:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800f1e2:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800f1e6:	eee9 7a89 	vfma.f32	s15, s19, s18
 800f1ea:	eee8 7a80 	vfma.f32	s15, s17, s0
 800f1ee:	eee0 7a81 	vfma.f32	s15, s1, s2
 800f1f2:	eee1 7a82 	vfma.f32	s15, s3, s4
 800f1f6:	eee2 7a83 	vfma.f32	s15, s5, s6
 800f1fa:	eee3 7a84 	vfma.f32	s15, s7, s8
 800f1fe:	eee4 7a85 	vfma.f32	s15, s9, s10
 800f202:	eee5 7a87 	vfma.f32	s15, s11, s14
 800f206:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800f20a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800f20e:	db96      	blt.n	800f13e <forward_conv2d_nl_pool+0xd02>
 800f210:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f212:	4451      	add	r1, sl
 800f214:	4452      	add	r2, sl
 800f216:	4283      	cmp	r3, r0
 800f218:	dd0f      	ble.n	800f23a <forward_conv2d_nl_pool+0xdfe>
 800f21a:	4604      	mov	r4, r0
 800f21c:	468c      	mov	ip, r1
 800f21e:	4616      	mov	r6, r2
 800f220:	ecb6 7a01 	vldmia	r6!, {s14}
 800f224:	ecfc 7a01 	vldmia	ip!, {s15}
 800f228:	3401      	adds	r4, #1
 800f22a:	42a3      	cmp	r3, r4
 800f22c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f230:	d1f6      	bne.n	800f220 <forward_conv2d_nl_pool+0xde4>
 800f232:	1a18      	subs	r0, r3, r0
 800f234:	0080      	lsls	r0, r0, #2
 800f236:	4402      	add	r2, r0
 800f238:	4401      	add	r1, r0
 800f23a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800f23c:	4402      	add	r2, r0
 800f23e:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800f242:	f10e 0e01 	add.w	lr, lr, #1
 800f246:	4570      	cmp	r0, lr
 800f248:	4449      	add	r1, r9
 800f24a:	f47f af70 	bne.w	800f12e <forward_conv2d_nl_pool+0xcf2>
 800f24e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800f252:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f254:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800f258:	edc3 6a00 	vstr	s13, [r3]
 800f25c:	4608      	mov	r0, r1
 800f25e:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800f262:	440b      	add	r3, r1
 800f264:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800f268:	67bb      	str	r3, [r7, #120]	; 0x78
 800f26a:	4410      	add	r0, r2
 800f26c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f26e:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 800f272:	4608      	mov	r0, r1
 800f274:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800f278:	4418      	add	r0, r3
 800f27a:	1acb      	subs	r3, r1, r3
 800f27c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f280:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800f284:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
 800f288:	f10b 0b01 	add.w	fp, fp, #1
 800f28c:	455b      	cmp	r3, fp
 800f28e:	eba8 0802 	sub.w	r8, r8, r2
 800f292:	f47f af14 	bne.w	800f0be <forward_conv2d_nl_pool+0xc82>
 800f296:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800f29a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800f29c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800f2a0:	440a      	add	r2, r1
 800f2a2:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800f2a6:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800f2aa:	3204      	adds	r2, #4
 800f2ac:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 800f2b0:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800f2b4:	3301      	adds	r3, #1
 800f2b6:	429a      	cmp	r2, r3
 800f2b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800f2bc:	f47f aed9 	bne.w	800f072 <forward_conv2d_nl_pool+0xc36>
 800f2c0:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 800f2c4:	e404      	b.n	800ead0 <forward_conv2d_nl_pool+0x694>
 800f2c6:	2000      	movs	r0, #0
 800f2c8:	e7a5      	b.n	800f216 <forward_conv2d_nl_pool+0xdda>
 800f2ca:	eef0 6a46 	vmov.f32	s13, s12
 800f2ce:	e7be      	b.n	800f24e <forward_conv2d_nl_pool+0xe12>
 800f2d0:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800f2d4:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800f2d8:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 800f2dc:	eba8 0303 	sub.w	r3, r8, r3
 800f2e0:	e6f6      	b.n	800f0d0 <forward_conv2d_nl_pool+0xc94>
 800f2e2:	eeb0 6a48 	vmov.f32	s12, s16
 800f2e6:	e6d0      	b.n	800f08a <forward_conv2d_nl_pool+0xc4e>
 800f2e8:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800f2ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f2f0:	4611      	mov	r1, r2
 800f2f2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800f2f6:	4419      	add	r1, r3
 800f2f8:	1ad3      	subs	r3, r2, r3
 800f2fa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800f2fe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f300:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f304:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 800f308:	4413      	add	r3, r2
 800f30a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800f30e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800f312:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f316:	4293      	cmp	r3, r2
 800f318:	f63f aa68 	bhi.w	800e7ec <forward_conv2d_nl_pool+0x3b0>
 800f31c:	e49f      	b.n	800ec5e <forward_conv2d_nl_pool+0x822>
 800f31e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800f322:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 800f326:	699a      	ldr	r2, [r3, #24]
 800f328:	f8d7 414c 	ldr.w	r4, [r7, #332]	; 0x14c
 800f32c:	68d1      	ldr	r1, [r2, #12]
 800f32e:	6853      	ldr	r3, [r2, #4]
 800f330:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f332:	fb00 4012 	mls	r0, r0, r2, r4
 800f336:	009b      	lsls	r3, r3, #2
 800f338:	4281      	cmp	r1, r0
 800f33a:	bf88      	it	hi
 800f33c:	18c0      	addhi	r0, r0, r3
 800f33e:	4281      	cmp	r1, r0
 800f340:	eb01 0203 	add.w	r2, r1, r3
 800f344:	d216      	bcs.n	800f374 <forward_conv2d_nl_pool+0xf38>
 800f346:	f9b7 10b4 	ldrsh.w	r1, [r7, #180]	; 0xb4
 800f34a:	f8d7 4140 	ldr.w	r4, [r7, #320]	; 0x140
 800f34e:	42a1      	cmp	r1, r4
 800f350:	d010      	beq.n	800f374 <forward_conv2d_nl_pool+0xf38>
 800f352:	4290      	cmp	r0, r2
 800f354:	d20e      	bcs.n	800f374 <forward_conv2d_nl_pool+0xf38>
 800f356:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 800f35a:	f8d7 4134 	ldr.w	r4, [r7, #308]	; 0x134
 800f35e:	f850 3b04 	ldr.w	r3, [r0], #4
 800f362:	f841 3b04 	str.w	r3, [r1], #4
 800f366:	69a2      	ldr	r2, [r4, #24]
 800f368:	6853      	ldr	r3, [r2, #4]
 800f36a:	68d2      	ldr	r2, [r2, #12]
 800f36c:	009b      	lsls	r3, r3, #2
 800f36e:	441a      	add	r2, r3
 800f370:	4282      	cmp	r2, r0
 800f372:	d8f4      	bhi.n	800f35e <forward_conv2d_nl_pool+0xf22>
 800f374:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800f378:	f8d7 40b4 	ldr.w	r4, [r7, #180]	; 0xb4
 800f37c:	f8b7 1140 	ldrh.w	r1, [r7, #320]	; 0x140
 800f380:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800f382:	4420      	add	r0, r4
 800f384:	f8d7 40bc 	ldr.w	r4, [r7, #188]	; 0xbc
 800f388:	1a40      	subs	r0, r0, r1
 800f38a:	4421      	add	r1, r4
 800f38c:	f8d7 414c 	ldr.w	r4, [r7, #332]	; 0x14c
 800f390:	442c      	add	r4, r5
 800f392:	b209      	sxth	r1, r1
 800f394:	b200      	sxth	r0, r0
 800f396:	4294      	cmp	r4, r2
 800f398:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
 800f39c:	f8c7 414c 	str.w	r4, [r7, #332]	; 0x14c
 800f3a0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
 800f3a4:	4621      	mov	r1, r4
 800f3a6:	f4ff abfb 	bcc.w	800eba0 <forward_conv2d_nl_pool+0x764>
 800f3aa:	425b      	negs	r3, r3
 800f3ac:	4419      	add	r1, r3
 800f3ae:	4291      	cmp	r1, r2
 800f3b0:	d2fc      	bcs.n	800f3ac <forward_conv2d_nl_pool+0xf70>
 800f3b2:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 800f3b6:	f7ff bbf3 	b.w	800eba0 <forward_conv2d_nl_pool+0x764>
 800f3ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f3be:	f8c7 d070 	str.w	sp, [r7, #112]	; 0x70
 800f3c2:	320a      	adds	r2, #10
 800f3c4:	f022 0207 	bic.w	r2, r2, #7
 800f3c8:	ebad 0d02 	sub.w	sp, sp, r2
 800f3cc:	aa0a      	add	r2, sp, #40	; 0x28
 800f3ce:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800f3d2:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800f3d6:	2a00      	cmp	r2, #0
 800f3d8:	f000 8153 	beq.w	800f682 <forward_conv2d_nl_pool+0x1246>
 800f3dc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800f3e0:	f8c7 b01c 	str.w	fp, [r7, #28]
 800f3e4:	fb02 f303 	mul.w	r3, r2, r3
 800f3e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f3ea:	663b      	str	r3, [r7, #96]	; 0x60
 800f3ec:	1a9b      	subs	r3, r3, r2
 800f3ee:	65bb      	str	r3, [r7, #88]	; 0x58
 800f3f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800f3f4:	f8c7 a014 	str.w	sl, [r7, #20]
 800f3f8:	4413      	add	r3, r2
 800f3fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f3fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800f400:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800f404:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800f408:	67bb      	str	r3, [r7, #120]	; 0x78
 800f40a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800f40e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800f412:	2300      	movs	r3, #0
 800f414:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f418:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f41c:	b13b      	cbz	r3, 800f42e <forward_conv2d_nl_pool+0xff2>
 800f41e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f422:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800f426:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 800f42a:	f001 f83d 	bl	80104a8 <memcpy>
 800f42e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800f432:	2b00      	cmp	r3, #0
 800f434:	f000 8137 	beq.w	800f6a6 <forward_conv2d_nl_pool+0x126a>
 800f438:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f43a:	ed93 6a00 	vldr	s12, [r3]
 800f43e:	3304      	adds	r3, #4
 800f440:	67bb      	str	r3, [r7, #120]	; 0x78
 800f442:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800f446:	2b00      	cmp	r3, #0
 800f448:	f000 8101 	beq.w	800f64e <forward_conv2d_nl_pool+0x1212>
 800f44c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800f450:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800f454:	eb03 0802 	add.w	r8, r3, r2
 800f458:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f45a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f45e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f460:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f464:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f468:	677b      	str	r3, [r7, #116]	; 0x74
 800f46a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f46e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f472:	f04f 0b00 	mov.w	fp, #0
 800f476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	f2c0 810a 	blt.w	800f694 <forward_conv2d_nl_pool+0x1258>
 800f480:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800f484:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f486:	2300      	movs	r3, #0
 800f488:	f8d7 40cc 	ldr.w	r4, [r7, #204]	; 0xcc
 800f48c:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800f490:	eb02 0c04 	add.w	ip, r2, r4
 800f494:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800f498:	4540      	cmp	r0, r8
 800f49a:	bf94      	ite	ls
 800f49c:	ebc3 0300 	rsbls	r3, r3, r0
 800f4a0:	ebc3 0308 	rsbhi	r3, r3, r8
 800f4a4:	eba2 0903 	sub.w	r9, r2, r3
 800f4a8:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800f4ac:	1ac4      	subs	r4, r0, r3
 800f4ae:	fb03 f302 	mul.w	r3, r3, r2
 800f4b2:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800f4b6:	2a00      	cmp	r2, #0
 800f4b8:	f340 80e9 	ble.w	800f68e <forward_conv2d_nl_pool+0x1252>
 800f4bc:	f023 050f 	bic.w	r5, r3, #15
 800f4c0:	f8d7 60d4 	ldr.w	r6, [r7, #212]	; 0xd4
 800f4c4:	1e68      	subs	r0, r5, #1
 800f4c6:	0900      	lsrs	r0, r0, #4
 800f4c8:	3001      	adds	r0, #1
 800f4ca:	fb06 f204 	mul.w	r2, r6, r4
 800f4ce:	65fa      	str	r2, [r7, #92]	; 0x5c
 800f4d0:	0102      	lsls	r2, r0, #4
 800f4d2:	62ba      	str	r2, [r7, #40]	; 0x28
 800f4d4:	fb06 f909 	mul.w	r9, r6, r9
 800f4d8:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 800f4dc:	eef0 6a46 	vmov.f32	s13, s12
 800f4e0:	f04f 0e00 	mov.w	lr, #0
 800f4e4:	4662      	mov	r2, ip
 800f4e6:	2d00      	cmp	r5, #0
 800f4e8:	f340 80cf 	ble.w	800f68a <forward_conv2d_nl_pool+0x124e>
 800f4ec:	f101 0440 	add.w	r4, r1, #64	; 0x40
 800f4f0:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800f4f4:	2600      	movs	r6, #0
 800f4f6:	ed54 fa0f 	vldr	s31, [r4, #-60]	; 0xffffffc4
 800f4fa:	ed50 7a0f 	vldr	s15, [r0, #-60]	; 0xffffffc4
 800f4fe:	ed14 fa10 	vldr	s30, [r4, #-64]	; 0xffffffc0
 800f502:	ed50 ea10 	vldr	s29, [r0, #-64]	; 0xffffffc0
 800f506:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 800f50a:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 800f50e:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800f512:	ed50 ca0c 	vldr	s25, [r0, #-48]	; 0xffffffd0
 800f516:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 800f51a:	ed50 ba0b 	vldr	s23, [r0, #-44]	; 0xffffffd4
 800f51e:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 800f522:	ed54 aa0a 	vldr	s21, [r4, #-40]	; 0xffffffd8
 800f526:	ed10 aa0a 	vldr	s20, [r0, #-40]	; 0xffffffd8
 800f52a:	ed54 9a09 	vldr	s19, [r4, #-36]	; 0xffffffdc
 800f52e:	ed10 9a09 	vldr	s18, [r0, #-36]	; 0xffffffdc
 800f532:	ed50 8a08 	vldr	s17, [r0, #-32]	; 0xffffffe0
 800f536:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800f53a:	ed50 0a07 	vldr	s1, [r0, #-28]	; 0xffffffe4
 800f53e:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800f542:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800f546:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 800f54a:	ed50 2a05 	vldr	s5, [r0, #-20]	; 0xffffffec
 800f54e:	ed14 3a05 	vldr	s6, [r4, #-20]	; 0xffffffec
 800f552:	ed50 3a04 	vldr	s7, [r0, #-16]
 800f556:	ed14 4a04 	vldr	s8, [r4, #-16]
 800f55a:	ed54 4a03 	vldr	s9, [r4, #-12]
 800f55e:	ed10 5a03 	vldr	s10, [r0, #-12]
 800f562:	ed50 5a02 	vldr	s11, [r0, #-8]
 800f566:	ed14 7a02 	vldr	s14, [r4, #-8]
 800f56a:	ee67 7aaf 	vmul.f32	s15, s15, s31
 800f56e:	ed50 fa0e 	vldr	s31, [r0, #-56]	; 0xffffffc8
 800f572:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800f576:	3610      	adds	r6, #16
 800f578:	42ae      	cmp	r6, r5
 800f57a:	ed14 fa01 	vldr	s30, [r4, #-4]
 800f57e:	ed50 ea01 	vldr	s29, [r0, #-4]
 800f582:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800f586:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800f58a:	f100 0040 	add.w	r0, r0, #64	; 0x40
 800f58e:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800f592:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800f596:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800f59a:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800f59e:	eee9 7a89 	vfma.f32	s15, s19, s18
 800f5a2:	eee8 7a80 	vfma.f32	s15, s17, s0
 800f5a6:	eee0 7a81 	vfma.f32	s15, s1, s2
 800f5aa:	eee1 7a82 	vfma.f32	s15, s3, s4
 800f5ae:	eee2 7a83 	vfma.f32	s15, s5, s6
 800f5b2:	eee3 7a84 	vfma.f32	s15, s7, s8
 800f5b6:	eee4 7a85 	vfma.f32	s15, s9, s10
 800f5ba:	eee5 7a87 	vfma.f32	s15, s11, s14
 800f5be:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800f5c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800f5c6:	db96      	blt.n	800f4f6 <forward_conv2d_nl_pool+0x10ba>
 800f5c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f5ca:	4451      	add	r1, sl
 800f5cc:	4452      	add	r2, sl
 800f5ce:	4283      	cmp	r3, r0
 800f5d0:	dd0f      	ble.n	800f5f2 <forward_conv2d_nl_pool+0x11b6>
 800f5d2:	4604      	mov	r4, r0
 800f5d4:	468c      	mov	ip, r1
 800f5d6:	4616      	mov	r6, r2
 800f5d8:	ecb6 7a01 	vldmia	r6!, {s14}
 800f5dc:	ecfc 7a01 	vldmia	ip!, {s15}
 800f5e0:	3401      	adds	r4, #1
 800f5e2:	42a3      	cmp	r3, r4
 800f5e4:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f5e8:	d1f6      	bne.n	800f5d8 <forward_conv2d_nl_pool+0x119c>
 800f5ea:	1a18      	subs	r0, r3, r0
 800f5ec:	0080      	lsls	r0, r0, #2
 800f5ee:	4402      	add	r2, r0
 800f5f0:	4401      	add	r1, r0
 800f5f2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f5f4:	4402      	add	r2, r0
 800f5f6:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800f5fa:	f10e 0e01 	add.w	lr, lr, #1
 800f5fe:	4570      	cmp	r0, lr
 800f600:	4449      	add	r1, r9
 800f602:	f47f af70 	bne.w	800f4e6 <forward_conv2d_nl_pool+0x10aa>
 800f606:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800f60a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f60c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800f610:	edc3 6a00 	vstr	s13, [r3]
 800f614:	4608      	mov	r0, r1
 800f616:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800f61a:	440b      	add	r3, r1
 800f61c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800f620:	677b      	str	r3, [r7, #116]	; 0x74
 800f622:	4410      	add	r0, r2
 800f624:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f626:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 800f62a:	4608      	mov	r0, r1
 800f62c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800f630:	4418      	add	r0, r3
 800f632:	1acb      	subs	r3, r1, r3
 800f634:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f638:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800f63c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
 800f640:	f10b 0b01 	add.w	fp, fp, #1
 800f644:	455b      	cmp	r3, fp
 800f646:	eba8 0802 	sub.w	r8, r8, r2
 800f64a:	f47f af14 	bne.w	800f476 <forward_conv2d_nl_pool+0x103a>
 800f64e:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800f652:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800f656:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f65a:	440a      	add	r2, r1
 800f65c:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800f660:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800f664:	3204      	adds	r2, #4
 800f666:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 800f66a:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800f66e:	3301      	adds	r3, #1
 800f670:	429a      	cmp	r2, r3
 800f672:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f676:	f47f aecf 	bne.w	800f418 <forward_conv2d_nl_pool+0xfdc>
 800f67a:	f8d7 b01c 	ldr.w	fp, [r7, #28]
 800f67e:	f8d7 a014 	ldr.w	sl, [r7, #20]
 800f682:	f8d7 d070 	ldr.w	sp, [r7, #112]	; 0x70
 800f686:	f7ff ba23 	b.w	800ead0 <forward_conv2d_nl_pool+0x694>
 800f68a:	2000      	movs	r0, #0
 800f68c:	e79f      	b.n	800f5ce <forward_conv2d_nl_pool+0x1192>
 800f68e:	eef0 6a46 	vmov.f32	s13, s12
 800f692:	e7b8      	b.n	800f606 <forward_conv2d_nl_pool+0x11ca>
 800f694:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800f698:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800f69c:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 800f6a0:	eba8 0303 	sub.w	r3, r8, r3
 800f6a4:	e6f0      	b.n	800f488 <forward_conv2d_nl_pool+0x104c>
 800f6a6:	eeb0 6a48 	vmov.f32	s12, s16
 800f6aa:	e6ca      	b.n	800f442 <forward_conv2d_nl_pool+0x1006>

0800f6ac <forward_dense>:
 800f6ac:	6983      	ldr	r3, [r0, #24]
 800f6ae:	881a      	ldrh	r2, [r3, #0]
 800f6b0:	2a00      	cmp	r2, #0
 800f6b2:	f000 80b5 	beq.w	800f820 <forward_dense+0x174>
 800f6b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6ba:	ed2d 8b10 	vpush	{d8-d15}
 800f6be:	685f      	ldr	r7, [r3, #4]
 800f6c0:	687e      	ldr	r6, [r7, #4]
 800f6c2:	b091      	sub	sp, #68	; 0x44
 800f6c4:	b106      	cbz	r6, 800f6c8 <forward_dense+0x1c>
 800f6c6:	6836      	ldr	r6, [r6, #0]
 800f6c8:	2a01      	cmp	r2, #1
 800f6ca:	f240 80a6 	bls.w	800f81a <forward_dense+0x16e>
 800f6ce:	693d      	ldr	r5, [r7, #16]
 800f6d0:	b105      	cbz	r5, 800f6d4 <forward_dense+0x28>
 800f6d2:	682d      	ldr	r5, [r5, #0]
 800f6d4:	2a02      	cmp	r2, #2
 800f6d6:	f000 80a5 	beq.w	800f824 <forward_dense+0x178>
 800f6da:	69fb      	ldr	r3, [r7, #28]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	f000 821b 	beq.w	800fb18 <forward_dense+0x46c>
 800f6e2:	6819      	ldr	r1, [r3, #0]
 800f6e4:	9106      	str	r1, [sp, #24]
 800f6e6:	f117 0118 	adds.w	r1, r7, #24
 800f6ea:	f000 80c9 	beq.w	800f880 <forward_dense+0x1d4>
 800f6ee:	8b39      	ldrh	r1, [r7, #24]
 800f6f0:	2901      	cmp	r1, #1
 800f6f2:	f240 820e 	bls.w	800fb12 <forward_dense+0x466>
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	f000 80c4 	beq.w	800f884 <forward_dense+0x1d8>
 800f6fc:	685b      	ldr	r3, [r3, #4]
 800f6fe:	9307      	str	r3, [sp, #28]
 800f700:	9b06      	ldr	r3, [sp, #24]
 800f702:	68ec      	ldr	r4, [r5, #12]
 800f704:	6998      	ldr	r0, [r3, #24]
 800f706:	68f1      	ldr	r1, [r6, #12]
 800f708:	6803      	ldr	r3, [r0, #0]
 800f70a:	f8d1 8004 	ldr.w	r8, [r1, #4]
 800f70e:	e9d4 ce02 	ldrd	ip, lr, [r4, #8]
 800f712:	f3c3 19c6 	ubfx	r9, r3, #7, #7
 800f716:	f3c3 5141 	ubfx	r1, r3, #21, #2
 800f71a:	fa49 f101 	asr.w	r1, r9, r1
 800f71e:	910b      	str	r1, [sp, #44]	; 0x2c
 800f720:	2a03      	cmp	r2, #3
 800f722:	fb0e f10c 	mul.w	r1, lr, ip
 800f726:	6864      	ldr	r4, [r4, #4]
 800f728:	9108      	str	r1, [sp, #32]
 800f72a:	f000 81de 	beq.w	800faea <forward_dense+0x43e>
 800f72e:	6abf      	ldr	r7, [r7, #40]	; 0x28
 800f730:	b117      	cbz	r7, 800f738 <forward_dense+0x8c>
 800f732:	683f      	ldr	r7, [r7, #0]
 800f734:	b107      	cbz	r7, 800f738 <forward_dense+0x8c>
 800f736:	69bf      	ldr	r7, [r7, #24]
 800f738:	f3c3 4343 	ubfx	r3, r3, #17, #4
 800f73c:	2b04      	cmp	r3, #4
 800f73e:	f000 81d7 	beq.w	800faf0 <forward_dense+0x444>
 800f742:	2b08      	cmp	r3, #8
 800f744:	f000 81d4 	beq.w	800faf0 <forward_dense+0x444>
 800f748:	f04f 0a00 	mov.w	sl, #0
 800f74c:	69ab      	ldr	r3, [r5, #24]
 800f74e:	69b2      	ldr	r2, [r6, #24]
 800f750:	6899      	ldr	r1, [r3, #8]
 800f752:	9b06      	ldr	r3, [sp, #24]
 800f754:	9104      	str	r1, [sp, #16]
 800f756:	695b      	ldr	r3, [r3, #20]
 800f758:	6897      	ldr	r7, [r2, #8]
 800f75a:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800f75e:	00a3      	lsls	r3, r4, #2
 800f760:	9309      	str	r3, [sp, #36]	; 0x24
 800f762:	18ce      	adds	r6, r1, r3
 800f764:	9b08      	ldr	r3, [sp, #32]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d052      	beq.n	800f810 <forward_dense+0x164>
 800f76a:	f1a8 0310 	sub.w	r3, r8, #16
 800f76e:	091b      	lsrs	r3, r3, #4
 800f770:	3301      	adds	r3, #1
 800f772:	019b      	lsls	r3, r3, #6
 800f774:	930c      	str	r3, [sp, #48]	; 0x30
 800f776:	ea4f 0388 	mov.w	r3, r8, lsl #2
 800f77a:	930a      	str	r3, [sp, #40]	; 0x28
 800f77c:	2300      	movs	r3, #0
 800f77e:	9305      	str	r3, [sp, #20]
 800f780:	eddf aace 	vldr	s21, [pc, #824]	; 800fabc <forward_dense+0x410>
 800f784:	f008 030f 	and.w	r3, r8, #15
 800f788:	930d      	str	r3, [sp, #52]	; 0x34
 800f78a:	9b06      	ldr	r3, [sp, #24]
 800f78c:	699b      	ldr	r3, [r3, #24]
 800f78e:	689d      	ldr	r5, [r3, #8]
 800f790:	9b07      	ldr	r3, [sp, #28]
 800f792:	2b00      	cmp	r3, #0
 800f794:	f000 818f 	beq.w	800fab6 <forward_dense+0x40a>
 800f798:	699b      	ldr	r3, [r3, #24]
 800f79a:	689c      	ldr	r4, [r3, #8]
 800f79c:	9b04      	ldr	r3, [sp, #16]
 800f79e:	f1ba 0f00 	cmp.w	sl, #0
 800f7a2:	d071      	beq.n	800f888 <forward_dense+0x1dc>
 800f7a4:	42b3      	cmp	r3, r6
 800f7a6:	d229      	bcs.n	800f7fc <forward_dense+0x150>
 800f7a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f7aa:	469b      	mov	fp, r3
 800f7ac:	ab0f      	add	r3, sp, #60	; 0x3c
 800f7ae:	9303      	str	r3, [sp, #12]
 800f7b0:	2a04      	cmp	r2, #4
 800f7b2:	4633      	mov	r3, r6
 800f7b4:	4646      	mov	r6, r8
 800f7b6:	4698      	mov	r8, r3
 800f7b8:	d037      	beq.n	800f82a <forward_dense+0x17e>
 800f7ba:	2c00      	cmp	r4, #0
 800f7bc:	f000 8180 	beq.w	800fac0 <forward_dense+0x414>
 800f7c0:	f8d4 c000 	ldr.w	ip, [r4]
 800f7c4:	9803      	ldr	r0, [sp, #12]
 800f7c6:	9600      	str	r6, [sp, #0]
 800f7c8:	463b      	mov	r3, r7
 800f7ca:	4629      	mov	r1, r5
 800f7cc:	4652      	mov	r2, sl
 800f7ce:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800f7d2:	f7fd fc85 	bl	800d0e0 <ai_dict8_dot_array_f32>
 800f7d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f7d8:	f84b 3b04 	str.w	r3, [fp], #4
 800f7dc:	45c3      	cmp	fp, r8
 800f7de:	f104 0404 	add.w	r4, r4, #4
 800f7e2:	444d      	add	r5, r9
 800f7e4:	d3e9      	bcc.n	800f7ba <forward_dense+0x10e>
 800f7e6:	4643      	mov	r3, r8
 800f7e8:	46b0      	mov	r8, r6
 800f7ea:	461e      	mov	r6, r3
 800f7ec:	9a04      	ldr	r2, [sp, #16]
 800f7ee:	43d3      	mvns	r3, r2
 800f7f0:	4433      	add	r3, r6
 800f7f2:	f023 0303 	bic.w	r3, r3, #3
 800f7f6:	3304      	adds	r3, #4
 800f7f8:	18d3      	adds	r3, r2, r3
 800f7fa:	9304      	str	r3, [sp, #16]
 800f7fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f7fe:	9b05      	ldr	r3, [sp, #20]
 800f800:	4417      	add	r7, r2
 800f802:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f804:	4416      	add	r6, r2
 800f806:	9a08      	ldr	r2, [sp, #32]
 800f808:	3301      	adds	r3, #1
 800f80a:	4293      	cmp	r3, r2
 800f80c:	9305      	str	r3, [sp, #20]
 800f80e:	d1bc      	bne.n	800f78a <forward_dense+0xde>
 800f810:	b011      	add	sp, #68	; 0x44
 800f812:	ecbd 8b10 	vpop	{d8-d15}
 800f816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f81a:	2300      	movs	r3, #0
 800f81c:	685b      	ldr	r3, [r3, #4]
 800f81e:	deff      	udf	#255	; 0xff
 800f820:	6853      	ldr	r3, [r2, #4]
 800f822:	deff      	udf	#255	; 0xff
 800f824:	2300      	movs	r3, #0
 800f826:	685b      	ldr	r3, [r3, #4]
 800f828:	deff      	udf	#255	; 0xff
 800f82a:	b1a4      	cbz	r4, 800f856 <forward_dense+0x1aa>
 800f82c:	f8d4 c000 	ldr.w	ip, [r4]
 800f830:	9803      	ldr	r0, [sp, #12]
 800f832:	9600      	str	r6, [sp, #0]
 800f834:	463b      	mov	r3, r7
 800f836:	4629      	mov	r1, r5
 800f838:	4652      	mov	r2, sl
 800f83a:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800f83e:	f7fd fd1d 	bl	800d27c <ai_dict4_dot_array_f32>
 800f842:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f844:	f84b 3b04 	str.w	r3, [fp], #4
 800f848:	45c3      	cmp	fp, r8
 800f84a:	f104 0404 	add.w	r4, r4, #4
 800f84e:	444d      	add	r5, r9
 800f850:	d2c9      	bcs.n	800f7e6 <forward_dense+0x13a>
 800f852:	2c00      	cmp	r4, #0
 800f854:	d1ea      	bne.n	800f82c <forward_dense+0x180>
 800f856:	4634      	mov	r4, r6
 800f858:	4646      	mov	r6, r8
 800f85a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f85e:	9400      	str	r4, [sp, #0]
 800f860:	463b      	mov	r3, r7
 800f862:	4629      	mov	r1, r5
 800f864:	4652      	mov	r2, sl
 800f866:	4640      	mov	r0, r8
 800f868:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 800f86c:	f7fd fd06 	bl	800d27c <ai_dict4_dot_array_f32>
 800f870:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f872:	f84b 3b04 	str.w	r3, [fp], #4
 800f876:	45b3      	cmp	fp, r6
 800f878:	444d      	add	r5, r9
 800f87a:	d3f0      	bcc.n	800f85e <forward_dense+0x1b2>
 800f87c:	46a0      	mov	r8, r4
 800f87e:	e7b5      	b.n	800f7ec <forward_dense+0x140>
 800f880:	9107      	str	r1, [sp, #28]
 800f882:	e73d      	b.n	800f700 <forward_dense+0x54>
 800f884:	9307      	str	r3, [sp, #28]
 800f886:	e73b      	b.n	800f700 <forward_dense+0x54>
 800f888:	42b3      	cmp	r3, r6
 800f88a:	d2b7      	bcs.n	800f7fc <forward_dense+0x150>
 800f88c:	4618      	mov	r0, r3
 800f88e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f890:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800f894:	eb07 0c03 	add.w	ip, r7, r3
 800f898:	469e      	mov	lr, r3
 800f89a:	2c00      	cmp	r4, #0
 800f89c:	f000 80ff 	beq.w	800fa9e <forward_dense+0x3f2>
 800f8a0:	f1b8 0f0f 	cmp.w	r8, #15
 800f8a4:	edd4 fa00 	vldr	s31, [r4]
 800f8a8:	eddf 6a84 	vldr	s13, [pc, #528]	; 800fabc <forward_dense+0x410>
 800f8ac:	f104 0404 	add.w	r4, r4, #4
 800f8b0:	f240 80fd 	bls.w	800faae <forward_dense+0x402>
 800f8b4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800f8b8:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800f8bc:	4641      	mov	r1, r8
 800f8be:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
 800f8c2:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 800f8c6:	ed53 ea10 	vldr	s29, [r3, #-64]	; 0xffffffc0
 800f8ca:	ed12 ea10 	vldr	s28, [r2, #-64]	; 0xffffffc0
 800f8ce:	ed52 da0e 	vldr	s27, [r2, #-56]	; 0xffffffc8
 800f8d2:	ed12 da0d 	vldr	s26, [r2, #-52]	; 0xffffffcc
 800f8d6:	ed53 ca0d 	vldr	s25, [r3, #-52]	; 0xffffffcc
 800f8da:	ed12 ca0c 	vldr	s24, [r2, #-48]	; 0xffffffd0
 800f8de:	ed53 ba0c 	vldr	s23, [r3, #-48]	; 0xffffffd0
 800f8e2:	ed13 ba0b 	vldr	s22, [r3, #-44]	; 0xffffffd4
 800f8e6:	ed12 aa0b 	vldr	s20, [r2, #-44]	; 0xffffffd4
 800f8ea:	ed52 9a0a 	vldr	s19, [r2, #-40]	; 0xffffffd8
 800f8ee:	ed13 9a0a 	vldr	s18, [r3, #-40]	; 0xffffffd8
 800f8f2:	ed52 8a09 	vldr	s17, [r2, #-36]	; 0xffffffdc
 800f8f6:	ed13 8a09 	vldr	s16, [r3, #-36]	; 0xffffffdc
 800f8fa:	ed13 0a08 	vldr	s0, [r3, #-32]	; 0xffffffe0
 800f8fe:	ed52 0a08 	vldr	s1, [r2, #-32]	; 0xffffffe0
 800f902:	ed13 1a07 	vldr	s2, [r3, #-28]	; 0xffffffe4
 800f906:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 800f90a:	ed13 2a06 	vldr	s4, [r3, #-24]	; 0xffffffe8
 800f90e:	ed52 2a06 	vldr	s5, [r2, #-24]	; 0xffffffe8
 800f912:	ed12 3a05 	vldr	s6, [r2, #-20]	; 0xffffffec
 800f916:	ed53 3a05 	vldr	s7, [r3, #-20]	; 0xffffffec
 800f91a:	ed12 4a04 	vldr	s8, [r2, #-16]
 800f91e:	ed53 4a04 	vldr	s9, [r3, #-16]
 800f922:	ed13 5a03 	vldr	s10, [r3, #-12]
 800f926:	ed52 5a03 	vldr	s11, [r2, #-12]
 800f92a:	ed13 6a02 	vldr	s12, [r3, #-8]
 800f92e:	ed12 7a02 	vldr	s14, [r2, #-8]
 800f932:	ee67 7a8f 	vmul.f32	s15, s15, s30
 800f936:	ed13 fa0e 	vldr	s30, [r3, #-56]	; 0xffffffc8
 800f93a:	eeee 7a8e 	vfma.f32	s15, s29, s28
 800f93e:	3910      	subs	r1, #16
 800f940:	290f      	cmp	r1, #15
 800f942:	ed52 ea01 	vldr	s29, [r2, #-4]
 800f946:	ed13 ea01 	vldr	s28, [r3, #-4]
 800f94a:	eeed 7a8f 	vfma.f32	s15, s27, s30
 800f94e:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800f952:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f956:	eeed 7a2c 	vfma.f32	s15, s26, s25
 800f95a:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800f95e:	eeeb 7a0a 	vfma.f32	s15, s22, s20
 800f962:	eee9 7a89 	vfma.f32	s15, s19, s18
 800f966:	eee8 7a88 	vfma.f32	s15, s17, s16
 800f96a:	eee0 7a20 	vfma.f32	s15, s0, s1
 800f96e:	eee1 7a21 	vfma.f32	s15, s2, s3
 800f972:	eee2 7a22 	vfma.f32	s15, s4, s5
 800f976:	eee3 7a23 	vfma.f32	s15, s6, s7
 800f97a:	eee4 7a24 	vfma.f32	s15, s8, s9
 800f97e:	eee5 7a25 	vfma.f32	s15, s10, s11
 800f982:	eee6 7a07 	vfma.f32	s15, s12, s14
 800f986:	eeee 7a8e 	vfma.f32	s15, s29, s28
 800f98a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800f98e:	d896      	bhi.n	800f8be <forward_dense+0x212>
 800f990:	eb05 010e 	add.w	r1, r5, lr
 800f994:	465b      	mov	r3, fp
 800f996:	4662      	mov	r2, ip
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d075      	beq.n	800fa88 <forward_dense+0x3dc>
 800f99c:	ed91 7a00 	vldr	s14, [r1]
 800f9a0:	edd2 7a00 	vldr	s15, [r2]
 800f9a4:	2b01      	cmp	r3, #1
 800f9a6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f9aa:	d06d      	beq.n	800fa88 <forward_dense+0x3dc>
 800f9ac:	ed91 7a01 	vldr	s14, [r1, #4]
 800f9b0:	edd2 7a01 	vldr	s15, [r2, #4]
 800f9b4:	2b02      	cmp	r3, #2
 800f9b6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f9ba:	d065      	beq.n	800fa88 <forward_dense+0x3dc>
 800f9bc:	ed91 7a02 	vldr	s14, [r1, #8]
 800f9c0:	edd2 7a02 	vldr	s15, [r2, #8]
 800f9c4:	2b03      	cmp	r3, #3
 800f9c6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f9ca:	d05d      	beq.n	800fa88 <forward_dense+0x3dc>
 800f9cc:	ed91 7a03 	vldr	s14, [r1, #12]
 800f9d0:	edd2 7a03 	vldr	s15, [r2, #12]
 800f9d4:	2b04      	cmp	r3, #4
 800f9d6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f9da:	d055      	beq.n	800fa88 <forward_dense+0x3dc>
 800f9dc:	ed91 7a04 	vldr	s14, [r1, #16]
 800f9e0:	edd2 7a04 	vldr	s15, [r2, #16]
 800f9e4:	2b05      	cmp	r3, #5
 800f9e6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f9ea:	d04d      	beq.n	800fa88 <forward_dense+0x3dc>
 800f9ec:	ed91 7a05 	vldr	s14, [r1, #20]
 800f9f0:	edd2 7a05 	vldr	s15, [r2, #20]
 800f9f4:	2b06      	cmp	r3, #6
 800f9f6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f9fa:	d045      	beq.n	800fa88 <forward_dense+0x3dc>
 800f9fc:	ed91 7a06 	vldr	s14, [r1, #24]
 800fa00:	edd2 7a06 	vldr	s15, [r2, #24]
 800fa04:	2b07      	cmp	r3, #7
 800fa06:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa0a:	d03d      	beq.n	800fa88 <forward_dense+0x3dc>
 800fa0c:	ed91 7a07 	vldr	s14, [r1, #28]
 800fa10:	edd2 7a07 	vldr	s15, [r2, #28]
 800fa14:	2b08      	cmp	r3, #8
 800fa16:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa1a:	d035      	beq.n	800fa88 <forward_dense+0x3dc>
 800fa1c:	ed91 7a08 	vldr	s14, [r1, #32]
 800fa20:	edd2 7a08 	vldr	s15, [r2, #32]
 800fa24:	2b09      	cmp	r3, #9
 800fa26:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa2a:	d02d      	beq.n	800fa88 <forward_dense+0x3dc>
 800fa2c:	ed91 7a09 	vldr	s14, [r1, #36]	; 0x24
 800fa30:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 800fa34:	2b0a      	cmp	r3, #10
 800fa36:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa3a:	d025      	beq.n	800fa88 <forward_dense+0x3dc>
 800fa3c:	ed91 7a0a 	vldr	s14, [r1, #40]	; 0x28
 800fa40:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 800fa44:	2b0b      	cmp	r3, #11
 800fa46:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa4a:	d01d      	beq.n	800fa88 <forward_dense+0x3dc>
 800fa4c:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 800fa50:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 800fa54:	2b0c      	cmp	r3, #12
 800fa56:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa5a:	d015      	beq.n	800fa88 <forward_dense+0x3dc>
 800fa5c:	ed91 7a0c 	vldr	s14, [r1, #48]	; 0x30
 800fa60:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 800fa64:	2b0d      	cmp	r3, #13
 800fa66:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa6a:	d00d      	beq.n	800fa88 <forward_dense+0x3dc>
 800fa6c:	ed91 7a0d 	vldr	s14, [r1, #52]	; 0x34
 800fa70:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 800fa74:	2b0e      	cmp	r3, #14
 800fa76:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa7a:	d005      	beq.n	800fa88 <forward_dense+0x3dc>
 800fa7c:	ed91 7a0e 	vldr	s14, [r1, #56]	; 0x38
 800fa80:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 800fa84:	eee7 6a27 	vfma.f32	s13, s14, s15
 800fa88:	444d      	add	r5, r9
 800fa8a:	ee7f 6aa6 	vadd.f32	s13, s31, s13
 800fa8e:	ece0 6a01 	vstmia	r0!, {s13}
 800fa92:	42b0      	cmp	r0, r6
 800fa94:	f4bf aeaa 	bcs.w	800f7ec <forward_dense+0x140>
 800fa98:	2c00      	cmp	r4, #0
 800fa9a:	f47f af01 	bne.w	800f8a0 <forward_dense+0x1f4>
 800fa9e:	f1b8 0f0f 	cmp.w	r8, #15
 800faa2:	eef0 fa6a 	vmov.f32	s31, s21
 800faa6:	eddf 6a05 	vldr	s13, [pc, #20]	; 800fabc <forward_dense+0x410>
 800faaa:	f63f af03 	bhi.w	800f8b4 <forward_dense+0x208>
 800faae:	4643      	mov	r3, r8
 800fab0:	4629      	mov	r1, r5
 800fab2:	463a      	mov	r2, r7
 800fab4:	e770      	b.n	800f998 <forward_dense+0x2ec>
 800fab6:	461c      	mov	r4, r3
 800fab8:	e670      	b.n	800f79c <forward_dense+0xf0>
 800faba:	bf00      	nop
 800fabc:	00000000 	.word	0x00000000
 800fac0:	4634      	mov	r4, r6
 800fac2:	4646      	mov	r6, r8
 800fac4:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800fac8:	9400      	str	r4, [sp, #0]
 800faca:	463b      	mov	r3, r7
 800facc:	4629      	mov	r1, r5
 800face:	4652      	mov	r2, sl
 800fad0:	4640      	mov	r0, r8
 800fad2:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 800fad6:	f7fd fb03 	bl	800d0e0 <ai_dict8_dot_array_f32>
 800fada:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fadc:	f84b 3b04 	str.w	r3, [fp], #4
 800fae0:	455e      	cmp	r6, fp
 800fae2:	444d      	add	r5, r9
 800fae4:	d8f0      	bhi.n	800fac8 <forward_dense+0x41c>
 800fae6:	46a0      	mov	r8, r4
 800fae8:	e680      	b.n	800f7ec <forward_dense+0x140>
 800faea:	2300      	movs	r3, #0
 800faec:	685b      	ldr	r3, [r3, #4]
 800faee:	deff      	udf	#255	; 0xff
 800faf0:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800faf4:	2f00      	cmp	r7, #0
 800faf6:	f43f ae29 	beq.w	800f74c <forward_dense+0xa0>
 800fafa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fafe:	f000 fc4f 	bl	80103a0 <ai_array_get_byte_size>
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	4602      	mov	r2, r0
 800fb06:	4651      	mov	r1, sl
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f000 fccd 	bl	80104a8 <memcpy>
 800fb0e:	4682      	mov	sl, r0
 800fb10:	e61c      	b.n	800f74c <forward_dense+0xa0>
 800fb12:	2300      	movs	r3, #0
 800fb14:	9307      	str	r3, [sp, #28]
 800fb16:	e5f3      	b.n	800f700 <forward_dense+0x54>
 800fb18:	9306      	str	r3, [sp, #24]
 800fb1a:	e5e4      	b.n	800f6e6 <forward_dense+0x3a>

0800fb1c <nl_func_relu_array_f32>:
 800fb1c:	b410      	push	{r4}
 800fb1e:	698c      	ldr	r4, [r1, #24]
 800fb20:	6981      	ldr	r1, [r0, #24]
 800fb22:	68a3      	ldr	r3, [r4, #8]
 800fb24:	6889      	ldr	r1, [r1, #8]
 800fb26:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800fb2a:	3a01      	subs	r2, #1
 800fb2c:	0092      	lsls	r2, r2, #2
 800fb2e:	189b      	adds	r3, r3, r2
 800fb30:	d216      	bcs.n	800fb60 <nl_func_relu_array_f32+0x44>
 800fb32:	3204      	adds	r2, #4
 800fb34:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800fb68 <nl_func_relu_array_f32+0x4c>
 800fb38:	4411      	add	r1, r2
 800fb3a:	3304      	adds	r3, #4
 800fb3c:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fb40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800fb44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb48:	bfb8      	it	lt
 800fb4a:	eef0 7a47 	vmovlt.f32	s15, s14
 800fb4e:	ed61 7a01 	vstmdb	r1!, {s15}
 800fb52:	68a0      	ldr	r0, [r4, #8]
 800fb54:	f1a3 0208 	sub.w	r2, r3, #8
 800fb58:	4290      	cmp	r0, r2
 800fb5a:	f1a3 0304 	sub.w	r3, r3, #4
 800fb5e:	d9ed      	bls.n	800fb3c <nl_func_relu_array_f32+0x20>
 800fb60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fb64:	4770      	bx	lr
 800fb66:	bf00      	nop
 800fb68:	00000000 	.word	0x00000000

0800fb6c <nl_func_sm_array_f32>:
 800fb6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb70:	ed2d 8b04 	vpush	{d8-d9}
 800fb74:	b089      	sub	sp, #36	; 0x24
 800fb76:	698f      	ldr	r7, [r1, #24]
 800fb78:	6984      	ldr	r4, [r0, #24]
 800fb7a:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
 800fb7e:	68bd      	ldr	r5, [r7, #8]
 800fb80:	9402      	str	r4, [sp, #8]
 800fb82:	4626      	mov	r6, r4
 800fb84:	4696      	mov	lr, r2
 800fb86:	eba2 020c 	sub.w	r2, r2, ip
 800fb8a:	eb05 0582 	add.w	r5, r5, r2, lsl #2
 800fb8e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800fb90:	68fa      	ldr	r2, [r7, #12]
 800fb92:	68b6      	ldr	r6, [r6, #8]
 800fb94:	ebae 0e04 	sub.w	lr, lr, r4
 800fb98:	4295      	cmp	r5, r2
 800fb9a:	eb06 068e 	add.w	r6, r6, lr, lsl #2
 800fb9e:	d354      	bcc.n	800fc4a <nl_func_sm_array_f32+0xde>
 800fba0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800fba4:	f1cc 0200 	rsb	r2, ip, #0
 800fba8:	00a4      	lsls	r4, r4, #2
 800fbaa:	e9cd 1006 	strd	r1, r0, [sp, #24]
 800fbae:	9303      	str	r3, [sp, #12]
 800fbb0:	9204      	str	r2, [sp, #16]
 800fbb2:	009b      	lsls	r3, r3, #2
 800fbb4:	4262      	negs	r2, r4
 800fbb6:	9205      	str	r2, [sp, #20]
 800fbb8:	9301      	str	r3, [sp, #4]
 800fbba:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 800fbbe:	9b02      	ldr	r3, [sp, #8]
 800fbc0:	9a07      	ldr	r2, [sp, #28]
 800fbc2:	60bd      	str	r5, [r7, #8]
 800fbc4:	609e      	str	r6, [r3, #8]
 800fbc6:	9b06      	ldr	r3, [sp, #24]
 800fbc8:	6992      	ldr	r2, [r2, #24]
 800fbca:	699b      	ldr	r3, [r3, #24]
 800fbcc:	6894      	ldr	r4, [r2, #8]
 800fbce:	9a03      	ldr	r2, [sp, #12]
 800fbd0:	689b      	ldr	r3, [r3, #8]
 800fbd2:	2a01      	cmp	r2, #1
 800fbd4:	ed93 8a00 	vldr	s16, [r3]
 800fbd8:	d940      	bls.n	800fc5c <nl_func_sm_array_f32+0xf0>
 800fbda:	9901      	ldr	r1, [sp, #4]
 800fbdc:	1d1a      	adds	r2, r3, #4
 800fbde:	eb03 0b01 	add.w	fp, r3, r1
 800fbe2:	ecf2 7a01 	vldmia	r2!, {s15}
 800fbe6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fbea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbee:	bfb8      	it	lt
 800fbf0:	eeb0 8a67 	vmovlt.f32	s16, s15
 800fbf4:	4593      	cmp	fp, r2
 800fbf6:	d1f4      	bne.n	800fbe2 <nl_func_sm_array_f32+0x76>
 800fbf8:	eddf 8a1b 	vldr	s17, [pc, #108]	; 800fc68 <nl_func_sm_array_f32+0xfc>
 800fbfc:	469a      	mov	sl, r3
 800fbfe:	46a1      	mov	r9, r4
 800fc00:	46a0      	mov	r8, r4
 800fc02:	ecba 0a01 	vldmia	sl!, {s0}
 800fc06:	ee30 0a48 	vsub.f32	s0, s0, s16
 800fc0a:	f005 f8f3 	bl	8014df4 <expf>
 800fc0e:	45d3      	cmp	fp, sl
 800fc10:	eca8 0a01 	vstmia	r8!, {s0}
 800fc14:	ee78 8a80 	vadd.f32	s17, s17, s0
 800fc18:	d1f3      	bne.n	800fc02 <nl_func_sm_array_f32+0x96>
 800fc1a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800fc1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc22:	d00b      	beq.n	800fc3c <nl_func_sm_array_f32+0xd0>
 800fc24:	ee89 7a28 	vdiv.f32	s14, s18, s17
 800fc28:	9b01      	ldr	r3, [sp, #4]
 800fc2a:	441c      	add	r4, r3
 800fc2c:	edd9 7a00 	vldr	s15, [r9]
 800fc30:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fc34:	ece9 7a01 	vstmia	r9!, {s15}
 800fc38:	454c      	cmp	r4, r9
 800fc3a:	d1f7      	bne.n	800fc2c <nl_func_sm_array_f32+0xc0>
 800fc3c:	9b04      	ldr	r3, [sp, #16]
 800fc3e:	68fa      	ldr	r2, [r7, #12]
 800fc40:	441d      	add	r5, r3
 800fc42:	9b05      	ldr	r3, [sp, #20]
 800fc44:	42aa      	cmp	r2, r5
 800fc46:	441e      	add	r6, r3
 800fc48:	d9b9      	bls.n	800fbbe <nl_func_sm_array_f32+0x52>
 800fc4a:	60ba      	str	r2, [r7, #8]
 800fc4c:	9a02      	ldr	r2, [sp, #8]
 800fc4e:	68d3      	ldr	r3, [r2, #12]
 800fc50:	6093      	str	r3, [r2, #8]
 800fc52:	b009      	add	sp, #36	; 0x24
 800fc54:	ecbd 8b04 	vpop	{d8-d9}
 800fc58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc5c:	2a00      	cmp	r2, #0
 800fc5e:	d0ed      	beq.n	800fc3c <nl_func_sm_array_f32+0xd0>
 800fc60:	9a01      	ldr	r2, [sp, #4]
 800fc62:	eb03 0b02 	add.w	fp, r3, r2
 800fc66:	e7c7      	b.n	800fbf8 <nl_func_sm_array_f32+0x8c>
 800fc68:	00000000 	.word	0x00000000

0800fc6c <nl_func_relu_generic_array_f32>:
 800fc6c:	b430      	push	{r4, r5}
 800fc6e:	6989      	ldr	r1, [r1, #24]
 800fc70:	6980      	ldr	r0, [r0, #24]
 800fc72:	edd3 6a02 	vldr	s13, [r3, #8]
 800fc76:	688c      	ldr	r4, [r1, #8]
 800fc78:	6880      	ldr	r0, [r0, #8]
 800fc7a:	ed93 7a00 	vldr	s14, [r3]
 800fc7e:	ed93 6a01 	vldr	s12, [r3, #4]
 800fc82:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800fc86:	3a01      	subs	r2, #1
 800fc88:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800fc8c:	0092      	lsls	r2, r2, #2
 800fc8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc92:	4410      	add	r0, r2
 800fc94:	4422      	add	r2, r4
 800fc96:	d421      	bmi.n	800fcdc <nl_func_relu_generic_array_f32+0x70>
 800fc98:	4294      	cmp	r4, r2
 800fc9a:	d83d      	bhi.n	800fd18 <nl_func_relu_generic_array_f32+0xac>
 800fc9c:	1d13      	adds	r3, r2, #4
 800fc9e:	1d02      	adds	r2, r0, #4
 800fca0:	e010      	b.n	800fcc4 <nl_func_relu_generic_array_f32+0x58>
 800fca2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcaa:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800fcae:	d501      	bpl.n	800fcb4 <nl_func_relu_generic_array_f32+0x48>
 800fcb0:	ee65 7a86 	vmul.f32	s15, s11, s12
 800fcb4:	ed62 7a01 	vstmdb	r2!, {s15}
 800fcb8:	6888      	ldr	r0, [r1, #8]
 800fcba:	f1a3 0408 	sub.w	r4, r3, #8
 800fcbe:	4284      	cmp	r4, r0
 800fcc0:	462b      	mov	r3, r5
 800fcc2:	d329      	bcc.n	800fd18 <nl_func_relu_generic_array_f32+0xac>
 800fcc4:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fcc8:	eef4 7ae6 	vcmpe.f32	s15, s13
 800fccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcd0:	f1a3 0504 	sub.w	r5, r3, #4
 800fcd4:	d4e5      	bmi.n	800fca2 <nl_func_relu_generic_array_f32+0x36>
 800fcd6:	eef0 7a66 	vmov.f32	s15, s13
 800fcda:	e7eb      	b.n	800fcb4 <nl_func_relu_generic_array_f32+0x48>
 800fcdc:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800fce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fce4:	d01a      	beq.n	800fd1c <nl_func_relu_generic_array_f32+0xb0>
 800fce6:	4294      	cmp	r4, r2
 800fce8:	d816      	bhi.n	800fd18 <nl_func_relu_generic_array_f32+0xac>
 800fcea:	1d13      	adds	r3, r2, #4
 800fcec:	1d02      	adds	r2, r0, #4
 800fcee:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fcf2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800fcf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fcfa:	f1a3 0408 	sub.w	r4, r3, #8
 800fcfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd02:	f1a3 0004 	sub.w	r0, r3, #4
 800fd06:	ee66 6a86 	vmul.f32	s13, s13, s12
 800fd0a:	4623      	mov	r3, r4
 800fd0c:	d51e      	bpl.n	800fd4c <nl_func_relu_generic_array_f32+0xe0>
 800fd0e:	ed62 6a01 	vstmdb	r2!, {s13}
 800fd12:	688b      	ldr	r3, [r1, #8]
 800fd14:	42a3      	cmp	r3, r4
 800fd16:	d91e      	bls.n	800fd56 <nl_func_relu_generic_array_f32+0xea>
 800fd18:	bc30      	pop	{r4, r5}
 800fd1a:	4770      	bx	lr
 800fd1c:	4294      	cmp	r4, r2
 800fd1e:	d8fb      	bhi.n	800fd18 <nl_func_relu_generic_array_f32+0xac>
 800fd20:	1d13      	adds	r3, r2, #4
 800fd22:	2500      	movs	r5, #0
 800fd24:	1d02      	adds	r2, r0, #4
 800fd26:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fd2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fd2e:	f1a3 0408 	sub.w	r4, r3, #8
 800fd32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd36:	f1a3 0004 	sub.w	r0, r3, #4
 800fd3a:	4623      	mov	r3, r4
 800fd3c:	db0d      	blt.n	800fd5a <nl_func_relu_generic_array_f32+0xee>
 800fd3e:	ed62 7a01 	vstmdb	r2!, {s15}
 800fd42:	688b      	ldr	r3, [r1, #8]
 800fd44:	42a3      	cmp	r3, r4
 800fd46:	d8e7      	bhi.n	800fd18 <nl_func_relu_generic_array_f32+0xac>
 800fd48:	4603      	mov	r3, r0
 800fd4a:	e7ec      	b.n	800fd26 <nl_func_relu_generic_array_f32+0xba>
 800fd4c:	ed62 7a01 	vstmdb	r2!, {s15}
 800fd50:	688c      	ldr	r4, [r1, #8]
 800fd52:	429c      	cmp	r4, r3
 800fd54:	d8e0      	bhi.n	800fd18 <nl_func_relu_generic_array_f32+0xac>
 800fd56:	4603      	mov	r3, r0
 800fd58:	e7c9      	b.n	800fcee <nl_func_relu_generic_array_f32+0x82>
 800fd5a:	f842 5d04 	str.w	r5, [r2, #-4]!
 800fd5e:	688c      	ldr	r4, [r1, #8]
 800fd60:	429c      	cmp	r4, r3
 800fd62:	d8d9      	bhi.n	800fd18 <nl_func_relu_generic_array_f32+0xac>
 800fd64:	4603      	mov	r3, r0
 800fd66:	e7de      	b.n	800fd26 <nl_func_relu_generic_array_f32+0xba>

0800fd68 <forward_relu>:
 800fd68:	6982      	ldr	r2, [r0, #24]
 800fd6a:	8813      	ldrh	r3, [r2, #0]
 800fd6c:	b333      	cbz	r3, 800fdbc <forward_relu+0x54>
 800fd6e:	6852      	ldr	r2, [r2, #4]
 800fd70:	6851      	ldr	r1, [r2, #4]
 800fd72:	b101      	cbz	r1, 800fd76 <forward_relu+0xe>
 800fd74:	6809      	ldr	r1, [r1, #0]
 800fd76:	2b01      	cmp	r3, #1
 800fd78:	d91d      	bls.n	800fdb6 <forward_relu+0x4e>
 800fd7a:	b4f0      	push	{r4, r5, r6, r7}
 800fd7c:	6917      	ldr	r7, [r2, #16]
 800fd7e:	b107      	cbz	r7, 800fd82 <forward_relu+0x1a>
 800fd80:	683f      	ldr	r7, [r7, #0]
 800fd82:	688c      	ldr	r4, [r1, #8]
 800fd84:	69c3      	ldr	r3, [r0, #28]
 800fd86:	f3c4 2417 	ubfx	r4, r4, #8, #24
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d044      	beq.n	800fe18 <forward_relu+0xb0>
 800fd8e:	e9d3 5301 	ldrd	r5, r3, [r3, #4]
 800fd92:	2d01      	cmp	r5, #1
 800fd94:	d014      	beq.n	800fdc0 <forward_relu+0x58>
 800fd96:	2c00      	cmp	r4, #0
 800fd98:	d074      	beq.n	800fe84 <forward_relu+0x11c>
 800fd9a:	68ce      	ldr	r6, [r1, #12]
 800fd9c:	2201      	movs	r2, #1
 800fd9e:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800fda2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fda6:	42a6      	cmp	r6, r4
 800fda8:	fb05 f202 	mul.w	r2, r5, r2
 800fdac:	d1f9      	bne.n	800fda2 <forward_relu+0x3a>
 800fdae:	4638      	mov	r0, r7
 800fdb0:	bcf0      	pop	{r4, r5, r6, r7}
 800fdb2:	f7ff bf5b 	b.w	800fc6c <nl_func_relu_generic_array_f32>
 800fdb6:	2300      	movs	r3, #0
 800fdb8:	685b      	ldr	r3, [r3, #4]
 800fdba:	deff      	udf	#255	; 0xff
 800fdbc:	685b      	ldr	r3, [r3, #4]
 800fdbe:	deff      	udf	#255	; 0xff
 800fdc0:	69ba      	ldr	r2, [r7, #24]
 800fdc2:	6988      	ldr	r0, [r1, #24]
 800fdc4:	6896      	ldr	r6, [r2, #8]
 800fdc6:	ed93 7a00 	vldr	s14, [r3]
 800fdca:	6882      	ldr	r2, [r0, #8]
 800fdcc:	b184      	cbz	r4, 800fdf0 <forward_relu+0x88>
 800fdce:	68cf      	ldr	r7, [r1, #12]
 800fdd0:	462b      	mov	r3, r5
 800fdd2:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 800fdd6:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 800fdda:	42a7      	cmp	r7, r4
 800fddc:	fb01 f303 	mul.w	r3, r1, r3
 800fde0:	d1f9      	bne.n	800fdd6 <forward_relu+0x6e>
 800fde2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fde6:	3b01      	subs	r3, #1
 800fde8:	009b      	lsls	r3, r3, #2
 800fdea:	18d2      	adds	r2, r2, r3
 800fdec:	441e      	add	r6, r3
 800fdee:	d23f      	bcs.n	800fe70 <forward_relu+0x108>
 800fdf0:	1d13      	adds	r3, r2, #4
 800fdf2:	2500      	movs	r5, #0
 800fdf4:	1d32      	adds	r2, r6, #4
 800fdf6:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fdfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fdfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe02:	f1a3 0104 	sub.w	r1, r3, #4
 800fe06:	d835      	bhi.n	800fe74 <forward_relu+0x10c>
 800fe08:	ed62 7a01 	vstmdb	r2!, {s15}
 800fe0c:	6884      	ldr	r4, [r0, #8]
 800fe0e:	3b08      	subs	r3, #8
 800fe10:	429c      	cmp	r4, r3
 800fe12:	d82d      	bhi.n	800fe70 <forward_relu+0x108>
 800fe14:	460b      	mov	r3, r1
 800fe16:	e7ee      	b.n	800fdf6 <forward_relu+0x8e>
 800fe18:	69bb      	ldr	r3, [r7, #24]
 800fe1a:	698d      	ldr	r5, [r1, #24]
 800fe1c:	6898      	ldr	r0, [r3, #8]
 800fe1e:	68ab      	ldr	r3, [r5, #8]
 800fe20:	b184      	cbz	r4, 800fe44 <forward_relu+0xdc>
 800fe22:	68ce      	ldr	r6, [r1, #12]
 800fe24:	2201      	movs	r2, #1
 800fe26:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800fe2a:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 800fe2e:	42a6      	cmp	r6, r4
 800fe30:	fb01 f202 	mul.w	r2, r1, r2
 800fe34:	d1f9      	bne.n	800fe2a <forward_relu+0xc2>
 800fe36:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800fe3a:	3a01      	subs	r2, #1
 800fe3c:	0092      	lsls	r2, r2, #2
 800fe3e:	189b      	adds	r3, r3, r2
 800fe40:	4410      	add	r0, r2
 800fe42:	d215      	bcs.n	800fe70 <forward_relu+0x108>
 800fe44:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800fe88 <forward_relu+0x120>
 800fe48:	3304      	adds	r3, #4
 800fe4a:	1d01      	adds	r1, r0, #4
 800fe4c:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fe50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800fe54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe58:	bfb8      	it	lt
 800fe5a:	eef0 7a47 	vmovlt.f32	s15, s14
 800fe5e:	ed61 7a01 	vstmdb	r1!, {s15}
 800fe62:	68a8      	ldr	r0, [r5, #8]
 800fe64:	f1a3 0208 	sub.w	r2, r3, #8
 800fe68:	4290      	cmp	r0, r2
 800fe6a:	f1a3 0304 	sub.w	r3, r3, #4
 800fe6e:	d9ed      	bls.n	800fe4c <forward_relu+0xe4>
 800fe70:	bcf0      	pop	{r4, r5, r6, r7}
 800fe72:	4770      	bx	lr
 800fe74:	f842 5d04 	str.w	r5, [r2, #-4]!
 800fe78:	6884      	ldr	r4, [r0, #8]
 800fe7a:	3b08      	subs	r3, #8
 800fe7c:	429c      	cmp	r4, r3
 800fe7e:	d8f7      	bhi.n	800fe70 <forward_relu+0x108>
 800fe80:	460b      	mov	r3, r1
 800fe82:	e7b8      	b.n	800fdf6 <forward_relu+0x8e>
 800fe84:	2201      	movs	r2, #1
 800fe86:	e792      	b.n	800fdae <forward_relu+0x46>
 800fe88:	00000000 	.word	0x00000000

0800fe8c <forward_sm>:
 800fe8c:	6982      	ldr	r2, [r0, #24]
 800fe8e:	8813      	ldrh	r3, [r2, #0]
 800fe90:	b32b      	cbz	r3, 800fede <forward_sm+0x52>
 800fe92:	6852      	ldr	r2, [r2, #4]
 800fe94:	6851      	ldr	r1, [r2, #4]
 800fe96:	b101      	cbz	r1, 800fe9a <forward_sm+0xe>
 800fe98:	6809      	ldr	r1, [r1, #0]
 800fe9a:	2b01      	cmp	r3, #1
 800fe9c:	d91c      	bls.n	800fed8 <forward_sm+0x4c>
 800fe9e:	6913      	ldr	r3, [r2, #16]
 800fea0:	b1c3      	cbz	r3, 800fed4 <forward_sm+0x48>
 800fea2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fea4:	6818      	ldr	r0, [r3, #0]
 800fea6:	688c      	ldr	r4, [r1, #8]
 800fea8:	68c3      	ldr	r3, [r0, #12]
 800feaa:	68ce      	ldr	r6, [r1, #12]
 800feac:	685f      	ldr	r7, [r3, #4]
 800feae:	6873      	ldr	r3, [r6, #4]
 800feb0:	0a24      	lsrs	r4, r4, #8
 800feb2:	b083      	sub	sp, #12
 800feb4:	d015      	beq.n	800fee2 <forward_sm+0x56>
 800feb6:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800feba:	2201      	movs	r2, #1
 800febc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fec0:	42a6      	cmp	r6, r4
 800fec2:	fb05 f202 	mul.w	r2, r5, r2
 800fec6:	d1f9      	bne.n	800febc <forward_sm+0x30>
 800fec8:	e9cd 3700 	strd	r3, r7, [sp]
 800fecc:	f7ff fe4e 	bl	800fb6c <nl_func_sm_array_f32>
 800fed0:	b003      	add	sp, #12
 800fed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fed4:	68db      	ldr	r3, [r3, #12]
 800fed6:	deff      	udf	#255	; 0xff
 800fed8:	2300      	movs	r3, #0
 800feda:	685b      	ldr	r3, [r3, #4]
 800fedc:	deff      	udf	#255	; 0xff
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	deff      	udf	#255	; 0xff
 800fee2:	2201      	movs	r2, #1
 800fee4:	e9cd 3700 	strd	r3, r7, [sp]
 800fee8:	f7ff fe40 	bl	800fb6c <nl_func_sm_array_f32>
 800feec:	b003      	add	sp, #12
 800feee:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fef0 <pool_func_mp_array_f32>:
 800fef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fef4:	b093      	sub	sp, #76	; 0x4c
 800fef6:	f8d0 b008 	ldr.w	fp, [r0, #8]
 800fefa:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800fefc:	f8bd 407c 	ldrh.w	r4, [sp, #124]	; 0x7c
 800ff00:	68a8      	ldr	r0, [r5, #8]
 800ff02:	f8bd 5080 	ldrh.w	r5, [sp, #128]	; 0x80
 800ff06:	9508      	str	r5, [sp, #32]
 800ff08:	f8bd 5084 	ldrh.w	r5, [sp, #132]	; 0x84
 800ff0c:	9002      	str	r0, [sp, #8]
 800ff0e:	950d      	str	r5, [sp, #52]	; 0x34
 800ff10:	f8bd 0070 	ldrh.w	r0, [sp, #112]	; 0x70
 800ff14:	f8bd 5088 	ldrh.w	r5, [sp, #136]	; 0x88
 800ff18:	9004      	str	r0, [sp, #16]
 800ff1a:	9506      	str	r5, [sp, #24]
 800ff1c:	f8bd 0074 	ldrh.w	r0, [sp, #116]	; 0x74
 800ff20:	f8bd 508c 	ldrh.w	r5, [sp, #140]	; 0x8c
 800ff24:	9009      	str	r0, [sp, #36]	; 0x24
 800ff26:	950b      	str	r5, [sp, #44]	; 0x2c
 800ff28:	f8bd 0078 	ldrh.w	r0, [sp, #120]	; 0x78
 800ff2c:	9200      	str	r2, [sp, #0]
 800ff2e:	468a      	mov	sl, r1
 800ff30:	4699      	mov	r9, r3
 800ff32:	b95c      	cbnz	r4, 800ff4c <pool_func_mp_array_f32+0x5c>
 800ff34:	b950      	cbnz	r0, 800ff4c <pool_func_mp_array_f32+0x5c>
 800ff36:	9b04      	ldr	r3, [sp, #16]
 800ff38:	1a5a      	subs	r2, r3, r1
 800ff3a:	9b06      	ldr	r3, [sp, #24]
 800ff3c:	9908      	ldr	r1, [sp, #32]
 800ff3e:	3a01      	subs	r2, #1
 800ff40:	3b01      	subs	r3, #1
 800ff42:	fb13 2301 	smlabb	r3, r3, r1, r2
 800ff46:	041a      	lsls	r2, r3, #16
 800ff48:	f100 809b 	bmi.w	8010082 <pool_func_mp_array_f32+0x192>
 800ff4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	f000 808b 	beq.w	801006a <pool_func_mp_array_f32+0x17a>
 800ff54:	9b06      	ldr	r3, [sp, #24]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	f000 8087 	beq.w	801006a <pool_func_mp_array_f32+0x17a>
 800ff5c:	f1b9 0f00 	cmp.w	r9, #0
 800ff60:	f000 8083 	beq.w	801006a <pool_func_mp_array_f32+0x17a>
 800ff64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff66:	1b1c      	subs	r4, r3, r4
 800ff68:	9b04      	ldr	r3, [sp, #16]
 800ff6a:	1a1b      	subs	r3, r3, r0
 800ff6c:	b29b      	uxth	r3, r3
 800ff6e:	4240      	negs	r0, r0
 800ff70:	2200      	movs	r2, #0
 800ff72:	b2a1      	uxth	r1, r4
 800ff74:	930f      	str	r3, [sp, #60]	; 0x3c
 800ff76:	b283      	uxth	r3, r0
 800ff78:	920e      	str	r2, [sp, #56]	; 0x38
 800ff7a:	910c      	str	r1, [sp, #48]	; 0x30
 800ff7c:	9310      	str	r3, [sp, #64]	; 0x40
 800ff7e:	9c06      	ldr	r4, [sp, #24]
 800ff80:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ff82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff84:	fb02 f204 	mul.w	r2, r2, r4
 800ff88:	1acb      	subs	r3, r1, r3
 800ff8a:	920a      	str	r2, [sp, #40]	; 0x28
 800ff8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ff8e:	9205      	str	r2, [sp, #20]
 800ff90:	2000      	movs	r0, #0
 800ff92:	b21b      	sxth	r3, r3
 800ff94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ff96:	9303      	str	r3, [sp, #12]
 800ff98:	9007      	str	r0, [sp, #28]
 800ff9a:	4603      	mov	r3, r0
 800ff9c:	fa0f f881 	sxth.w	r8, r1
 800ffa0:	9204      	str	r2, [sp, #16]
 800ffa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ffa4:	f9bd 4014 	ldrsh.w	r4, [sp, #20]
 800ffa8:	f9bd c010 	ldrsh.w	ip, [sp, #16]
 800ffac:	4413      	add	r3, r2
 800ffae:	f04f 0e00 	mov.w	lr, #0
 800ffb2:	fb09 f303 	mul.w	r3, r9, r3
 800ffb6:	9301      	str	r3, [sp, #4]
 800ffb8:	ea04 77e4 	and.w	r7, r4, r4, asr #31
 800ffbc:	4675      	mov	r5, lr
 800ffbe:	9903      	ldr	r1, [sp, #12]
 800ffc0:	eddf 7a78 	vldr	s15, [pc, #480]	; 80101a4 <pool_func_mp_array_f32+0x2b4>
 800ffc4:	4588      	cmp	r8, r1
 800ffc6:	dd24      	ble.n	8010012 <pool_func_mp_array_f32+0x122>
 800ffc8:	4564      	cmp	r4, ip
 800ffca:	dd1e      	ble.n	801000a <pool_func_mp_array_f32+0x11a>
 800ffcc:	2900      	cmp	r1, #0
 800ffce:	fb0a f601 	mul.w	r6, sl, r1
 800ffd2:	db1a      	blt.n	801000a <pool_func_mp_array_f32+0x11a>
 800ffd4:	9b00      	ldr	r3, [sp, #0]
 800ffd6:	4299      	cmp	r1, r3
 800ffd8:	da17      	bge.n	801000a <pool_func_mp_array_f32+0x11a>
 800ffda:	f1bc 0f00 	cmp.w	ip, #0
 800ffde:	4663      	mov	r3, ip
 800ffe0:	db46      	blt.n	8010070 <pool_func_mp_array_f32+0x180>
 800ffe2:	18f2      	adds	r2, r6, r3
 800ffe4:	fb09 5202 	mla	r2, r9, r2, r5
 800ffe8:	1c58      	adds	r0, r3, #1
 800ffea:	459a      	cmp	sl, r3
 800ffec:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 800fff0:	b203      	sxth	r3, r0
 800fff2:	dd08      	ble.n	8010006 <pool_func_mp_array_f32+0x116>
 800fff4:	ed92 7a00 	vldr	s14, [r2]
 800fff8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010000:	bfb8      	it	lt
 8010002:	eef0 7a47 	vmovlt.f32	s15, s14
 8010006:	429c      	cmp	r4, r3
 8010008:	dceb      	bgt.n	800ffe2 <pool_func_mp_array_f32+0xf2>
 801000a:	3101      	adds	r1, #1
 801000c:	b209      	sxth	r1, r1
 801000e:	4588      	cmp	r8, r1
 8010010:	dcda      	bgt.n	800ffc8 <pool_func_mp_array_f32+0xd8>
 8010012:	9b01      	ldr	r3, [sp, #4]
 8010014:	f10e 0e01 	add.w	lr, lr, #1
 8010018:	441d      	add	r5, r3
 801001a:	9b02      	ldr	r3, [sp, #8]
 801001c:	fa0f fe8e 	sxth.w	lr, lr
 8010020:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8010024:	45ce      	cmp	lr, r9
 8010026:	edc5 7a00 	vstr	s15, [r5]
 801002a:	4675      	mov	r5, lr
 801002c:	dbc7      	blt.n	800ffbe <pool_func_mp_array_f32+0xce>
 801002e:	9b07      	ldr	r3, [sp, #28]
 8010030:	9808      	ldr	r0, [sp, #32]
 8010032:	3301      	adds	r3, #1
 8010034:	b219      	sxth	r1, r3
 8010036:	9b05      	ldr	r3, [sp, #20]
 8010038:	9107      	str	r1, [sp, #28]
 801003a:	461a      	mov	r2, r3
 801003c:	4402      	add	r2, r0
 801003e:	9b04      	ldr	r3, [sp, #16]
 8010040:	b292      	uxth	r2, r2
 8010042:	9205      	str	r2, [sp, #20]
 8010044:	9a06      	ldr	r2, [sp, #24]
 8010046:	4403      	add	r3, r0
 8010048:	b29b      	uxth	r3, r3
 801004a:	428a      	cmp	r2, r1
 801004c:	9304      	str	r3, [sp, #16]
 801004e:	460b      	mov	r3, r1
 8010050:	dca7      	bgt.n	800ffa2 <pool_func_mp_array_f32+0xb2>
 8010052:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010054:	3301      	adds	r3, #1
 8010056:	b21a      	sxth	r2, r3
 8010058:	e9dd 310c 	ldrd	r3, r1, [sp, #48]	; 0x30
 801005c:	440b      	add	r3, r1
 801005e:	b29b      	uxth	r3, r3
 8010060:	930c      	str	r3, [sp, #48]	; 0x30
 8010062:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010064:	920e      	str	r2, [sp, #56]	; 0x38
 8010066:	4293      	cmp	r3, r2
 8010068:	dc89      	bgt.n	800ff7e <pool_func_mp_array_f32+0x8e>
 801006a:	b013      	add	sp, #76	; 0x4c
 801006c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010070:	3301      	adds	r3, #1
 8010072:	b21b      	sxth	r3, r3
 8010074:	42bb      	cmp	r3, r7
 8010076:	dac6      	bge.n	8010006 <pool_func_mp_array_f32+0x116>
 8010078:	3301      	adds	r3, #1
 801007a:	b21b      	sxth	r3, r3
 801007c:	42bb      	cmp	r3, r7
 801007e:	dbf7      	blt.n	8010070 <pool_func_mp_array_f32+0x180>
 8010080:	e7c1      	b.n	8010006 <pool_func_mp_array_f32+0x116>
 8010082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010084:	9a00      	ldr	r2, [sp, #0]
 8010086:	990d      	ldr	r1, [sp, #52]	; 0x34
 8010088:	1a9a      	subs	r2, r3, r2
 801008a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801008c:	3a01      	subs	r2, #1
 801008e:	3b01      	subs	r3, #1
 8010090:	fb13 2301 	smlabb	r3, r3, r1, r2
 8010094:	041b      	lsls	r3, r3, #16
 8010096:	f57f af59 	bpl.w	800ff4c <pool_func_mp_array_f32+0x5c>
 801009a:	fb0a f309 	mul.w	r3, sl, r9
 801009e:	009b      	lsls	r3, r3, #2
 80100a0:	e9cd ba0f 	strd	fp, sl, [sp, #60]	; 0x3c
 80100a4:	930e      	str	r3, [sp, #56]	; 0x38
 80100a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100a8:	9001      	str	r0, [sp, #4]
 80100aa:	ea4f 0c89 	mov.w	ip, r9, lsl #2
 80100ae:	9300      	str	r3, [sp, #0]
 80100b0:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 80100b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80100b6:	429a      	cmp	r2, r3
 80100b8:	ddd7      	ble.n	801006a <pool_func_mp_array_f32+0x17a>
 80100ba:	9a00      	ldr	r2, [sp, #0]
 80100bc:	9906      	ldr	r1, [sp, #24]
 80100be:	fa0f f882 	sxth.w	r8, r2
 80100c2:	2900      	cmp	r1, #0
 80100c4:	d062      	beq.n	801018c <pool_func_mp_array_f32+0x29c>
 80100c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80100c8:	fb01 f303 	mul.w	r3, r1, r3
 80100cc:	1a12      	subs	r2, r2, r0
 80100ce:	9305      	str	r3, [sp, #20]
 80100d0:	b213      	sxth	r3, r2
 80100d2:	9307      	str	r3, [sp, #28]
 80100d4:	f1b9 0f00 	cmp.w	r9, #0
 80100d8:	d058      	beq.n	801018c <pool_func_mp_array_f32+0x29c>
 80100da:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80100dc:	fb02 f303 	mul.w	r3, r2, r3
 80100e0:	2600      	movs	r6, #0
 80100e2:	930c      	str	r3, [sp, #48]	; 0x30
 80100e4:	9b04      	ldr	r3, [sp, #16]
 80100e6:	9303      	str	r3, [sp, #12]
 80100e8:	4637      	mov	r7, r6
 80100ea:	46b2      	mov	sl, r6
 80100ec:	9b05      	ldr	r3, [sp, #20]
 80100ee:	9611      	str	r6, [sp, #68]	; 0x44
 80100f0:	eb0a 0b03 	add.w	fp, sl, r3
 80100f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80100f6:	f9bd 100c 	ldrsh.w	r1, [sp, #12]
 80100fa:	b235      	sxth	r5, r6
 80100fc:	18eb      	adds	r3, r5, r3
 80100fe:	f04f 0a00 	mov.w	sl, #0
 8010102:	fb09 f303 	mul.w	r3, r9, r3
 8010106:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8010108:	930a      	str	r3, [sp, #40]	; 0x28
 801010a:	fb09 fb0b 	mul.w	fp, r9, fp
 801010e:	46d6      	mov	lr, sl
 8010110:	9807      	ldr	r0, [sp, #28]
 8010112:	4580      	cmp	r8, r0
 8010114:	dd43      	ble.n	801019e <pool_func_mp_array_f32+0x2ae>
 8010116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010118:	eddf 7a22 	vldr	s15, [pc, #136]	; 80101a4 <pool_func_mp_array_f32+0x2b4>
 801011c:	eb0e 0403 	add.w	r4, lr, r3
 8010120:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010122:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010126:	42a9      	cmp	r1, r5
 8010128:	dd0f      	ble.n	801014a <pool_func_mp_array_f32+0x25a>
 801012a:	4622      	mov	r2, r4
 801012c:	462b      	mov	r3, r5
 801012e:	ed92 7a00 	vldr	s14, [r2]
 8010132:	3301      	adds	r3, #1
 8010134:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801013c:	b21b      	sxth	r3, r3
 801013e:	bfb8      	it	lt
 8010140:	eef0 7a47 	vmovlt.f32	s15, s14
 8010144:	4299      	cmp	r1, r3
 8010146:	4462      	add	r2, ip
 8010148:	d1f1      	bne.n	801012e <pool_func_mp_array_f32+0x23e>
 801014a:	3001      	adds	r0, #1
 801014c:	b200      	sxth	r0, r0
 801014e:	4580      	cmp	r8, r0
 8010150:	4434      	add	r4, r6
 8010152:	d1e8      	bne.n	8010126 <pool_func_mp_array_f32+0x236>
 8010154:	f10a 0a01 	add.w	sl, sl, #1
 8010158:	9a02      	ldr	r2, [sp, #8]
 801015a:	eb0b 030e 	add.w	r3, fp, lr
 801015e:	fa0f fa8a 	sxth.w	sl, sl
 8010162:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010166:	45ca      	cmp	sl, r9
 8010168:	edc3 7a00 	vstr	s15, [r3]
 801016c:	46d6      	mov	lr, sl
 801016e:	dbcf      	blt.n	8010110 <pool_func_mp_array_f32+0x220>
 8010170:	9b03      	ldr	r3, [sp, #12]
 8010172:	9a08      	ldr	r2, [sp, #32]
 8010174:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8010176:	4413      	add	r3, r2
 8010178:	b29b      	uxth	r3, r3
 801017a:	3701      	adds	r7, #1
 801017c:	9303      	str	r3, [sp, #12]
 801017e:	9b06      	ldr	r3, [sp, #24]
 8010180:	b23f      	sxth	r7, r7
 8010182:	4416      	add	r6, r2
 8010184:	42bb      	cmp	r3, r7
 8010186:	b2b6      	uxth	r6, r6
 8010188:	46ba      	mov	sl, r7
 801018a:	dcaf      	bgt.n	80100ec <pool_func_mp_array_f32+0x1fc>
 801018c:	9b00      	ldr	r3, [sp, #0]
 801018e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010190:	4413      	add	r3, r2
 8010192:	b29b      	uxth	r3, r3
 8010194:	9300      	str	r3, [sp, #0]
 8010196:	9b01      	ldr	r3, [sp, #4]
 8010198:	3301      	adds	r3, #1
 801019a:	9301      	str	r3, [sp, #4]
 801019c:	e788      	b.n	80100b0 <pool_func_mp_array_f32+0x1c0>
 801019e:	eddf 7a01 	vldr	s15, [pc, #4]	; 80101a4 <pool_func_mp_array_f32+0x2b4>
 80101a2:	e7d7      	b.n	8010154 <pool_func_mp_array_f32+0x264>
 80101a4:	cf000000 	.word	0xcf000000

080101a8 <ai_check_custom_types>:
 80101a8:	4b13      	ldr	r3, [pc, #76]	; (80101f8 <ai_check_custom_types+0x50>)
 80101aa:	b082      	sub	sp, #8
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	9301      	str	r3, [sp, #4]
 80101b0:	b118      	cbz	r0, 80101ba <ai_check_custom_types+0x12>
 80101b2:	7803      	ldrb	r3, [r0, #0]
 80101b4:	2b03      	cmp	r3, #3
 80101b6:	d002      	beq.n	80101be <ai_check_custom_types+0x16>
 80101b8:	2000      	movs	r0, #0
 80101ba:	b002      	add	sp, #8
 80101bc:	4770      	bx	lr
 80101be:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80101c2:	4293      	cmp	r3, r2
 80101c4:	d004      	beq.n	80101d0 <ai_check_custom_types+0x28>
 80101c6:	2001      	movs	r0, #1
 80101c8:	f080 0001 	eor.w	r0, r0, #1
 80101cc:	b002      	add	sp, #8
 80101ce:	4770      	bx	lr
 80101d0:	7842      	ldrb	r2, [r0, #1]
 80101d2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80101d6:	429a      	cmp	r2, r3
 80101d8:	f100 0001 	add.w	r0, r0, #1
 80101dc:	d1f3      	bne.n	80101c6 <ai_check_custom_types+0x1e>
 80101de:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80101e2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80101e6:	429a      	cmp	r2, r3
 80101e8:	d1ed      	bne.n	80101c6 <ai_check_custom_types+0x1e>
 80101ea:	7842      	ldrb	r2, [r0, #1]
 80101ec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80101f0:	429a      	cmp	r2, r3
 80101f2:	d1e8      	bne.n	80101c6 <ai_check_custom_types+0x1e>
 80101f4:	2000      	movs	r0, #0
 80101f6:	e7e7      	b.n	80101c8 <ai_check_custom_types+0x20>
 80101f8:	08017078 	.word	0x08017078

080101fc <ai_layers_init_all>:
 80101fc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80101fe:	b17a      	cbz	r2, 8010220 <ai_layers_init_all+0x24>
 8010200:	6913      	ldr	r3, [r2, #16]
 8010202:	60d0      	str	r0, [r2, #12]
 8010204:	429a      	cmp	r2, r3
 8010206:	f04f 0201 	mov.w	r2, #1
 801020a:	d009      	beq.n	8010220 <ai_layers_init_all+0x24>
 801020c:	b143      	cbz	r3, 8010220 <ai_layers_init_all+0x24>
 801020e:	6919      	ldr	r1, [r3, #16]
 8010210:	60d8      	str	r0, [r3, #12]
 8010212:	4299      	cmp	r1, r3
 8010214:	f102 0201 	add.w	r2, r2, #1
 8010218:	d002      	beq.n	8010220 <ai_layers_init_all+0x24>
 801021a:	460b      	mov	r3, r1
 801021c:	2b00      	cmp	r3, #0
 801021e:	d1f6      	bne.n	801020e <ai_layers_init_all+0x12>
 8010220:	4610      	mov	r0, r2
 8010222:	4770      	bx	lr

08010224 <ai_layers_post_init_all>:
 8010224:	b538      	push	{r3, r4, r5, lr}
 8010226:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8010228:	b18c      	cbz	r4, 801024e <ai_layers_post_init_all+0x2a>
 801022a:	2500      	movs	r5, #0
 801022c:	6863      	ldr	r3, [r4, #4]
 801022e:	f013 0f01 	tst.w	r3, #1
 8010232:	4620      	mov	r0, r4
 8010234:	d003      	beq.n	801023e <ai_layers_post_init_all+0x1a>
 8010236:	6a23      	ldr	r3, [r4, #32]
 8010238:	b10b      	cbz	r3, 801023e <ai_layers_post_init_all+0x1a>
 801023a:	4798      	blx	r3
 801023c:	3501      	adds	r5, #1
 801023e:	6923      	ldr	r3, [r4, #16]
 8010240:	42a3      	cmp	r3, r4
 8010242:	d002      	beq.n	801024a <ai_layers_post_init_all+0x26>
 8010244:	461c      	mov	r4, r3
 8010246:	2b00      	cmp	r3, #0
 8010248:	d1f0      	bne.n	801022c <ai_layers_post_init_all+0x8>
 801024a:	4628      	mov	r0, r5
 801024c:	bd38      	pop	{r3, r4, r5, pc}
 801024e:	4625      	mov	r5, r4
 8010250:	e7fb      	b.n	801024a <ai_layers_post_init_all+0x26>
 8010252:	bf00      	nop

08010254 <ai_layers_forward_all>:
 8010254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010258:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
 801025a:	6b45      	ldr	r5, [r0, #52]	; 0x34
 801025c:	4604      	mov	r4, r0
 801025e:	2f00      	cmp	r7, #0
 8010260:	d02c      	beq.n	80102bc <ai_layers_forward_all+0x68>
 8010262:	2d00      	cmp	r5, #0
 8010264:	d03f      	beq.n	80102e6 <ai_layers_forward_all+0x92>
 8010266:	6385      	str	r5, [r0, #56]	; 0x38
 8010268:	4629      	mov	r1, r5
 801026a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 801026c:	2001      	movs	r0, #1
 801026e:	47b8      	blx	r7
 8010270:	2600      	movs	r6, #0
 8010272:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8010274:	46b0      	mov	r8, r6
 8010276:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8010278:	2002      	movs	r0, #2
 801027a:	47b8      	blx	r7
 801027c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 801027e:	696b      	ldr	r3, [r5, #20]
 8010280:	4628      	mov	r0, r5
 8010282:	4798      	blx	r3
 8010284:	692b      	ldr	r3, [r5, #16]
 8010286:	429d      	cmp	r5, r3
 8010288:	f04f 0003 	mov.w	r0, #3
 801028c:	4619      	mov	r1, r3
 801028e:	d009      	beq.n	80102a4 <ai_layers_forward_all+0x50>
 8010290:	63a3      	str	r3, [r4, #56]	; 0x38
 8010292:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8010294:	47b8      	blx	r7
 8010296:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8010298:	3601      	adds	r6, #1
 801029a:	2900      	cmp	r1, #0
 801029c:	d1eb      	bne.n	8010276 <ai_layers_forward_all+0x22>
 801029e:	4630      	mov	r0, r6
 80102a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102a4:	2100      	movs	r1, #0
 80102a6:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
 80102aa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80102ac:	47b8      	blx	r7
 80102ae:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80102b0:	3601      	adds	r6, #1
 80102b2:	2900      	cmp	r1, #0
 80102b4:	d1df      	bne.n	8010276 <ai_layers_forward_all+0x22>
 80102b6:	4630      	mov	r0, r6
 80102b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102bc:	b19d      	cbz	r5, 80102e6 <ai_layers_forward_all+0x92>
 80102be:	6385      	str	r5, [r0, #56]	; 0x38
 80102c0:	463e      	mov	r6, r7
 80102c2:	696b      	ldr	r3, [r5, #20]
 80102c4:	4628      	mov	r0, r5
 80102c6:	4798      	blx	r3
 80102c8:	692b      	ldr	r3, [r5, #16]
 80102ca:	42ab      	cmp	r3, r5
 80102cc:	f106 0601 	add.w	r6, r6, #1
 80102d0:	d004      	beq.n	80102dc <ai_layers_forward_all+0x88>
 80102d2:	63a3      	str	r3, [r4, #56]	; 0x38
 80102d4:	461d      	mov	r5, r3
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d1f3      	bne.n	80102c2 <ai_layers_forward_all+0x6e>
 80102da:	e7e0      	b.n	801029e <ai_layers_forward_all+0x4a>
 80102dc:	2300      	movs	r3, #0
 80102de:	63a3      	str	r3, [r4, #56]	; 0x38
 80102e0:	4630      	mov	r0, r6
 80102e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102e6:	462e      	mov	r6, r5
 80102e8:	4630      	mov	r0, r6
 80102ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102ee:	bf00      	nop

080102f0 <ai_array_to_buffer_fmt>:
 80102f0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80102f4:	2b02      	cmp	r3, #2
 80102f6:	d029      	beq.n	801034c <ai_array_to_buffer_fmt+0x5c>
 80102f8:	4a22      	ldr	r2, [pc, #136]	; (8010384 <ai_array_to_buffer_fmt+0x94>)
 80102fa:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 80102fe:	4293      	cmp	r3, r2
 8010300:	d010      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 8010302:	dd13      	ble.n	801032c <ai_array_to_buffer_fmt+0x3c>
 8010304:	4a20      	ldr	r2, [pc, #128]	; (8010388 <ai_array_to_buffer_fmt+0x98>)
 8010306:	4293      	cmp	r3, r2
 8010308:	d00c      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 801030a:	dc27      	bgt.n	801035c <ai_array_to_buffer_fmt+0x6c>
 801030c:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8010310:	4293      	cmp	r3, r2
 8010312:	d007      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 8010314:	3207      	adds	r2, #7
 8010316:	4293      	cmp	r3, r2
 8010318:	d004      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 801031a:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 801031e:	4293      	cmp	r3, r2
 8010320:	d000      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 8010322:	2340      	movs	r3, #64	; 0x40
 8010324:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8010328:	4318      	orrs	r0, r3
 801032a:	4770      	bx	lr
 801032c:	4a17      	ldr	r2, [pc, #92]	; (801038c <ai_array_to_buffer_fmt+0x9c>)
 801032e:	4293      	cmp	r3, r2
 8010330:	d0f8      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 8010332:	dd1e      	ble.n	8010372 <ai_array_to_buffer_fmt+0x82>
 8010334:	4a16      	ldr	r2, [pc, #88]	; (8010390 <ai_array_to_buffer_fmt+0xa0>)
 8010336:	4293      	cmp	r3, r2
 8010338:	d0f4      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 801033a:	f202 72f1 	addw	r2, r2, #2033	; 0x7f1
 801033e:	4293      	cmp	r3, r2
 8010340:	d0f0      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 8010342:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8010346:	4293      	cmp	r3, r2
 8010348:	d1eb      	bne.n	8010322 <ai_array_to_buffer_fmt+0x32>
 801034a:	e7eb      	b.n	8010324 <ai_array_to_buffer_fmt+0x34>
 801034c:	4b11      	ldr	r3, [pc, #68]	; (8010394 <ai_array_to_buffer_fmt+0xa4>)
 801034e:	4003      	ands	r3, r0
 8010350:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010354:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8010358:	4318      	orrs	r0, r3
 801035a:	4770      	bx	lr
 801035c:	4a0e      	ldr	r2, [pc, #56]	; (8010398 <ai_array_to_buffer_fmt+0xa8>)
 801035e:	4293      	cmp	r3, r2
 8010360:	d0e0      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 8010362:	f502 027e 	add.w	r2, r2, #16646144	; 0xfe0000
 8010366:	4293      	cmp	r3, r2
 8010368:	d0dc      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 801036a:	4a0c      	ldr	r2, [pc, #48]	; (801039c <ai_array_to_buffer_fmt+0xac>)
 801036c:	4293      	cmp	r3, r2
 801036e:	d1d8      	bne.n	8010322 <ai_array_to_buffer_fmt+0x32>
 8010370:	e7d8      	b.n	8010324 <ai_array_to_buffer_fmt+0x34>
 8010372:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 8010376:	4293      	cmp	r3, r2
 8010378:	d0d4      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 801037a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801037e:	4293      	cmp	r3, r2
 8010380:	d0d0      	beq.n	8010324 <ai_array_to_buffer_fmt+0x34>
 8010382:	e7ce      	b.n	8010322 <ai_array_to_buffer_fmt+0x32>
 8010384:	00060440 	.word	0x00060440
 8010388:	00840840 	.word	0x00840840
 801038c:	00040447 	.word	0x00040447
 8010390:	0004084f 	.word	0x0004084f
 8010394:	00803fff 	.word	0x00803fff
 8010398:	00841040 	.word	0x00841040
 801039c:	0084084f 	.word	0x0084084f

080103a0 <ai_array_get_byte_size>:
 80103a0:	b1c1      	cbz	r1, 80103d4 <ai_array_get_byte_size+0x34>
 80103a2:	f3c0 3282 	ubfx	r2, r0, #14, #3
 80103a6:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80103aa:	4413      	add	r3, r2
 80103ac:	fb01 f103 	mul.w	r1, r1, r3
 80103b0:	f3c0 5241 	ubfx	r2, r0, #21, #2
 80103b4:	3107      	adds	r1, #7
 80103b6:	f3c0 4043 	ubfx	r0, r0, #17, #4
 80103ba:	f021 0107 	bic.w	r1, r1, #7
 80103be:	2804      	cmp	r0, #4
 80103c0:	fa21 f102 	lsr.w	r1, r1, r2
 80103c4:	d008      	beq.n	80103d8 <ai_array_get_byte_size+0x38>
 80103c6:	2808      	cmp	r0, #8
 80103c8:	d101      	bne.n	80103ce <ai_array_get_byte_size+0x2e>
 80103ca:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80103ce:	3107      	adds	r1, #7
 80103d0:	08c8      	lsrs	r0, r1, #3
 80103d2:	4770      	bx	lr
 80103d4:	4608      	mov	r0, r1
 80103d6:	4770      	bx	lr
 80103d8:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 80103dc:	3107      	adds	r1, #7
 80103de:	08c8      	lsrs	r0, r1, #3
 80103e0:	4770      	bx	lr
 80103e2:	bf00      	nop

080103e4 <__assert_func>:
 80103e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80103e6:	4614      	mov	r4, r2
 80103e8:	461a      	mov	r2, r3
 80103ea:	4b09      	ldr	r3, [pc, #36]	; (8010410 <__assert_func+0x2c>)
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	4605      	mov	r5, r0
 80103f0:	68d8      	ldr	r0, [r3, #12]
 80103f2:	b14c      	cbz	r4, 8010408 <__assert_func+0x24>
 80103f4:	4b07      	ldr	r3, [pc, #28]	; (8010414 <__assert_func+0x30>)
 80103f6:	9100      	str	r1, [sp, #0]
 80103f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80103fc:	4906      	ldr	r1, [pc, #24]	; (8010418 <__assert_func+0x34>)
 80103fe:	462b      	mov	r3, r5
 8010400:	f000 f814 	bl	801042c <fiprintf>
 8010404:	f002 f88e 	bl	8012524 <abort>
 8010408:	4b04      	ldr	r3, [pc, #16]	; (801041c <__assert_func+0x38>)
 801040a:	461c      	mov	r4, r3
 801040c:	e7f3      	b.n	80103f6 <__assert_func+0x12>
 801040e:	bf00      	nop
 8010410:	20000ee0 	.word	0x20000ee0
 8010414:	0805f984 	.word	0x0805f984
 8010418:	0805f991 	.word	0x0805f991
 801041c:	0805f9bf 	.word	0x0805f9bf

08010420 <__errno>:
 8010420:	4b01      	ldr	r3, [pc, #4]	; (8010428 <__errno+0x8>)
 8010422:	6818      	ldr	r0, [r3, #0]
 8010424:	4770      	bx	lr
 8010426:	bf00      	nop
 8010428:	20000ee0 	.word	0x20000ee0

0801042c <fiprintf>:
 801042c:	b40e      	push	{r1, r2, r3}
 801042e:	b503      	push	{r0, r1, lr}
 8010430:	4601      	mov	r1, r0
 8010432:	ab03      	add	r3, sp, #12
 8010434:	4805      	ldr	r0, [pc, #20]	; (801044c <fiprintf+0x20>)
 8010436:	f853 2b04 	ldr.w	r2, [r3], #4
 801043a:	6800      	ldr	r0, [r0, #0]
 801043c:	9301      	str	r3, [sp, #4]
 801043e:	f000 f91d 	bl	801067c <_vfiprintf_r>
 8010442:	b002      	add	sp, #8
 8010444:	f85d eb04 	ldr.w	lr, [sp], #4
 8010448:	b003      	add	sp, #12
 801044a:	4770      	bx	lr
 801044c:	20000ee0 	.word	0x20000ee0

08010450 <__libc_init_array>:
 8010450:	b570      	push	{r4, r5, r6, lr}
 8010452:	4d0d      	ldr	r5, [pc, #52]	; (8010488 <__libc_init_array+0x38>)
 8010454:	4c0d      	ldr	r4, [pc, #52]	; (801048c <__libc_init_array+0x3c>)
 8010456:	1b64      	subs	r4, r4, r5
 8010458:	10a4      	asrs	r4, r4, #2
 801045a:	2600      	movs	r6, #0
 801045c:	42a6      	cmp	r6, r4
 801045e:	d109      	bne.n	8010474 <__libc_init_array+0x24>
 8010460:	4d0b      	ldr	r5, [pc, #44]	; (8010490 <__libc_init_array+0x40>)
 8010462:	4c0c      	ldr	r4, [pc, #48]	; (8010494 <__libc_init_array+0x44>)
 8010464:	f006 fcc4 	bl	8016df0 <_init>
 8010468:	1b64      	subs	r4, r4, r5
 801046a:	10a4      	asrs	r4, r4, #2
 801046c:	2600      	movs	r6, #0
 801046e:	42a6      	cmp	r6, r4
 8010470:	d105      	bne.n	801047e <__libc_init_array+0x2e>
 8010472:	bd70      	pop	{r4, r5, r6, pc}
 8010474:	f855 3b04 	ldr.w	r3, [r5], #4
 8010478:	4798      	blx	r3
 801047a:	3601      	adds	r6, #1
 801047c:	e7ee      	b.n	801045c <__libc_init_array+0xc>
 801047e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010482:	4798      	blx	r3
 8010484:	3601      	adds	r6, #1
 8010486:	e7f2      	b.n	801046e <__libc_init_array+0x1e>
 8010488:	08060050 	.word	0x08060050
 801048c:	08060050 	.word	0x08060050
 8010490:	08060050 	.word	0x08060050
 8010494:	08060054 	.word	0x08060054

08010498 <malloc>:
 8010498:	4b02      	ldr	r3, [pc, #8]	; (80104a4 <malloc+0xc>)
 801049a:	4601      	mov	r1, r0
 801049c:	6818      	ldr	r0, [r3, #0]
 801049e:	f000 b869 	b.w	8010574 <_malloc_r>
 80104a2:	bf00      	nop
 80104a4:	20000ee0 	.word	0x20000ee0

080104a8 <memcpy>:
 80104a8:	440a      	add	r2, r1
 80104aa:	4291      	cmp	r1, r2
 80104ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80104b0:	d100      	bne.n	80104b4 <memcpy+0xc>
 80104b2:	4770      	bx	lr
 80104b4:	b510      	push	{r4, lr}
 80104b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80104ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80104be:	4291      	cmp	r1, r2
 80104c0:	d1f9      	bne.n	80104b6 <memcpy+0xe>
 80104c2:	bd10      	pop	{r4, pc}

080104c4 <memset>:
 80104c4:	4402      	add	r2, r0
 80104c6:	4603      	mov	r3, r0
 80104c8:	4293      	cmp	r3, r2
 80104ca:	d100      	bne.n	80104ce <memset+0xa>
 80104cc:	4770      	bx	lr
 80104ce:	f803 1b01 	strb.w	r1, [r3], #1
 80104d2:	e7f9      	b.n	80104c8 <memset+0x4>

080104d4 <_free_r>:
 80104d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80104d6:	2900      	cmp	r1, #0
 80104d8:	d048      	beq.n	801056c <_free_r+0x98>
 80104da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80104de:	9001      	str	r0, [sp, #4]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	f1a1 0404 	sub.w	r4, r1, #4
 80104e6:	bfb8      	it	lt
 80104e8:	18e4      	addlt	r4, r4, r3
 80104ea:	f003 fc57 	bl	8013d9c <__malloc_lock>
 80104ee:	4a20      	ldr	r2, [pc, #128]	; (8010570 <_free_r+0x9c>)
 80104f0:	9801      	ldr	r0, [sp, #4]
 80104f2:	6813      	ldr	r3, [r2, #0]
 80104f4:	4615      	mov	r5, r2
 80104f6:	b933      	cbnz	r3, 8010506 <_free_r+0x32>
 80104f8:	6063      	str	r3, [r4, #4]
 80104fa:	6014      	str	r4, [r2, #0]
 80104fc:	b003      	add	sp, #12
 80104fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010502:	f003 bc51 	b.w	8013da8 <__malloc_unlock>
 8010506:	42a3      	cmp	r3, r4
 8010508:	d90b      	bls.n	8010522 <_free_r+0x4e>
 801050a:	6821      	ldr	r1, [r4, #0]
 801050c:	1862      	adds	r2, r4, r1
 801050e:	4293      	cmp	r3, r2
 8010510:	bf04      	itt	eq
 8010512:	681a      	ldreq	r2, [r3, #0]
 8010514:	685b      	ldreq	r3, [r3, #4]
 8010516:	6063      	str	r3, [r4, #4]
 8010518:	bf04      	itt	eq
 801051a:	1852      	addeq	r2, r2, r1
 801051c:	6022      	streq	r2, [r4, #0]
 801051e:	602c      	str	r4, [r5, #0]
 8010520:	e7ec      	b.n	80104fc <_free_r+0x28>
 8010522:	461a      	mov	r2, r3
 8010524:	685b      	ldr	r3, [r3, #4]
 8010526:	b10b      	cbz	r3, 801052c <_free_r+0x58>
 8010528:	42a3      	cmp	r3, r4
 801052a:	d9fa      	bls.n	8010522 <_free_r+0x4e>
 801052c:	6811      	ldr	r1, [r2, #0]
 801052e:	1855      	adds	r5, r2, r1
 8010530:	42a5      	cmp	r5, r4
 8010532:	d10b      	bne.n	801054c <_free_r+0x78>
 8010534:	6824      	ldr	r4, [r4, #0]
 8010536:	4421      	add	r1, r4
 8010538:	1854      	adds	r4, r2, r1
 801053a:	42a3      	cmp	r3, r4
 801053c:	6011      	str	r1, [r2, #0]
 801053e:	d1dd      	bne.n	80104fc <_free_r+0x28>
 8010540:	681c      	ldr	r4, [r3, #0]
 8010542:	685b      	ldr	r3, [r3, #4]
 8010544:	6053      	str	r3, [r2, #4]
 8010546:	4421      	add	r1, r4
 8010548:	6011      	str	r1, [r2, #0]
 801054a:	e7d7      	b.n	80104fc <_free_r+0x28>
 801054c:	d902      	bls.n	8010554 <_free_r+0x80>
 801054e:	230c      	movs	r3, #12
 8010550:	6003      	str	r3, [r0, #0]
 8010552:	e7d3      	b.n	80104fc <_free_r+0x28>
 8010554:	6825      	ldr	r5, [r4, #0]
 8010556:	1961      	adds	r1, r4, r5
 8010558:	428b      	cmp	r3, r1
 801055a:	bf04      	itt	eq
 801055c:	6819      	ldreq	r1, [r3, #0]
 801055e:	685b      	ldreq	r3, [r3, #4]
 8010560:	6063      	str	r3, [r4, #4]
 8010562:	bf04      	itt	eq
 8010564:	1949      	addeq	r1, r1, r5
 8010566:	6021      	streq	r1, [r4, #0]
 8010568:	6054      	str	r4, [r2, #4]
 801056a:	e7c7      	b.n	80104fc <_free_r+0x28>
 801056c:	b003      	add	sp, #12
 801056e:	bd30      	pop	{r4, r5, pc}
 8010570:	20001324 	.word	0x20001324

08010574 <_malloc_r>:
 8010574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010576:	1ccd      	adds	r5, r1, #3
 8010578:	f025 0503 	bic.w	r5, r5, #3
 801057c:	3508      	adds	r5, #8
 801057e:	2d0c      	cmp	r5, #12
 8010580:	bf38      	it	cc
 8010582:	250c      	movcc	r5, #12
 8010584:	2d00      	cmp	r5, #0
 8010586:	4606      	mov	r6, r0
 8010588:	db01      	blt.n	801058e <_malloc_r+0x1a>
 801058a:	42a9      	cmp	r1, r5
 801058c:	d903      	bls.n	8010596 <_malloc_r+0x22>
 801058e:	230c      	movs	r3, #12
 8010590:	6033      	str	r3, [r6, #0]
 8010592:	2000      	movs	r0, #0
 8010594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010596:	f003 fc01 	bl	8013d9c <__malloc_lock>
 801059a:	4921      	ldr	r1, [pc, #132]	; (8010620 <_malloc_r+0xac>)
 801059c:	680a      	ldr	r2, [r1, #0]
 801059e:	4614      	mov	r4, r2
 80105a0:	b99c      	cbnz	r4, 80105ca <_malloc_r+0x56>
 80105a2:	4f20      	ldr	r7, [pc, #128]	; (8010624 <_malloc_r+0xb0>)
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	b923      	cbnz	r3, 80105b2 <_malloc_r+0x3e>
 80105a8:	4621      	mov	r1, r4
 80105aa:	4630      	mov	r0, r6
 80105ac:	f001 f810 	bl	80115d0 <_sbrk_r>
 80105b0:	6038      	str	r0, [r7, #0]
 80105b2:	4629      	mov	r1, r5
 80105b4:	4630      	mov	r0, r6
 80105b6:	f001 f80b 	bl	80115d0 <_sbrk_r>
 80105ba:	1c43      	adds	r3, r0, #1
 80105bc:	d123      	bne.n	8010606 <_malloc_r+0x92>
 80105be:	230c      	movs	r3, #12
 80105c0:	6033      	str	r3, [r6, #0]
 80105c2:	4630      	mov	r0, r6
 80105c4:	f003 fbf0 	bl	8013da8 <__malloc_unlock>
 80105c8:	e7e3      	b.n	8010592 <_malloc_r+0x1e>
 80105ca:	6823      	ldr	r3, [r4, #0]
 80105cc:	1b5b      	subs	r3, r3, r5
 80105ce:	d417      	bmi.n	8010600 <_malloc_r+0x8c>
 80105d0:	2b0b      	cmp	r3, #11
 80105d2:	d903      	bls.n	80105dc <_malloc_r+0x68>
 80105d4:	6023      	str	r3, [r4, #0]
 80105d6:	441c      	add	r4, r3
 80105d8:	6025      	str	r5, [r4, #0]
 80105da:	e004      	b.n	80105e6 <_malloc_r+0x72>
 80105dc:	6863      	ldr	r3, [r4, #4]
 80105de:	42a2      	cmp	r2, r4
 80105e0:	bf0c      	ite	eq
 80105e2:	600b      	streq	r3, [r1, #0]
 80105e4:	6053      	strne	r3, [r2, #4]
 80105e6:	4630      	mov	r0, r6
 80105e8:	f003 fbde 	bl	8013da8 <__malloc_unlock>
 80105ec:	f104 000b 	add.w	r0, r4, #11
 80105f0:	1d23      	adds	r3, r4, #4
 80105f2:	f020 0007 	bic.w	r0, r0, #7
 80105f6:	1ac2      	subs	r2, r0, r3
 80105f8:	d0cc      	beq.n	8010594 <_malloc_r+0x20>
 80105fa:	1a1b      	subs	r3, r3, r0
 80105fc:	50a3      	str	r3, [r4, r2]
 80105fe:	e7c9      	b.n	8010594 <_malloc_r+0x20>
 8010600:	4622      	mov	r2, r4
 8010602:	6864      	ldr	r4, [r4, #4]
 8010604:	e7cc      	b.n	80105a0 <_malloc_r+0x2c>
 8010606:	1cc4      	adds	r4, r0, #3
 8010608:	f024 0403 	bic.w	r4, r4, #3
 801060c:	42a0      	cmp	r0, r4
 801060e:	d0e3      	beq.n	80105d8 <_malloc_r+0x64>
 8010610:	1a21      	subs	r1, r4, r0
 8010612:	4630      	mov	r0, r6
 8010614:	f000 ffdc 	bl	80115d0 <_sbrk_r>
 8010618:	3001      	adds	r0, #1
 801061a:	d1dd      	bne.n	80105d8 <_malloc_r+0x64>
 801061c:	e7cf      	b.n	80105be <_malloc_r+0x4a>
 801061e:	bf00      	nop
 8010620:	20001324 	.word	0x20001324
 8010624:	20001328 	.word	0x20001328

08010628 <__sfputc_r>:
 8010628:	6893      	ldr	r3, [r2, #8]
 801062a:	3b01      	subs	r3, #1
 801062c:	2b00      	cmp	r3, #0
 801062e:	b410      	push	{r4}
 8010630:	6093      	str	r3, [r2, #8]
 8010632:	da08      	bge.n	8010646 <__sfputc_r+0x1e>
 8010634:	6994      	ldr	r4, [r2, #24]
 8010636:	42a3      	cmp	r3, r4
 8010638:	db01      	blt.n	801063e <__sfputc_r+0x16>
 801063a:	290a      	cmp	r1, #10
 801063c:	d103      	bne.n	8010646 <__sfputc_r+0x1e>
 801063e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010642:	f001 beaf 	b.w	80123a4 <__swbuf_r>
 8010646:	6813      	ldr	r3, [r2, #0]
 8010648:	1c58      	adds	r0, r3, #1
 801064a:	6010      	str	r0, [r2, #0]
 801064c:	7019      	strb	r1, [r3, #0]
 801064e:	4608      	mov	r0, r1
 8010650:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010654:	4770      	bx	lr

08010656 <__sfputs_r>:
 8010656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010658:	4606      	mov	r6, r0
 801065a:	460f      	mov	r7, r1
 801065c:	4614      	mov	r4, r2
 801065e:	18d5      	adds	r5, r2, r3
 8010660:	42ac      	cmp	r4, r5
 8010662:	d101      	bne.n	8010668 <__sfputs_r+0x12>
 8010664:	2000      	movs	r0, #0
 8010666:	e007      	b.n	8010678 <__sfputs_r+0x22>
 8010668:	f814 1b01 	ldrb.w	r1, [r4], #1
 801066c:	463a      	mov	r2, r7
 801066e:	4630      	mov	r0, r6
 8010670:	f7ff ffda 	bl	8010628 <__sfputc_r>
 8010674:	1c43      	adds	r3, r0, #1
 8010676:	d1f3      	bne.n	8010660 <__sfputs_r+0xa>
 8010678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801067c <_vfiprintf_r>:
 801067c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010680:	460d      	mov	r5, r1
 8010682:	b09d      	sub	sp, #116	; 0x74
 8010684:	4614      	mov	r4, r2
 8010686:	4698      	mov	r8, r3
 8010688:	4606      	mov	r6, r0
 801068a:	b118      	cbz	r0, 8010694 <_vfiprintf_r+0x18>
 801068c:	6983      	ldr	r3, [r0, #24]
 801068e:	b90b      	cbnz	r3, 8010694 <_vfiprintf_r+0x18>
 8010690:	f002 fee0 	bl	8013454 <__sinit>
 8010694:	4b89      	ldr	r3, [pc, #548]	; (80108bc <_vfiprintf_r+0x240>)
 8010696:	429d      	cmp	r5, r3
 8010698:	d11b      	bne.n	80106d2 <_vfiprintf_r+0x56>
 801069a:	6875      	ldr	r5, [r6, #4]
 801069c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801069e:	07d9      	lsls	r1, r3, #31
 80106a0:	d405      	bmi.n	80106ae <_vfiprintf_r+0x32>
 80106a2:	89ab      	ldrh	r3, [r5, #12]
 80106a4:	059a      	lsls	r2, r3, #22
 80106a6:	d402      	bmi.n	80106ae <_vfiprintf_r+0x32>
 80106a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80106aa:	f003 fae4 	bl	8013c76 <__retarget_lock_acquire_recursive>
 80106ae:	89ab      	ldrh	r3, [r5, #12]
 80106b0:	071b      	lsls	r3, r3, #28
 80106b2:	d501      	bpl.n	80106b8 <_vfiprintf_r+0x3c>
 80106b4:	692b      	ldr	r3, [r5, #16]
 80106b6:	b9eb      	cbnz	r3, 80106f4 <_vfiprintf_r+0x78>
 80106b8:	4629      	mov	r1, r5
 80106ba:	4630      	mov	r0, r6
 80106bc:	f001 fec4 	bl	8012448 <__swsetup_r>
 80106c0:	b1c0      	cbz	r0, 80106f4 <_vfiprintf_r+0x78>
 80106c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80106c4:	07dc      	lsls	r4, r3, #31
 80106c6:	d50e      	bpl.n	80106e6 <_vfiprintf_r+0x6a>
 80106c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80106cc:	b01d      	add	sp, #116	; 0x74
 80106ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106d2:	4b7b      	ldr	r3, [pc, #492]	; (80108c0 <_vfiprintf_r+0x244>)
 80106d4:	429d      	cmp	r5, r3
 80106d6:	d101      	bne.n	80106dc <_vfiprintf_r+0x60>
 80106d8:	68b5      	ldr	r5, [r6, #8]
 80106da:	e7df      	b.n	801069c <_vfiprintf_r+0x20>
 80106dc:	4b79      	ldr	r3, [pc, #484]	; (80108c4 <_vfiprintf_r+0x248>)
 80106de:	429d      	cmp	r5, r3
 80106e0:	bf08      	it	eq
 80106e2:	68f5      	ldreq	r5, [r6, #12]
 80106e4:	e7da      	b.n	801069c <_vfiprintf_r+0x20>
 80106e6:	89ab      	ldrh	r3, [r5, #12]
 80106e8:	0598      	lsls	r0, r3, #22
 80106ea:	d4ed      	bmi.n	80106c8 <_vfiprintf_r+0x4c>
 80106ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80106ee:	f003 fac3 	bl	8013c78 <__retarget_lock_release_recursive>
 80106f2:	e7e9      	b.n	80106c8 <_vfiprintf_r+0x4c>
 80106f4:	2300      	movs	r3, #0
 80106f6:	9309      	str	r3, [sp, #36]	; 0x24
 80106f8:	2320      	movs	r3, #32
 80106fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80106fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8010702:	2330      	movs	r3, #48	; 0x30
 8010704:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80108c8 <_vfiprintf_r+0x24c>
 8010708:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801070c:	f04f 0901 	mov.w	r9, #1
 8010710:	4623      	mov	r3, r4
 8010712:	469a      	mov	sl, r3
 8010714:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010718:	b10a      	cbz	r2, 801071e <_vfiprintf_r+0xa2>
 801071a:	2a25      	cmp	r2, #37	; 0x25
 801071c:	d1f9      	bne.n	8010712 <_vfiprintf_r+0x96>
 801071e:	ebba 0b04 	subs.w	fp, sl, r4
 8010722:	d00b      	beq.n	801073c <_vfiprintf_r+0xc0>
 8010724:	465b      	mov	r3, fp
 8010726:	4622      	mov	r2, r4
 8010728:	4629      	mov	r1, r5
 801072a:	4630      	mov	r0, r6
 801072c:	f7ff ff93 	bl	8010656 <__sfputs_r>
 8010730:	3001      	adds	r0, #1
 8010732:	f000 80aa 	beq.w	801088a <_vfiprintf_r+0x20e>
 8010736:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010738:	445a      	add	r2, fp
 801073a:	9209      	str	r2, [sp, #36]	; 0x24
 801073c:	f89a 3000 	ldrb.w	r3, [sl]
 8010740:	2b00      	cmp	r3, #0
 8010742:	f000 80a2 	beq.w	801088a <_vfiprintf_r+0x20e>
 8010746:	2300      	movs	r3, #0
 8010748:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801074c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010750:	f10a 0a01 	add.w	sl, sl, #1
 8010754:	9304      	str	r3, [sp, #16]
 8010756:	9307      	str	r3, [sp, #28]
 8010758:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801075c:	931a      	str	r3, [sp, #104]	; 0x68
 801075e:	4654      	mov	r4, sl
 8010760:	2205      	movs	r2, #5
 8010762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010766:	4858      	ldr	r0, [pc, #352]	; (80108c8 <_vfiprintf_r+0x24c>)
 8010768:	f7ef fd4a 	bl	8000200 <memchr>
 801076c:	9a04      	ldr	r2, [sp, #16]
 801076e:	b9d8      	cbnz	r0, 80107a8 <_vfiprintf_r+0x12c>
 8010770:	06d1      	lsls	r1, r2, #27
 8010772:	bf44      	itt	mi
 8010774:	2320      	movmi	r3, #32
 8010776:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801077a:	0713      	lsls	r3, r2, #28
 801077c:	bf44      	itt	mi
 801077e:	232b      	movmi	r3, #43	; 0x2b
 8010780:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010784:	f89a 3000 	ldrb.w	r3, [sl]
 8010788:	2b2a      	cmp	r3, #42	; 0x2a
 801078a:	d015      	beq.n	80107b8 <_vfiprintf_r+0x13c>
 801078c:	9a07      	ldr	r2, [sp, #28]
 801078e:	4654      	mov	r4, sl
 8010790:	2000      	movs	r0, #0
 8010792:	f04f 0c0a 	mov.w	ip, #10
 8010796:	4621      	mov	r1, r4
 8010798:	f811 3b01 	ldrb.w	r3, [r1], #1
 801079c:	3b30      	subs	r3, #48	; 0x30
 801079e:	2b09      	cmp	r3, #9
 80107a0:	d94e      	bls.n	8010840 <_vfiprintf_r+0x1c4>
 80107a2:	b1b0      	cbz	r0, 80107d2 <_vfiprintf_r+0x156>
 80107a4:	9207      	str	r2, [sp, #28]
 80107a6:	e014      	b.n	80107d2 <_vfiprintf_r+0x156>
 80107a8:	eba0 0308 	sub.w	r3, r0, r8
 80107ac:	fa09 f303 	lsl.w	r3, r9, r3
 80107b0:	4313      	orrs	r3, r2
 80107b2:	9304      	str	r3, [sp, #16]
 80107b4:	46a2      	mov	sl, r4
 80107b6:	e7d2      	b.n	801075e <_vfiprintf_r+0xe2>
 80107b8:	9b03      	ldr	r3, [sp, #12]
 80107ba:	1d19      	adds	r1, r3, #4
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	9103      	str	r1, [sp, #12]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	bfbb      	ittet	lt
 80107c4:	425b      	neglt	r3, r3
 80107c6:	f042 0202 	orrlt.w	r2, r2, #2
 80107ca:	9307      	strge	r3, [sp, #28]
 80107cc:	9307      	strlt	r3, [sp, #28]
 80107ce:	bfb8      	it	lt
 80107d0:	9204      	strlt	r2, [sp, #16]
 80107d2:	7823      	ldrb	r3, [r4, #0]
 80107d4:	2b2e      	cmp	r3, #46	; 0x2e
 80107d6:	d10c      	bne.n	80107f2 <_vfiprintf_r+0x176>
 80107d8:	7863      	ldrb	r3, [r4, #1]
 80107da:	2b2a      	cmp	r3, #42	; 0x2a
 80107dc:	d135      	bne.n	801084a <_vfiprintf_r+0x1ce>
 80107de:	9b03      	ldr	r3, [sp, #12]
 80107e0:	1d1a      	adds	r2, r3, #4
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	9203      	str	r2, [sp, #12]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	bfb8      	it	lt
 80107ea:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80107ee:	3402      	adds	r4, #2
 80107f0:	9305      	str	r3, [sp, #20]
 80107f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80108d8 <_vfiprintf_r+0x25c>
 80107f6:	7821      	ldrb	r1, [r4, #0]
 80107f8:	2203      	movs	r2, #3
 80107fa:	4650      	mov	r0, sl
 80107fc:	f7ef fd00 	bl	8000200 <memchr>
 8010800:	b140      	cbz	r0, 8010814 <_vfiprintf_r+0x198>
 8010802:	2340      	movs	r3, #64	; 0x40
 8010804:	eba0 000a 	sub.w	r0, r0, sl
 8010808:	fa03 f000 	lsl.w	r0, r3, r0
 801080c:	9b04      	ldr	r3, [sp, #16]
 801080e:	4303      	orrs	r3, r0
 8010810:	3401      	adds	r4, #1
 8010812:	9304      	str	r3, [sp, #16]
 8010814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010818:	482c      	ldr	r0, [pc, #176]	; (80108cc <_vfiprintf_r+0x250>)
 801081a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801081e:	2206      	movs	r2, #6
 8010820:	f7ef fcee 	bl	8000200 <memchr>
 8010824:	2800      	cmp	r0, #0
 8010826:	d03f      	beq.n	80108a8 <_vfiprintf_r+0x22c>
 8010828:	4b29      	ldr	r3, [pc, #164]	; (80108d0 <_vfiprintf_r+0x254>)
 801082a:	bb1b      	cbnz	r3, 8010874 <_vfiprintf_r+0x1f8>
 801082c:	9b03      	ldr	r3, [sp, #12]
 801082e:	3307      	adds	r3, #7
 8010830:	f023 0307 	bic.w	r3, r3, #7
 8010834:	3308      	adds	r3, #8
 8010836:	9303      	str	r3, [sp, #12]
 8010838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801083a:	443b      	add	r3, r7
 801083c:	9309      	str	r3, [sp, #36]	; 0x24
 801083e:	e767      	b.n	8010710 <_vfiprintf_r+0x94>
 8010840:	fb0c 3202 	mla	r2, ip, r2, r3
 8010844:	460c      	mov	r4, r1
 8010846:	2001      	movs	r0, #1
 8010848:	e7a5      	b.n	8010796 <_vfiprintf_r+0x11a>
 801084a:	2300      	movs	r3, #0
 801084c:	3401      	adds	r4, #1
 801084e:	9305      	str	r3, [sp, #20]
 8010850:	4619      	mov	r1, r3
 8010852:	f04f 0c0a 	mov.w	ip, #10
 8010856:	4620      	mov	r0, r4
 8010858:	f810 2b01 	ldrb.w	r2, [r0], #1
 801085c:	3a30      	subs	r2, #48	; 0x30
 801085e:	2a09      	cmp	r2, #9
 8010860:	d903      	bls.n	801086a <_vfiprintf_r+0x1ee>
 8010862:	2b00      	cmp	r3, #0
 8010864:	d0c5      	beq.n	80107f2 <_vfiprintf_r+0x176>
 8010866:	9105      	str	r1, [sp, #20]
 8010868:	e7c3      	b.n	80107f2 <_vfiprintf_r+0x176>
 801086a:	fb0c 2101 	mla	r1, ip, r1, r2
 801086e:	4604      	mov	r4, r0
 8010870:	2301      	movs	r3, #1
 8010872:	e7f0      	b.n	8010856 <_vfiprintf_r+0x1da>
 8010874:	ab03      	add	r3, sp, #12
 8010876:	9300      	str	r3, [sp, #0]
 8010878:	462a      	mov	r2, r5
 801087a:	4b16      	ldr	r3, [pc, #88]	; (80108d4 <_vfiprintf_r+0x258>)
 801087c:	a904      	add	r1, sp, #16
 801087e:	4630      	mov	r0, r6
 8010880:	f000 f8cc 	bl	8010a1c <_printf_float>
 8010884:	4607      	mov	r7, r0
 8010886:	1c78      	adds	r0, r7, #1
 8010888:	d1d6      	bne.n	8010838 <_vfiprintf_r+0x1bc>
 801088a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801088c:	07d9      	lsls	r1, r3, #31
 801088e:	d405      	bmi.n	801089c <_vfiprintf_r+0x220>
 8010890:	89ab      	ldrh	r3, [r5, #12]
 8010892:	059a      	lsls	r2, r3, #22
 8010894:	d402      	bmi.n	801089c <_vfiprintf_r+0x220>
 8010896:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010898:	f003 f9ee 	bl	8013c78 <__retarget_lock_release_recursive>
 801089c:	89ab      	ldrh	r3, [r5, #12]
 801089e:	065b      	lsls	r3, r3, #25
 80108a0:	f53f af12 	bmi.w	80106c8 <_vfiprintf_r+0x4c>
 80108a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80108a6:	e711      	b.n	80106cc <_vfiprintf_r+0x50>
 80108a8:	ab03      	add	r3, sp, #12
 80108aa:	9300      	str	r3, [sp, #0]
 80108ac:	462a      	mov	r2, r5
 80108ae:	4b09      	ldr	r3, [pc, #36]	; (80108d4 <_vfiprintf_r+0x258>)
 80108b0:	a904      	add	r1, sp, #16
 80108b2:	4630      	mov	r0, r6
 80108b4:	f000 fb56 	bl	8010f64 <_printf_i>
 80108b8:	e7e4      	b.n	8010884 <_vfiprintf_r+0x208>
 80108ba:	bf00      	nop
 80108bc:	0805fc18 	.word	0x0805fc18
 80108c0:	0805fc38 	.word	0x0805fc38
 80108c4:	0805fbf8 	.word	0x0805fbf8
 80108c8:	0805f9c4 	.word	0x0805f9c4
 80108cc:	0805f9ce 	.word	0x0805f9ce
 80108d0:	08010a1d 	.word	0x08010a1d
 80108d4:	08010657 	.word	0x08010657
 80108d8:	0805f9ca 	.word	0x0805f9ca

080108dc <__cvt>:
 80108dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80108e0:	ec55 4b10 	vmov	r4, r5, d0
 80108e4:	2d00      	cmp	r5, #0
 80108e6:	460e      	mov	r6, r1
 80108e8:	4619      	mov	r1, r3
 80108ea:	462b      	mov	r3, r5
 80108ec:	bfbb      	ittet	lt
 80108ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80108f2:	461d      	movlt	r5, r3
 80108f4:	2300      	movge	r3, #0
 80108f6:	232d      	movlt	r3, #45	; 0x2d
 80108f8:	700b      	strb	r3, [r1, #0]
 80108fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80108fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010900:	4691      	mov	r9, r2
 8010902:	f023 0820 	bic.w	r8, r3, #32
 8010906:	bfbc      	itt	lt
 8010908:	4622      	movlt	r2, r4
 801090a:	4614      	movlt	r4, r2
 801090c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010910:	d005      	beq.n	801091e <__cvt+0x42>
 8010912:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010916:	d100      	bne.n	801091a <__cvt+0x3e>
 8010918:	3601      	adds	r6, #1
 801091a:	2102      	movs	r1, #2
 801091c:	e000      	b.n	8010920 <__cvt+0x44>
 801091e:	2103      	movs	r1, #3
 8010920:	ab03      	add	r3, sp, #12
 8010922:	9301      	str	r3, [sp, #4]
 8010924:	ab02      	add	r3, sp, #8
 8010926:	9300      	str	r3, [sp, #0]
 8010928:	ec45 4b10 	vmov	d0, r4, r5
 801092c:	4653      	mov	r3, sl
 801092e:	4632      	mov	r2, r6
 8010930:	f001 fe8a 	bl	8012648 <_dtoa_r>
 8010934:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010938:	4607      	mov	r7, r0
 801093a:	d102      	bne.n	8010942 <__cvt+0x66>
 801093c:	f019 0f01 	tst.w	r9, #1
 8010940:	d022      	beq.n	8010988 <__cvt+0xac>
 8010942:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010946:	eb07 0906 	add.w	r9, r7, r6
 801094a:	d110      	bne.n	801096e <__cvt+0x92>
 801094c:	783b      	ldrb	r3, [r7, #0]
 801094e:	2b30      	cmp	r3, #48	; 0x30
 8010950:	d10a      	bne.n	8010968 <__cvt+0x8c>
 8010952:	2200      	movs	r2, #0
 8010954:	2300      	movs	r3, #0
 8010956:	4620      	mov	r0, r4
 8010958:	4629      	mov	r1, r5
 801095a:	f7f0 f8c5 	bl	8000ae8 <__aeabi_dcmpeq>
 801095e:	b918      	cbnz	r0, 8010968 <__cvt+0x8c>
 8010960:	f1c6 0601 	rsb	r6, r6, #1
 8010964:	f8ca 6000 	str.w	r6, [sl]
 8010968:	f8da 3000 	ldr.w	r3, [sl]
 801096c:	4499      	add	r9, r3
 801096e:	2200      	movs	r2, #0
 8010970:	2300      	movs	r3, #0
 8010972:	4620      	mov	r0, r4
 8010974:	4629      	mov	r1, r5
 8010976:	f7f0 f8b7 	bl	8000ae8 <__aeabi_dcmpeq>
 801097a:	b108      	cbz	r0, 8010980 <__cvt+0xa4>
 801097c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010980:	2230      	movs	r2, #48	; 0x30
 8010982:	9b03      	ldr	r3, [sp, #12]
 8010984:	454b      	cmp	r3, r9
 8010986:	d307      	bcc.n	8010998 <__cvt+0xbc>
 8010988:	9b03      	ldr	r3, [sp, #12]
 801098a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801098c:	1bdb      	subs	r3, r3, r7
 801098e:	4638      	mov	r0, r7
 8010990:	6013      	str	r3, [r2, #0]
 8010992:	b004      	add	sp, #16
 8010994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010998:	1c59      	adds	r1, r3, #1
 801099a:	9103      	str	r1, [sp, #12]
 801099c:	701a      	strb	r2, [r3, #0]
 801099e:	e7f0      	b.n	8010982 <__cvt+0xa6>

080109a0 <__exponent>:
 80109a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80109a2:	4603      	mov	r3, r0
 80109a4:	2900      	cmp	r1, #0
 80109a6:	bfb8      	it	lt
 80109a8:	4249      	neglt	r1, r1
 80109aa:	f803 2b02 	strb.w	r2, [r3], #2
 80109ae:	bfb4      	ite	lt
 80109b0:	222d      	movlt	r2, #45	; 0x2d
 80109b2:	222b      	movge	r2, #43	; 0x2b
 80109b4:	2909      	cmp	r1, #9
 80109b6:	7042      	strb	r2, [r0, #1]
 80109b8:	dd2a      	ble.n	8010a10 <__exponent+0x70>
 80109ba:	f10d 0407 	add.w	r4, sp, #7
 80109be:	46a4      	mov	ip, r4
 80109c0:	270a      	movs	r7, #10
 80109c2:	46a6      	mov	lr, r4
 80109c4:	460a      	mov	r2, r1
 80109c6:	fb91 f6f7 	sdiv	r6, r1, r7
 80109ca:	fb07 1516 	mls	r5, r7, r6, r1
 80109ce:	3530      	adds	r5, #48	; 0x30
 80109d0:	2a63      	cmp	r2, #99	; 0x63
 80109d2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80109d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80109da:	4631      	mov	r1, r6
 80109dc:	dcf1      	bgt.n	80109c2 <__exponent+0x22>
 80109de:	3130      	adds	r1, #48	; 0x30
 80109e0:	f1ae 0502 	sub.w	r5, lr, #2
 80109e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80109e8:	1c44      	adds	r4, r0, #1
 80109ea:	4629      	mov	r1, r5
 80109ec:	4561      	cmp	r1, ip
 80109ee:	d30a      	bcc.n	8010a06 <__exponent+0x66>
 80109f0:	f10d 0209 	add.w	r2, sp, #9
 80109f4:	eba2 020e 	sub.w	r2, r2, lr
 80109f8:	4565      	cmp	r5, ip
 80109fa:	bf88      	it	hi
 80109fc:	2200      	movhi	r2, #0
 80109fe:	4413      	add	r3, r2
 8010a00:	1a18      	subs	r0, r3, r0
 8010a02:	b003      	add	sp, #12
 8010a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010a0a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8010a0e:	e7ed      	b.n	80109ec <__exponent+0x4c>
 8010a10:	2330      	movs	r3, #48	; 0x30
 8010a12:	3130      	adds	r1, #48	; 0x30
 8010a14:	7083      	strb	r3, [r0, #2]
 8010a16:	70c1      	strb	r1, [r0, #3]
 8010a18:	1d03      	adds	r3, r0, #4
 8010a1a:	e7f1      	b.n	8010a00 <__exponent+0x60>

08010a1c <_printf_float>:
 8010a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a20:	ed2d 8b02 	vpush	{d8}
 8010a24:	b08d      	sub	sp, #52	; 0x34
 8010a26:	460c      	mov	r4, r1
 8010a28:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010a2c:	4616      	mov	r6, r2
 8010a2e:	461f      	mov	r7, r3
 8010a30:	4605      	mov	r5, r0
 8010a32:	f003 f91b 	bl	8013c6c <_localeconv_r>
 8010a36:	f8d0 a000 	ldr.w	sl, [r0]
 8010a3a:	4650      	mov	r0, sl
 8010a3c:	f7ef fbd2 	bl	80001e4 <strlen>
 8010a40:	2300      	movs	r3, #0
 8010a42:	930a      	str	r3, [sp, #40]	; 0x28
 8010a44:	6823      	ldr	r3, [r4, #0]
 8010a46:	9305      	str	r3, [sp, #20]
 8010a48:	f8d8 3000 	ldr.w	r3, [r8]
 8010a4c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010a50:	3307      	adds	r3, #7
 8010a52:	f023 0307 	bic.w	r3, r3, #7
 8010a56:	f103 0208 	add.w	r2, r3, #8
 8010a5a:	f8c8 2000 	str.w	r2, [r8]
 8010a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a62:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010a66:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010a6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010a6e:	9307      	str	r3, [sp, #28]
 8010a70:	f8cd 8018 	str.w	r8, [sp, #24]
 8010a74:	ee08 0a10 	vmov	s16, r0
 8010a78:	4b9f      	ldr	r3, [pc, #636]	; (8010cf8 <_printf_float+0x2dc>)
 8010a7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010a82:	f7f0 f863 	bl	8000b4c <__aeabi_dcmpun>
 8010a86:	bb88      	cbnz	r0, 8010aec <_printf_float+0xd0>
 8010a88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a8c:	4b9a      	ldr	r3, [pc, #616]	; (8010cf8 <_printf_float+0x2dc>)
 8010a8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010a92:	f7f0 f83d 	bl	8000b10 <__aeabi_dcmple>
 8010a96:	bb48      	cbnz	r0, 8010aec <_printf_float+0xd0>
 8010a98:	2200      	movs	r2, #0
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	4640      	mov	r0, r8
 8010a9e:	4649      	mov	r1, r9
 8010aa0:	f7f0 f82c 	bl	8000afc <__aeabi_dcmplt>
 8010aa4:	b110      	cbz	r0, 8010aac <_printf_float+0x90>
 8010aa6:	232d      	movs	r3, #45	; 0x2d
 8010aa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010aac:	4b93      	ldr	r3, [pc, #588]	; (8010cfc <_printf_float+0x2e0>)
 8010aae:	4894      	ldr	r0, [pc, #592]	; (8010d00 <_printf_float+0x2e4>)
 8010ab0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010ab4:	bf94      	ite	ls
 8010ab6:	4698      	movls	r8, r3
 8010ab8:	4680      	movhi	r8, r0
 8010aba:	2303      	movs	r3, #3
 8010abc:	6123      	str	r3, [r4, #16]
 8010abe:	9b05      	ldr	r3, [sp, #20]
 8010ac0:	f023 0204 	bic.w	r2, r3, #4
 8010ac4:	6022      	str	r2, [r4, #0]
 8010ac6:	f04f 0900 	mov.w	r9, #0
 8010aca:	9700      	str	r7, [sp, #0]
 8010acc:	4633      	mov	r3, r6
 8010ace:	aa0b      	add	r2, sp, #44	; 0x2c
 8010ad0:	4621      	mov	r1, r4
 8010ad2:	4628      	mov	r0, r5
 8010ad4:	f000 f9d8 	bl	8010e88 <_printf_common>
 8010ad8:	3001      	adds	r0, #1
 8010ada:	f040 8090 	bne.w	8010bfe <_printf_float+0x1e2>
 8010ade:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010ae2:	b00d      	add	sp, #52	; 0x34
 8010ae4:	ecbd 8b02 	vpop	{d8}
 8010ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010aec:	4642      	mov	r2, r8
 8010aee:	464b      	mov	r3, r9
 8010af0:	4640      	mov	r0, r8
 8010af2:	4649      	mov	r1, r9
 8010af4:	f7f0 f82a 	bl	8000b4c <__aeabi_dcmpun>
 8010af8:	b140      	cbz	r0, 8010b0c <_printf_float+0xf0>
 8010afa:	464b      	mov	r3, r9
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	bfbc      	itt	lt
 8010b00:	232d      	movlt	r3, #45	; 0x2d
 8010b02:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010b06:	487f      	ldr	r0, [pc, #508]	; (8010d04 <_printf_float+0x2e8>)
 8010b08:	4b7f      	ldr	r3, [pc, #508]	; (8010d08 <_printf_float+0x2ec>)
 8010b0a:	e7d1      	b.n	8010ab0 <_printf_float+0x94>
 8010b0c:	6863      	ldr	r3, [r4, #4]
 8010b0e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010b12:	9206      	str	r2, [sp, #24]
 8010b14:	1c5a      	adds	r2, r3, #1
 8010b16:	d13f      	bne.n	8010b98 <_printf_float+0x17c>
 8010b18:	2306      	movs	r3, #6
 8010b1a:	6063      	str	r3, [r4, #4]
 8010b1c:	9b05      	ldr	r3, [sp, #20]
 8010b1e:	6861      	ldr	r1, [r4, #4]
 8010b20:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010b24:	2300      	movs	r3, #0
 8010b26:	9303      	str	r3, [sp, #12]
 8010b28:	ab0a      	add	r3, sp, #40	; 0x28
 8010b2a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8010b2e:	ab09      	add	r3, sp, #36	; 0x24
 8010b30:	ec49 8b10 	vmov	d0, r8, r9
 8010b34:	9300      	str	r3, [sp, #0]
 8010b36:	6022      	str	r2, [r4, #0]
 8010b38:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010b3c:	4628      	mov	r0, r5
 8010b3e:	f7ff fecd 	bl	80108dc <__cvt>
 8010b42:	9b06      	ldr	r3, [sp, #24]
 8010b44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010b46:	2b47      	cmp	r3, #71	; 0x47
 8010b48:	4680      	mov	r8, r0
 8010b4a:	d108      	bne.n	8010b5e <_printf_float+0x142>
 8010b4c:	1cc8      	adds	r0, r1, #3
 8010b4e:	db02      	blt.n	8010b56 <_printf_float+0x13a>
 8010b50:	6863      	ldr	r3, [r4, #4]
 8010b52:	4299      	cmp	r1, r3
 8010b54:	dd41      	ble.n	8010bda <_printf_float+0x1be>
 8010b56:	f1ab 0b02 	sub.w	fp, fp, #2
 8010b5a:	fa5f fb8b 	uxtb.w	fp, fp
 8010b5e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010b62:	d820      	bhi.n	8010ba6 <_printf_float+0x18a>
 8010b64:	3901      	subs	r1, #1
 8010b66:	465a      	mov	r2, fp
 8010b68:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010b6c:	9109      	str	r1, [sp, #36]	; 0x24
 8010b6e:	f7ff ff17 	bl	80109a0 <__exponent>
 8010b72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010b74:	1813      	adds	r3, r2, r0
 8010b76:	2a01      	cmp	r2, #1
 8010b78:	4681      	mov	r9, r0
 8010b7a:	6123      	str	r3, [r4, #16]
 8010b7c:	dc02      	bgt.n	8010b84 <_printf_float+0x168>
 8010b7e:	6822      	ldr	r2, [r4, #0]
 8010b80:	07d2      	lsls	r2, r2, #31
 8010b82:	d501      	bpl.n	8010b88 <_printf_float+0x16c>
 8010b84:	3301      	adds	r3, #1
 8010b86:	6123      	str	r3, [r4, #16]
 8010b88:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d09c      	beq.n	8010aca <_printf_float+0xae>
 8010b90:	232d      	movs	r3, #45	; 0x2d
 8010b92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010b96:	e798      	b.n	8010aca <_printf_float+0xae>
 8010b98:	9a06      	ldr	r2, [sp, #24]
 8010b9a:	2a47      	cmp	r2, #71	; 0x47
 8010b9c:	d1be      	bne.n	8010b1c <_printf_float+0x100>
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d1bc      	bne.n	8010b1c <_printf_float+0x100>
 8010ba2:	2301      	movs	r3, #1
 8010ba4:	e7b9      	b.n	8010b1a <_printf_float+0xfe>
 8010ba6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010baa:	d118      	bne.n	8010bde <_printf_float+0x1c2>
 8010bac:	2900      	cmp	r1, #0
 8010bae:	6863      	ldr	r3, [r4, #4]
 8010bb0:	dd0b      	ble.n	8010bca <_printf_float+0x1ae>
 8010bb2:	6121      	str	r1, [r4, #16]
 8010bb4:	b913      	cbnz	r3, 8010bbc <_printf_float+0x1a0>
 8010bb6:	6822      	ldr	r2, [r4, #0]
 8010bb8:	07d0      	lsls	r0, r2, #31
 8010bba:	d502      	bpl.n	8010bc2 <_printf_float+0x1a6>
 8010bbc:	3301      	adds	r3, #1
 8010bbe:	440b      	add	r3, r1
 8010bc0:	6123      	str	r3, [r4, #16]
 8010bc2:	65a1      	str	r1, [r4, #88]	; 0x58
 8010bc4:	f04f 0900 	mov.w	r9, #0
 8010bc8:	e7de      	b.n	8010b88 <_printf_float+0x16c>
 8010bca:	b913      	cbnz	r3, 8010bd2 <_printf_float+0x1b6>
 8010bcc:	6822      	ldr	r2, [r4, #0]
 8010bce:	07d2      	lsls	r2, r2, #31
 8010bd0:	d501      	bpl.n	8010bd6 <_printf_float+0x1ba>
 8010bd2:	3302      	adds	r3, #2
 8010bd4:	e7f4      	b.n	8010bc0 <_printf_float+0x1a4>
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	e7f2      	b.n	8010bc0 <_printf_float+0x1a4>
 8010bda:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010be0:	4299      	cmp	r1, r3
 8010be2:	db05      	blt.n	8010bf0 <_printf_float+0x1d4>
 8010be4:	6823      	ldr	r3, [r4, #0]
 8010be6:	6121      	str	r1, [r4, #16]
 8010be8:	07d8      	lsls	r0, r3, #31
 8010bea:	d5ea      	bpl.n	8010bc2 <_printf_float+0x1a6>
 8010bec:	1c4b      	adds	r3, r1, #1
 8010bee:	e7e7      	b.n	8010bc0 <_printf_float+0x1a4>
 8010bf0:	2900      	cmp	r1, #0
 8010bf2:	bfd4      	ite	le
 8010bf4:	f1c1 0202 	rsble	r2, r1, #2
 8010bf8:	2201      	movgt	r2, #1
 8010bfa:	4413      	add	r3, r2
 8010bfc:	e7e0      	b.n	8010bc0 <_printf_float+0x1a4>
 8010bfe:	6823      	ldr	r3, [r4, #0]
 8010c00:	055a      	lsls	r2, r3, #21
 8010c02:	d407      	bmi.n	8010c14 <_printf_float+0x1f8>
 8010c04:	6923      	ldr	r3, [r4, #16]
 8010c06:	4642      	mov	r2, r8
 8010c08:	4631      	mov	r1, r6
 8010c0a:	4628      	mov	r0, r5
 8010c0c:	47b8      	blx	r7
 8010c0e:	3001      	adds	r0, #1
 8010c10:	d12c      	bne.n	8010c6c <_printf_float+0x250>
 8010c12:	e764      	b.n	8010ade <_printf_float+0xc2>
 8010c14:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010c18:	f240 80e0 	bls.w	8010ddc <_printf_float+0x3c0>
 8010c1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010c20:	2200      	movs	r2, #0
 8010c22:	2300      	movs	r3, #0
 8010c24:	f7ef ff60 	bl	8000ae8 <__aeabi_dcmpeq>
 8010c28:	2800      	cmp	r0, #0
 8010c2a:	d034      	beq.n	8010c96 <_printf_float+0x27a>
 8010c2c:	4a37      	ldr	r2, [pc, #220]	; (8010d0c <_printf_float+0x2f0>)
 8010c2e:	2301      	movs	r3, #1
 8010c30:	4631      	mov	r1, r6
 8010c32:	4628      	mov	r0, r5
 8010c34:	47b8      	blx	r7
 8010c36:	3001      	adds	r0, #1
 8010c38:	f43f af51 	beq.w	8010ade <_printf_float+0xc2>
 8010c3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010c40:	429a      	cmp	r2, r3
 8010c42:	db02      	blt.n	8010c4a <_printf_float+0x22e>
 8010c44:	6823      	ldr	r3, [r4, #0]
 8010c46:	07d8      	lsls	r0, r3, #31
 8010c48:	d510      	bpl.n	8010c6c <_printf_float+0x250>
 8010c4a:	ee18 3a10 	vmov	r3, s16
 8010c4e:	4652      	mov	r2, sl
 8010c50:	4631      	mov	r1, r6
 8010c52:	4628      	mov	r0, r5
 8010c54:	47b8      	blx	r7
 8010c56:	3001      	adds	r0, #1
 8010c58:	f43f af41 	beq.w	8010ade <_printf_float+0xc2>
 8010c5c:	f04f 0800 	mov.w	r8, #0
 8010c60:	f104 091a 	add.w	r9, r4, #26
 8010c64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010c66:	3b01      	subs	r3, #1
 8010c68:	4543      	cmp	r3, r8
 8010c6a:	dc09      	bgt.n	8010c80 <_printf_float+0x264>
 8010c6c:	6823      	ldr	r3, [r4, #0]
 8010c6e:	079b      	lsls	r3, r3, #30
 8010c70:	f100 8105 	bmi.w	8010e7e <_printf_float+0x462>
 8010c74:	68e0      	ldr	r0, [r4, #12]
 8010c76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010c78:	4298      	cmp	r0, r3
 8010c7a:	bfb8      	it	lt
 8010c7c:	4618      	movlt	r0, r3
 8010c7e:	e730      	b.n	8010ae2 <_printf_float+0xc6>
 8010c80:	2301      	movs	r3, #1
 8010c82:	464a      	mov	r2, r9
 8010c84:	4631      	mov	r1, r6
 8010c86:	4628      	mov	r0, r5
 8010c88:	47b8      	blx	r7
 8010c8a:	3001      	adds	r0, #1
 8010c8c:	f43f af27 	beq.w	8010ade <_printf_float+0xc2>
 8010c90:	f108 0801 	add.w	r8, r8, #1
 8010c94:	e7e6      	b.n	8010c64 <_printf_float+0x248>
 8010c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	dc39      	bgt.n	8010d10 <_printf_float+0x2f4>
 8010c9c:	4a1b      	ldr	r2, [pc, #108]	; (8010d0c <_printf_float+0x2f0>)
 8010c9e:	2301      	movs	r3, #1
 8010ca0:	4631      	mov	r1, r6
 8010ca2:	4628      	mov	r0, r5
 8010ca4:	47b8      	blx	r7
 8010ca6:	3001      	adds	r0, #1
 8010ca8:	f43f af19 	beq.w	8010ade <_printf_float+0xc2>
 8010cac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010cb0:	4313      	orrs	r3, r2
 8010cb2:	d102      	bne.n	8010cba <_printf_float+0x29e>
 8010cb4:	6823      	ldr	r3, [r4, #0]
 8010cb6:	07d9      	lsls	r1, r3, #31
 8010cb8:	d5d8      	bpl.n	8010c6c <_printf_float+0x250>
 8010cba:	ee18 3a10 	vmov	r3, s16
 8010cbe:	4652      	mov	r2, sl
 8010cc0:	4631      	mov	r1, r6
 8010cc2:	4628      	mov	r0, r5
 8010cc4:	47b8      	blx	r7
 8010cc6:	3001      	adds	r0, #1
 8010cc8:	f43f af09 	beq.w	8010ade <_printf_float+0xc2>
 8010ccc:	f04f 0900 	mov.w	r9, #0
 8010cd0:	f104 0a1a 	add.w	sl, r4, #26
 8010cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010cd6:	425b      	negs	r3, r3
 8010cd8:	454b      	cmp	r3, r9
 8010cda:	dc01      	bgt.n	8010ce0 <_printf_float+0x2c4>
 8010cdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010cde:	e792      	b.n	8010c06 <_printf_float+0x1ea>
 8010ce0:	2301      	movs	r3, #1
 8010ce2:	4652      	mov	r2, sl
 8010ce4:	4631      	mov	r1, r6
 8010ce6:	4628      	mov	r0, r5
 8010ce8:	47b8      	blx	r7
 8010cea:	3001      	adds	r0, #1
 8010cec:	f43f aef7 	beq.w	8010ade <_printf_float+0xc2>
 8010cf0:	f109 0901 	add.w	r9, r9, #1
 8010cf4:	e7ee      	b.n	8010cd4 <_printf_float+0x2b8>
 8010cf6:	bf00      	nop
 8010cf8:	7fefffff 	.word	0x7fefffff
 8010cfc:	0805f9d5 	.word	0x0805f9d5
 8010d00:	0805f9d9 	.word	0x0805f9d9
 8010d04:	0805f9e1 	.word	0x0805f9e1
 8010d08:	0805f9dd 	.word	0x0805f9dd
 8010d0c:	0805f9e5 	.word	0x0805f9e5
 8010d10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010d12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010d14:	429a      	cmp	r2, r3
 8010d16:	bfa8      	it	ge
 8010d18:	461a      	movge	r2, r3
 8010d1a:	2a00      	cmp	r2, #0
 8010d1c:	4691      	mov	r9, r2
 8010d1e:	dc37      	bgt.n	8010d90 <_printf_float+0x374>
 8010d20:	f04f 0b00 	mov.w	fp, #0
 8010d24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010d28:	f104 021a 	add.w	r2, r4, #26
 8010d2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010d2e:	9305      	str	r3, [sp, #20]
 8010d30:	eba3 0309 	sub.w	r3, r3, r9
 8010d34:	455b      	cmp	r3, fp
 8010d36:	dc33      	bgt.n	8010da0 <_printf_float+0x384>
 8010d38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010d3c:	429a      	cmp	r2, r3
 8010d3e:	db3b      	blt.n	8010db8 <_printf_float+0x39c>
 8010d40:	6823      	ldr	r3, [r4, #0]
 8010d42:	07da      	lsls	r2, r3, #31
 8010d44:	d438      	bmi.n	8010db8 <_printf_float+0x39c>
 8010d46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010d48:	9b05      	ldr	r3, [sp, #20]
 8010d4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010d4c:	1ad3      	subs	r3, r2, r3
 8010d4e:	eba2 0901 	sub.w	r9, r2, r1
 8010d52:	4599      	cmp	r9, r3
 8010d54:	bfa8      	it	ge
 8010d56:	4699      	movge	r9, r3
 8010d58:	f1b9 0f00 	cmp.w	r9, #0
 8010d5c:	dc35      	bgt.n	8010dca <_printf_float+0x3ae>
 8010d5e:	f04f 0800 	mov.w	r8, #0
 8010d62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010d66:	f104 0a1a 	add.w	sl, r4, #26
 8010d6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010d6e:	1a9b      	subs	r3, r3, r2
 8010d70:	eba3 0309 	sub.w	r3, r3, r9
 8010d74:	4543      	cmp	r3, r8
 8010d76:	f77f af79 	ble.w	8010c6c <_printf_float+0x250>
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	4652      	mov	r2, sl
 8010d7e:	4631      	mov	r1, r6
 8010d80:	4628      	mov	r0, r5
 8010d82:	47b8      	blx	r7
 8010d84:	3001      	adds	r0, #1
 8010d86:	f43f aeaa 	beq.w	8010ade <_printf_float+0xc2>
 8010d8a:	f108 0801 	add.w	r8, r8, #1
 8010d8e:	e7ec      	b.n	8010d6a <_printf_float+0x34e>
 8010d90:	4613      	mov	r3, r2
 8010d92:	4631      	mov	r1, r6
 8010d94:	4642      	mov	r2, r8
 8010d96:	4628      	mov	r0, r5
 8010d98:	47b8      	blx	r7
 8010d9a:	3001      	adds	r0, #1
 8010d9c:	d1c0      	bne.n	8010d20 <_printf_float+0x304>
 8010d9e:	e69e      	b.n	8010ade <_printf_float+0xc2>
 8010da0:	2301      	movs	r3, #1
 8010da2:	4631      	mov	r1, r6
 8010da4:	4628      	mov	r0, r5
 8010da6:	9205      	str	r2, [sp, #20]
 8010da8:	47b8      	blx	r7
 8010daa:	3001      	adds	r0, #1
 8010dac:	f43f ae97 	beq.w	8010ade <_printf_float+0xc2>
 8010db0:	9a05      	ldr	r2, [sp, #20]
 8010db2:	f10b 0b01 	add.w	fp, fp, #1
 8010db6:	e7b9      	b.n	8010d2c <_printf_float+0x310>
 8010db8:	ee18 3a10 	vmov	r3, s16
 8010dbc:	4652      	mov	r2, sl
 8010dbe:	4631      	mov	r1, r6
 8010dc0:	4628      	mov	r0, r5
 8010dc2:	47b8      	blx	r7
 8010dc4:	3001      	adds	r0, #1
 8010dc6:	d1be      	bne.n	8010d46 <_printf_float+0x32a>
 8010dc8:	e689      	b.n	8010ade <_printf_float+0xc2>
 8010dca:	9a05      	ldr	r2, [sp, #20]
 8010dcc:	464b      	mov	r3, r9
 8010dce:	4442      	add	r2, r8
 8010dd0:	4631      	mov	r1, r6
 8010dd2:	4628      	mov	r0, r5
 8010dd4:	47b8      	blx	r7
 8010dd6:	3001      	adds	r0, #1
 8010dd8:	d1c1      	bne.n	8010d5e <_printf_float+0x342>
 8010dda:	e680      	b.n	8010ade <_printf_float+0xc2>
 8010ddc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010dde:	2a01      	cmp	r2, #1
 8010de0:	dc01      	bgt.n	8010de6 <_printf_float+0x3ca>
 8010de2:	07db      	lsls	r3, r3, #31
 8010de4:	d538      	bpl.n	8010e58 <_printf_float+0x43c>
 8010de6:	2301      	movs	r3, #1
 8010de8:	4642      	mov	r2, r8
 8010dea:	4631      	mov	r1, r6
 8010dec:	4628      	mov	r0, r5
 8010dee:	47b8      	blx	r7
 8010df0:	3001      	adds	r0, #1
 8010df2:	f43f ae74 	beq.w	8010ade <_printf_float+0xc2>
 8010df6:	ee18 3a10 	vmov	r3, s16
 8010dfa:	4652      	mov	r2, sl
 8010dfc:	4631      	mov	r1, r6
 8010dfe:	4628      	mov	r0, r5
 8010e00:	47b8      	blx	r7
 8010e02:	3001      	adds	r0, #1
 8010e04:	f43f ae6b 	beq.w	8010ade <_printf_float+0xc2>
 8010e08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010e0c:	2200      	movs	r2, #0
 8010e0e:	2300      	movs	r3, #0
 8010e10:	f7ef fe6a 	bl	8000ae8 <__aeabi_dcmpeq>
 8010e14:	b9d8      	cbnz	r0, 8010e4e <_printf_float+0x432>
 8010e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e18:	f108 0201 	add.w	r2, r8, #1
 8010e1c:	3b01      	subs	r3, #1
 8010e1e:	4631      	mov	r1, r6
 8010e20:	4628      	mov	r0, r5
 8010e22:	47b8      	blx	r7
 8010e24:	3001      	adds	r0, #1
 8010e26:	d10e      	bne.n	8010e46 <_printf_float+0x42a>
 8010e28:	e659      	b.n	8010ade <_printf_float+0xc2>
 8010e2a:	2301      	movs	r3, #1
 8010e2c:	4652      	mov	r2, sl
 8010e2e:	4631      	mov	r1, r6
 8010e30:	4628      	mov	r0, r5
 8010e32:	47b8      	blx	r7
 8010e34:	3001      	adds	r0, #1
 8010e36:	f43f ae52 	beq.w	8010ade <_printf_float+0xc2>
 8010e3a:	f108 0801 	add.w	r8, r8, #1
 8010e3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e40:	3b01      	subs	r3, #1
 8010e42:	4543      	cmp	r3, r8
 8010e44:	dcf1      	bgt.n	8010e2a <_printf_float+0x40e>
 8010e46:	464b      	mov	r3, r9
 8010e48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010e4c:	e6dc      	b.n	8010c08 <_printf_float+0x1ec>
 8010e4e:	f04f 0800 	mov.w	r8, #0
 8010e52:	f104 0a1a 	add.w	sl, r4, #26
 8010e56:	e7f2      	b.n	8010e3e <_printf_float+0x422>
 8010e58:	2301      	movs	r3, #1
 8010e5a:	4642      	mov	r2, r8
 8010e5c:	e7df      	b.n	8010e1e <_printf_float+0x402>
 8010e5e:	2301      	movs	r3, #1
 8010e60:	464a      	mov	r2, r9
 8010e62:	4631      	mov	r1, r6
 8010e64:	4628      	mov	r0, r5
 8010e66:	47b8      	blx	r7
 8010e68:	3001      	adds	r0, #1
 8010e6a:	f43f ae38 	beq.w	8010ade <_printf_float+0xc2>
 8010e6e:	f108 0801 	add.w	r8, r8, #1
 8010e72:	68e3      	ldr	r3, [r4, #12]
 8010e74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010e76:	1a5b      	subs	r3, r3, r1
 8010e78:	4543      	cmp	r3, r8
 8010e7a:	dcf0      	bgt.n	8010e5e <_printf_float+0x442>
 8010e7c:	e6fa      	b.n	8010c74 <_printf_float+0x258>
 8010e7e:	f04f 0800 	mov.w	r8, #0
 8010e82:	f104 0919 	add.w	r9, r4, #25
 8010e86:	e7f4      	b.n	8010e72 <_printf_float+0x456>

08010e88 <_printf_common>:
 8010e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e8c:	4616      	mov	r6, r2
 8010e8e:	4699      	mov	r9, r3
 8010e90:	688a      	ldr	r2, [r1, #8]
 8010e92:	690b      	ldr	r3, [r1, #16]
 8010e94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010e98:	4293      	cmp	r3, r2
 8010e9a:	bfb8      	it	lt
 8010e9c:	4613      	movlt	r3, r2
 8010e9e:	6033      	str	r3, [r6, #0]
 8010ea0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010ea4:	4607      	mov	r7, r0
 8010ea6:	460c      	mov	r4, r1
 8010ea8:	b10a      	cbz	r2, 8010eae <_printf_common+0x26>
 8010eaa:	3301      	adds	r3, #1
 8010eac:	6033      	str	r3, [r6, #0]
 8010eae:	6823      	ldr	r3, [r4, #0]
 8010eb0:	0699      	lsls	r1, r3, #26
 8010eb2:	bf42      	ittt	mi
 8010eb4:	6833      	ldrmi	r3, [r6, #0]
 8010eb6:	3302      	addmi	r3, #2
 8010eb8:	6033      	strmi	r3, [r6, #0]
 8010eba:	6825      	ldr	r5, [r4, #0]
 8010ebc:	f015 0506 	ands.w	r5, r5, #6
 8010ec0:	d106      	bne.n	8010ed0 <_printf_common+0x48>
 8010ec2:	f104 0a19 	add.w	sl, r4, #25
 8010ec6:	68e3      	ldr	r3, [r4, #12]
 8010ec8:	6832      	ldr	r2, [r6, #0]
 8010eca:	1a9b      	subs	r3, r3, r2
 8010ecc:	42ab      	cmp	r3, r5
 8010ece:	dc26      	bgt.n	8010f1e <_printf_common+0x96>
 8010ed0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010ed4:	1e13      	subs	r3, r2, #0
 8010ed6:	6822      	ldr	r2, [r4, #0]
 8010ed8:	bf18      	it	ne
 8010eda:	2301      	movne	r3, #1
 8010edc:	0692      	lsls	r2, r2, #26
 8010ede:	d42b      	bmi.n	8010f38 <_printf_common+0xb0>
 8010ee0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010ee4:	4649      	mov	r1, r9
 8010ee6:	4638      	mov	r0, r7
 8010ee8:	47c0      	blx	r8
 8010eea:	3001      	adds	r0, #1
 8010eec:	d01e      	beq.n	8010f2c <_printf_common+0xa4>
 8010eee:	6823      	ldr	r3, [r4, #0]
 8010ef0:	68e5      	ldr	r5, [r4, #12]
 8010ef2:	6832      	ldr	r2, [r6, #0]
 8010ef4:	f003 0306 	and.w	r3, r3, #6
 8010ef8:	2b04      	cmp	r3, #4
 8010efa:	bf08      	it	eq
 8010efc:	1aad      	subeq	r5, r5, r2
 8010efe:	68a3      	ldr	r3, [r4, #8]
 8010f00:	6922      	ldr	r2, [r4, #16]
 8010f02:	bf0c      	ite	eq
 8010f04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010f08:	2500      	movne	r5, #0
 8010f0a:	4293      	cmp	r3, r2
 8010f0c:	bfc4      	itt	gt
 8010f0e:	1a9b      	subgt	r3, r3, r2
 8010f10:	18ed      	addgt	r5, r5, r3
 8010f12:	2600      	movs	r6, #0
 8010f14:	341a      	adds	r4, #26
 8010f16:	42b5      	cmp	r5, r6
 8010f18:	d11a      	bne.n	8010f50 <_printf_common+0xc8>
 8010f1a:	2000      	movs	r0, #0
 8010f1c:	e008      	b.n	8010f30 <_printf_common+0xa8>
 8010f1e:	2301      	movs	r3, #1
 8010f20:	4652      	mov	r2, sl
 8010f22:	4649      	mov	r1, r9
 8010f24:	4638      	mov	r0, r7
 8010f26:	47c0      	blx	r8
 8010f28:	3001      	adds	r0, #1
 8010f2a:	d103      	bne.n	8010f34 <_printf_common+0xac>
 8010f2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f34:	3501      	adds	r5, #1
 8010f36:	e7c6      	b.n	8010ec6 <_printf_common+0x3e>
 8010f38:	18e1      	adds	r1, r4, r3
 8010f3a:	1c5a      	adds	r2, r3, #1
 8010f3c:	2030      	movs	r0, #48	; 0x30
 8010f3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010f42:	4422      	add	r2, r4
 8010f44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010f48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010f4c:	3302      	adds	r3, #2
 8010f4e:	e7c7      	b.n	8010ee0 <_printf_common+0x58>
 8010f50:	2301      	movs	r3, #1
 8010f52:	4622      	mov	r2, r4
 8010f54:	4649      	mov	r1, r9
 8010f56:	4638      	mov	r0, r7
 8010f58:	47c0      	blx	r8
 8010f5a:	3001      	adds	r0, #1
 8010f5c:	d0e6      	beq.n	8010f2c <_printf_common+0xa4>
 8010f5e:	3601      	adds	r6, #1
 8010f60:	e7d9      	b.n	8010f16 <_printf_common+0x8e>
	...

08010f64 <_printf_i>:
 8010f64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010f68:	460c      	mov	r4, r1
 8010f6a:	4691      	mov	r9, r2
 8010f6c:	7e27      	ldrb	r7, [r4, #24]
 8010f6e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010f70:	2f78      	cmp	r7, #120	; 0x78
 8010f72:	4680      	mov	r8, r0
 8010f74:	469a      	mov	sl, r3
 8010f76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010f7a:	d807      	bhi.n	8010f8c <_printf_i+0x28>
 8010f7c:	2f62      	cmp	r7, #98	; 0x62
 8010f7e:	d80a      	bhi.n	8010f96 <_printf_i+0x32>
 8010f80:	2f00      	cmp	r7, #0
 8010f82:	f000 80d8 	beq.w	8011136 <_printf_i+0x1d2>
 8010f86:	2f58      	cmp	r7, #88	; 0x58
 8010f88:	f000 80a3 	beq.w	80110d2 <_printf_i+0x16e>
 8010f8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010f90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010f94:	e03a      	b.n	801100c <_printf_i+0xa8>
 8010f96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010f9a:	2b15      	cmp	r3, #21
 8010f9c:	d8f6      	bhi.n	8010f8c <_printf_i+0x28>
 8010f9e:	a001      	add	r0, pc, #4	; (adr r0, 8010fa4 <_printf_i+0x40>)
 8010fa0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010fa4:	08010ffd 	.word	0x08010ffd
 8010fa8:	08011011 	.word	0x08011011
 8010fac:	08010f8d 	.word	0x08010f8d
 8010fb0:	08010f8d 	.word	0x08010f8d
 8010fb4:	08010f8d 	.word	0x08010f8d
 8010fb8:	08010f8d 	.word	0x08010f8d
 8010fbc:	08011011 	.word	0x08011011
 8010fc0:	08010f8d 	.word	0x08010f8d
 8010fc4:	08010f8d 	.word	0x08010f8d
 8010fc8:	08010f8d 	.word	0x08010f8d
 8010fcc:	08010f8d 	.word	0x08010f8d
 8010fd0:	0801111d 	.word	0x0801111d
 8010fd4:	08011041 	.word	0x08011041
 8010fd8:	080110ff 	.word	0x080110ff
 8010fdc:	08010f8d 	.word	0x08010f8d
 8010fe0:	08010f8d 	.word	0x08010f8d
 8010fe4:	0801113f 	.word	0x0801113f
 8010fe8:	08010f8d 	.word	0x08010f8d
 8010fec:	08011041 	.word	0x08011041
 8010ff0:	08010f8d 	.word	0x08010f8d
 8010ff4:	08010f8d 	.word	0x08010f8d
 8010ff8:	08011107 	.word	0x08011107
 8010ffc:	680b      	ldr	r3, [r1, #0]
 8010ffe:	1d1a      	adds	r2, r3, #4
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	600a      	str	r2, [r1, #0]
 8011004:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011008:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801100c:	2301      	movs	r3, #1
 801100e:	e0a3      	b.n	8011158 <_printf_i+0x1f4>
 8011010:	6825      	ldr	r5, [r4, #0]
 8011012:	6808      	ldr	r0, [r1, #0]
 8011014:	062e      	lsls	r6, r5, #24
 8011016:	f100 0304 	add.w	r3, r0, #4
 801101a:	d50a      	bpl.n	8011032 <_printf_i+0xce>
 801101c:	6805      	ldr	r5, [r0, #0]
 801101e:	600b      	str	r3, [r1, #0]
 8011020:	2d00      	cmp	r5, #0
 8011022:	da03      	bge.n	801102c <_printf_i+0xc8>
 8011024:	232d      	movs	r3, #45	; 0x2d
 8011026:	426d      	negs	r5, r5
 8011028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801102c:	485e      	ldr	r0, [pc, #376]	; (80111a8 <_printf_i+0x244>)
 801102e:	230a      	movs	r3, #10
 8011030:	e019      	b.n	8011066 <_printf_i+0x102>
 8011032:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011036:	6805      	ldr	r5, [r0, #0]
 8011038:	600b      	str	r3, [r1, #0]
 801103a:	bf18      	it	ne
 801103c:	b22d      	sxthne	r5, r5
 801103e:	e7ef      	b.n	8011020 <_printf_i+0xbc>
 8011040:	680b      	ldr	r3, [r1, #0]
 8011042:	6825      	ldr	r5, [r4, #0]
 8011044:	1d18      	adds	r0, r3, #4
 8011046:	6008      	str	r0, [r1, #0]
 8011048:	0628      	lsls	r0, r5, #24
 801104a:	d501      	bpl.n	8011050 <_printf_i+0xec>
 801104c:	681d      	ldr	r5, [r3, #0]
 801104e:	e002      	b.n	8011056 <_printf_i+0xf2>
 8011050:	0669      	lsls	r1, r5, #25
 8011052:	d5fb      	bpl.n	801104c <_printf_i+0xe8>
 8011054:	881d      	ldrh	r5, [r3, #0]
 8011056:	4854      	ldr	r0, [pc, #336]	; (80111a8 <_printf_i+0x244>)
 8011058:	2f6f      	cmp	r7, #111	; 0x6f
 801105a:	bf0c      	ite	eq
 801105c:	2308      	moveq	r3, #8
 801105e:	230a      	movne	r3, #10
 8011060:	2100      	movs	r1, #0
 8011062:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011066:	6866      	ldr	r6, [r4, #4]
 8011068:	60a6      	str	r6, [r4, #8]
 801106a:	2e00      	cmp	r6, #0
 801106c:	bfa2      	ittt	ge
 801106e:	6821      	ldrge	r1, [r4, #0]
 8011070:	f021 0104 	bicge.w	r1, r1, #4
 8011074:	6021      	strge	r1, [r4, #0]
 8011076:	b90d      	cbnz	r5, 801107c <_printf_i+0x118>
 8011078:	2e00      	cmp	r6, #0
 801107a:	d04d      	beq.n	8011118 <_printf_i+0x1b4>
 801107c:	4616      	mov	r6, r2
 801107e:	fbb5 f1f3 	udiv	r1, r5, r3
 8011082:	fb03 5711 	mls	r7, r3, r1, r5
 8011086:	5dc7      	ldrb	r7, [r0, r7]
 8011088:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801108c:	462f      	mov	r7, r5
 801108e:	42bb      	cmp	r3, r7
 8011090:	460d      	mov	r5, r1
 8011092:	d9f4      	bls.n	801107e <_printf_i+0x11a>
 8011094:	2b08      	cmp	r3, #8
 8011096:	d10b      	bne.n	80110b0 <_printf_i+0x14c>
 8011098:	6823      	ldr	r3, [r4, #0]
 801109a:	07df      	lsls	r7, r3, #31
 801109c:	d508      	bpl.n	80110b0 <_printf_i+0x14c>
 801109e:	6923      	ldr	r3, [r4, #16]
 80110a0:	6861      	ldr	r1, [r4, #4]
 80110a2:	4299      	cmp	r1, r3
 80110a4:	bfde      	ittt	le
 80110a6:	2330      	movle	r3, #48	; 0x30
 80110a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80110ac:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80110b0:	1b92      	subs	r2, r2, r6
 80110b2:	6122      	str	r2, [r4, #16]
 80110b4:	f8cd a000 	str.w	sl, [sp]
 80110b8:	464b      	mov	r3, r9
 80110ba:	aa03      	add	r2, sp, #12
 80110bc:	4621      	mov	r1, r4
 80110be:	4640      	mov	r0, r8
 80110c0:	f7ff fee2 	bl	8010e88 <_printf_common>
 80110c4:	3001      	adds	r0, #1
 80110c6:	d14c      	bne.n	8011162 <_printf_i+0x1fe>
 80110c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80110cc:	b004      	add	sp, #16
 80110ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110d2:	4835      	ldr	r0, [pc, #212]	; (80111a8 <_printf_i+0x244>)
 80110d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80110d8:	6823      	ldr	r3, [r4, #0]
 80110da:	680e      	ldr	r6, [r1, #0]
 80110dc:	061f      	lsls	r7, r3, #24
 80110de:	f856 5b04 	ldr.w	r5, [r6], #4
 80110e2:	600e      	str	r6, [r1, #0]
 80110e4:	d514      	bpl.n	8011110 <_printf_i+0x1ac>
 80110e6:	07d9      	lsls	r1, r3, #31
 80110e8:	bf44      	itt	mi
 80110ea:	f043 0320 	orrmi.w	r3, r3, #32
 80110ee:	6023      	strmi	r3, [r4, #0]
 80110f0:	b91d      	cbnz	r5, 80110fa <_printf_i+0x196>
 80110f2:	6823      	ldr	r3, [r4, #0]
 80110f4:	f023 0320 	bic.w	r3, r3, #32
 80110f8:	6023      	str	r3, [r4, #0]
 80110fa:	2310      	movs	r3, #16
 80110fc:	e7b0      	b.n	8011060 <_printf_i+0xfc>
 80110fe:	6823      	ldr	r3, [r4, #0]
 8011100:	f043 0320 	orr.w	r3, r3, #32
 8011104:	6023      	str	r3, [r4, #0]
 8011106:	2378      	movs	r3, #120	; 0x78
 8011108:	4828      	ldr	r0, [pc, #160]	; (80111ac <_printf_i+0x248>)
 801110a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801110e:	e7e3      	b.n	80110d8 <_printf_i+0x174>
 8011110:	065e      	lsls	r6, r3, #25
 8011112:	bf48      	it	mi
 8011114:	b2ad      	uxthmi	r5, r5
 8011116:	e7e6      	b.n	80110e6 <_printf_i+0x182>
 8011118:	4616      	mov	r6, r2
 801111a:	e7bb      	b.n	8011094 <_printf_i+0x130>
 801111c:	680b      	ldr	r3, [r1, #0]
 801111e:	6826      	ldr	r6, [r4, #0]
 8011120:	6960      	ldr	r0, [r4, #20]
 8011122:	1d1d      	adds	r5, r3, #4
 8011124:	600d      	str	r5, [r1, #0]
 8011126:	0635      	lsls	r5, r6, #24
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	d501      	bpl.n	8011130 <_printf_i+0x1cc>
 801112c:	6018      	str	r0, [r3, #0]
 801112e:	e002      	b.n	8011136 <_printf_i+0x1d2>
 8011130:	0671      	lsls	r1, r6, #25
 8011132:	d5fb      	bpl.n	801112c <_printf_i+0x1c8>
 8011134:	8018      	strh	r0, [r3, #0]
 8011136:	2300      	movs	r3, #0
 8011138:	6123      	str	r3, [r4, #16]
 801113a:	4616      	mov	r6, r2
 801113c:	e7ba      	b.n	80110b4 <_printf_i+0x150>
 801113e:	680b      	ldr	r3, [r1, #0]
 8011140:	1d1a      	adds	r2, r3, #4
 8011142:	600a      	str	r2, [r1, #0]
 8011144:	681e      	ldr	r6, [r3, #0]
 8011146:	6862      	ldr	r2, [r4, #4]
 8011148:	2100      	movs	r1, #0
 801114a:	4630      	mov	r0, r6
 801114c:	f7ef f858 	bl	8000200 <memchr>
 8011150:	b108      	cbz	r0, 8011156 <_printf_i+0x1f2>
 8011152:	1b80      	subs	r0, r0, r6
 8011154:	6060      	str	r0, [r4, #4]
 8011156:	6863      	ldr	r3, [r4, #4]
 8011158:	6123      	str	r3, [r4, #16]
 801115a:	2300      	movs	r3, #0
 801115c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011160:	e7a8      	b.n	80110b4 <_printf_i+0x150>
 8011162:	6923      	ldr	r3, [r4, #16]
 8011164:	4632      	mov	r2, r6
 8011166:	4649      	mov	r1, r9
 8011168:	4640      	mov	r0, r8
 801116a:	47d0      	blx	sl
 801116c:	3001      	adds	r0, #1
 801116e:	d0ab      	beq.n	80110c8 <_printf_i+0x164>
 8011170:	6823      	ldr	r3, [r4, #0]
 8011172:	079b      	lsls	r3, r3, #30
 8011174:	d413      	bmi.n	801119e <_printf_i+0x23a>
 8011176:	68e0      	ldr	r0, [r4, #12]
 8011178:	9b03      	ldr	r3, [sp, #12]
 801117a:	4298      	cmp	r0, r3
 801117c:	bfb8      	it	lt
 801117e:	4618      	movlt	r0, r3
 8011180:	e7a4      	b.n	80110cc <_printf_i+0x168>
 8011182:	2301      	movs	r3, #1
 8011184:	4632      	mov	r2, r6
 8011186:	4649      	mov	r1, r9
 8011188:	4640      	mov	r0, r8
 801118a:	47d0      	blx	sl
 801118c:	3001      	adds	r0, #1
 801118e:	d09b      	beq.n	80110c8 <_printf_i+0x164>
 8011190:	3501      	adds	r5, #1
 8011192:	68e3      	ldr	r3, [r4, #12]
 8011194:	9903      	ldr	r1, [sp, #12]
 8011196:	1a5b      	subs	r3, r3, r1
 8011198:	42ab      	cmp	r3, r5
 801119a:	dcf2      	bgt.n	8011182 <_printf_i+0x21e>
 801119c:	e7eb      	b.n	8011176 <_printf_i+0x212>
 801119e:	2500      	movs	r5, #0
 80111a0:	f104 0619 	add.w	r6, r4, #25
 80111a4:	e7f5      	b.n	8011192 <_printf_i+0x22e>
 80111a6:	bf00      	nop
 80111a8:	0805f9e7 	.word	0x0805f9e7
 80111ac:	0805f9f8 	.word	0x0805f9f8

080111b0 <_scanf_float>:
 80111b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111b4:	b087      	sub	sp, #28
 80111b6:	4617      	mov	r7, r2
 80111b8:	9303      	str	r3, [sp, #12]
 80111ba:	688b      	ldr	r3, [r1, #8]
 80111bc:	1e5a      	subs	r2, r3, #1
 80111be:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80111c2:	bf83      	ittte	hi
 80111c4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80111c8:	195b      	addhi	r3, r3, r5
 80111ca:	9302      	strhi	r3, [sp, #8]
 80111cc:	2300      	movls	r3, #0
 80111ce:	bf86      	itte	hi
 80111d0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80111d4:	608b      	strhi	r3, [r1, #8]
 80111d6:	9302      	strls	r3, [sp, #8]
 80111d8:	680b      	ldr	r3, [r1, #0]
 80111da:	468b      	mov	fp, r1
 80111dc:	2500      	movs	r5, #0
 80111de:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80111e2:	f84b 3b1c 	str.w	r3, [fp], #28
 80111e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80111ea:	4680      	mov	r8, r0
 80111ec:	460c      	mov	r4, r1
 80111ee:	465e      	mov	r6, fp
 80111f0:	46aa      	mov	sl, r5
 80111f2:	46a9      	mov	r9, r5
 80111f4:	9501      	str	r5, [sp, #4]
 80111f6:	68a2      	ldr	r2, [r4, #8]
 80111f8:	b152      	cbz	r2, 8011210 <_scanf_float+0x60>
 80111fa:	683b      	ldr	r3, [r7, #0]
 80111fc:	781b      	ldrb	r3, [r3, #0]
 80111fe:	2b4e      	cmp	r3, #78	; 0x4e
 8011200:	d864      	bhi.n	80112cc <_scanf_float+0x11c>
 8011202:	2b40      	cmp	r3, #64	; 0x40
 8011204:	d83c      	bhi.n	8011280 <_scanf_float+0xd0>
 8011206:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801120a:	b2c8      	uxtb	r0, r1
 801120c:	280e      	cmp	r0, #14
 801120e:	d93a      	bls.n	8011286 <_scanf_float+0xd6>
 8011210:	f1b9 0f00 	cmp.w	r9, #0
 8011214:	d003      	beq.n	801121e <_scanf_float+0x6e>
 8011216:	6823      	ldr	r3, [r4, #0]
 8011218:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801121c:	6023      	str	r3, [r4, #0]
 801121e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8011222:	f1ba 0f01 	cmp.w	sl, #1
 8011226:	f200 8113 	bhi.w	8011450 <_scanf_float+0x2a0>
 801122a:	455e      	cmp	r6, fp
 801122c:	f200 8105 	bhi.w	801143a <_scanf_float+0x28a>
 8011230:	2501      	movs	r5, #1
 8011232:	4628      	mov	r0, r5
 8011234:	b007      	add	sp, #28
 8011236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801123a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801123e:	2a0d      	cmp	r2, #13
 8011240:	d8e6      	bhi.n	8011210 <_scanf_float+0x60>
 8011242:	a101      	add	r1, pc, #4	; (adr r1, 8011248 <_scanf_float+0x98>)
 8011244:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011248:	08011387 	.word	0x08011387
 801124c:	08011211 	.word	0x08011211
 8011250:	08011211 	.word	0x08011211
 8011254:	08011211 	.word	0x08011211
 8011258:	080113e7 	.word	0x080113e7
 801125c:	080113bf 	.word	0x080113bf
 8011260:	08011211 	.word	0x08011211
 8011264:	08011211 	.word	0x08011211
 8011268:	08011395 	.word	0x08011395
 801126c:	08011211 	.word	0x08011211
 8011270:	08011211 	.word	0x08011211
 8011274:	08011211 	.word	0x08011211
 8011278:	08011211 	.word	0x08011211
 801127c:	0801134d 	.word	0x0801134d
 8011280:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8011284:	e7db      	b.n	801123e <_scanf_float+0x8e>
 8011286:	290e      	cmp	r1, #14
 8011288:	d8c2      	bhi.n	8011210 <_scanf_float+0x60>
 801128a:	a001      	add	r0, pc, #4	; (adr r0, 8011290 <_scanf_float+0xe0>)
 801128c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011290:	0801133f 	.word	0x0801133f
 8011294:	08011211 	.word	0x08011211
 8011298:	0801133f 	.word	0x0801133f
 801129c:	080113d3 	.word	0x080113d3
 80112a0:	08011211 	.word	0x08011211
 80112a4:	080112ed 	.word	0x080112ed
 80112a8:	08011329 	.word	0x08011329
 80112ac:	08011329 	.word	0x08011329
 80112b0:	08011329 	.word	0x08011329
 80112b4:	08011329 	.word	0x08011329
 80112b8:	08011329 	.word	0x08011329
 80112bc:	08011329 	.word	0x08011329
 80112c0:	08011329 	.word	0x08011329
 80112c4:	08011329 	.word	0x08011329
 80112c8:	08011329 	.word	0x08011329
 80112cc:	2b6e      	cmp	r3, #110	; 0x6e
 80112ce:	d809      	bhi.n	80112e4 <_scanf_float+0x134>
 80112d0:	2b60      	cmp	r3, #96	; 0x60
 80112d2:	d8b2      	bhi.n	801123a <_scanf_float+0x8a>
 80112d4:	2b54      	cmp	r3, #84	; 0x54
 80112d6:	d077      	beq.n	80113c8 <_scanf_float+0x218>
 80112d8:	2b59      	cmp	r3, #89	; 0x59
 80112da:	d199      	bne.n	8011210 <_scanf_float+0x60>
 80112dc:	2d07      	cmp	r5, #7
 80112de:	d197      	bne.n	8011210 <_scanf_float+0x60>
 80112e0:	2508      	movs	r5, #8
 80112e2:	e029      	b.n	8011338 <_scanf_float+0x188>
 80112e4:	2b74      	cmp	r3, #116	; 0x74
 80112e6:	d06f      	beq.n	80113c8 <_scanf_float+0x218>
 80112e8:	2b79      	cmp	r3, #121	; 0x79
 80112ea:	e7f6      	b.n	80112da <_scanf_float+0x12a>
 80112ec:	6821      	ldr	r1, [r4, #0]
 80112ee:	05c8      	lsls	r0, r1, #23
 80112f0:	d51a      	bpl.n	8011328 <_scanf_float+0x178>
 80112f2:	9b02      	ldr	r3, [sp, #8]
 80112f4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80112f8:	6021      	str	r1, [r4, #0]
 80112fa:	f109 0901 	add.w	r9, r9, #1
 80112fe:	b11b      	cbz	r3, 8011308 <_scanf_float+0x158>
 8011300:	3b01      	subs	r3, #1
 8011302:	3201      	adds	r2, #1
 8011304:	9302      	str	r3, [sp, #8]
 8011306:	60a2      	str	r2, [r4, #8]
 8011308:	68a3      	ldr	r3, [r4, #8]
 801130a:	3b01      	subs	r3, #1
 801130c:	60a3      	str	r3, [r4, #8]
 801130e:	6923      	ldr	r3, [r4, #16]
 8011310:	3301      	adds	r3, #1
 8011312:	6123      	str	r3, [r4, #16]
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	3b01      	subs	r3, #1
 8011318:	2b00      	cmp	r3, #0
 801131a:	607b      	str	r3, [r7, #4]
 801131c:	f340 8084 	ble.w	8011428 <_scanf_float+0x278>
 8011320:	683b      	ldr	r3, [r7, #0]
 8011322:	3301      	adds	r3, #1
 8011324:	603b      	str	r3, [r7, #0]
 8011326:	e766      	b.n	80111f6 <_scanf_float+0x46>
 8011328:	eb1a 0f05 	cmn.w	sl, r5
 801132c:	f47f af70 	bne.w	8011210 <_scanf_float+0x60>
 8011330:	6822      	ldr	r2, [r4, #0]
 8011332:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8011336:	6022      	str	r2, [r4, #0]
 8011338:	f806 3b01 	strb.w	r3, [r6], #1
 801133c:	e7e4      	b.n	8011308 <_scanf_float+0x158>
 801133e:	6822      	ldr	r2, [r4, #0]
 8011340:	0610      	lsls	r0, r2, #24
 8011342:	f57f af65 	bpl.w	8011210 <_scanf_float+0x60>
 8011346:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801134a:	e7f4      	b.n	8011336 <_scanf_float+0x186>
 801134c:	f1ba 0f00 	cmp.w	sl, #0
 8011350:	d10e      	bne.n	8011370 <_scanf_float+0x1c0>
 8011352:	f1b9 0f00 	cmp.w	r9, #0
 8011356:	d10e      	bne.n	8011376 <_scanf_float+0x1c6>
 8011358:	6822      	ldr	r2, [r4, #0]
 801135a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801135e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011362:	d108      	bne.n	8011376 <_scanf_float+0x1c6>
 8011364:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011368:	6022      	str	r2, [r4, #0]
 801136a:	f04f 0a01 	mov.w	sl, #1
 801136e:	e7e3      	b.n	8011338 <_scanf_float+0x188>
 8011370:	f1ba 0f02 	cmp.w	sl, #2
 8011374:	d055      	beq.n	8011422 <_scanf_float+0x272>
 8011376:	2d01      	cmp	r5, #1
 8011378:	d002      	beq.n	8011380 <_scanf_float+0x1d0>
 801137a:	2d04      	cmp	r5, #4
 801137c:	f47f af48 	bne.w	8011210 <_scanf_float+0x60>
 8011380:	3501      	adds	r5, #1
 8011382:	b2ed      	uxtb	r5, r5
 8011384:	e7d8      	b.n	8011338 <_scanf_float+0x188>
 8011386:	f1ba 0f01 	cmp.w	sl, #1
 801138a:	f47f af41 	bne.w	8011210 <_scanf_float+0x60>
 801138e:	f04f 0a02 	mov.w	sl, #2
 8011392:	e7d1      	b.n	8011338 <_scanf_float+0x188>
 8011394:	b97d      	cbnz	r5, 80113b6 <_scanf_float+0x206>
 8011396:	f1b9 0f00 	cmp.w	r9, #0
 801139a:	f47f af3c 	bne.w	8011216 <_scanf_float+0x66>
 801139e:	6822      	ldr	r2, [r4, #0]
 80113a0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80113a4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80113a8:	f47f af39 	bne.w	801121e <_scanf_float+0x6e>
 80113ac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80113b0:	6022      	str	r2, [r4, #0]
 80113b2:	2501      	movs	r5, #1
 80113b4:	e7c0      	b.n	8011338 <_scanf_float+0x188>
 80113b6:	2d03      	cmp	r5, #3
 80113b8:	d0e2      	beq.n	8011380 <_scanf_float+0x1d0>
 80113ba:	2d05      	cmp	r5, #5
 80113bc:	e7de      	b.n	801137c <_scanf_float+0x1cc>
 80113be:	2d02      	cmp	r5, #2
 80113c0:	f47f af26 	bne.w	8011210 <_scanf_float+0x60>
 80113c4:	2503      	movs	r5, #3
 80113c6:	e7b7      	b.n	8011338 <_scanf_float+0x188>
 80113c8:	2d06      	cmp	r5, #6
 80113ca:	f47f af21 	bne.w	8011210 <_scanf_float+0x60>
 80113ce:	2507      	movs	r5, #7
 80113d0:	e7b2      	b.n	8011338 <_scanf_float+0x188>
 80113d2:	6822      	ldr	r2, [r4, #0]
 80113d4:	0591      	lsls	r1, r2, #22
 80113d6:	f57f af1b 	bpl.w	8011210 <_scanf_float+0x60>
 80113da:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80113de:	6022      	str	r2, [r4, #0]
 80113e0:	f8cd 9004 	str.w	r9, [sp, #4]
 80113e4:	e7a8      	b.n	8011338 <_scanf_float+0x188>
 80113e6:	6822      	ldr	r2, [r4, #0]
 80113e8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80113ec:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80113f0:	d006      	beq.n	8011400 <_scanf_float+0x250>
 80113f2:	0550      	lsls	r0, r2, #21
 80113f4:	f57f af0c 	bpl.w	8011210 <_scanf_float+0x60>
 80113f8:	f1b9 0f00 	cmp.w	r9, #0
 80113fc:	f43f af0f 	beq.w	801121e <_scanf_float+0x6e>
 8011400:	0591      	lsls	r1, r2, #22
 8011402:	bf58      	it	pl
 8011404:	9901      	ldrpl	r1, [sp, #4]
 8011406:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801140a:	bf58      	it	pl
 801140c:	eba9 0101 	subpl.w	r1, r9, r1
 8011410:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8011414:	bf58      	it	pl
 8011416:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801141a:	6022      	str	r2, [r4, #0]
 801141c:	f04f 0900 	mov.w	r9, #0
 8011420:	e78a      	b.n	8011338 <_scanf_float+0x188>
 8011422:	f04f 0a03 	mov.w	sl, #3
 8011426:	e787      	b.n	8011338 <_scanf_float+0x188>
 8011428:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801142c:	4639      	mov	r1, r7
 801142e:	4640      	mov	r0, r8
 8011430:	4798      	blx	r3
 8011432:	2800      	cmp	r0, #0
 8011434:	f43f aedf 	beq.w	80111f6 <_scanf_float+0x46>
 8011438:	e6ea      	b.n	8011210 <_scanf_float+0x60>
 801143a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801143e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011442:	463a      	mov	r2, r7
 8011444:	4640      	mov	r0, r8
 8011446:	4798      	blx	r3
 8011448:	6923      	ldr	r3, [r4, #16]
 801144a:	3b01      	subs	r3, #1
 801144c:	6123      	str	r3, [r4, #16]
 801144e:	e6ec      	b.n	801122a <_scanf_float+0x7a>
 8011450:	1e6b      	subs	r3, r5, #1
 8011452:	2b06      	cmp	r3, #6
 8011454:	d825      	bhi.n	80114a2 <_scanf_float+0x2f2>
 8011456:	2d02      	cmp	r5, #2
 8011458:	d836      	bhi.n	80114c8 <_scanf_float+0x318>
 801145a:	455e      	cmp	r6, fp
 801145c:	f67f aee8 	bls.w	8011230 <_scanf_float+0x80>
 8011460:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011464:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011468:	463a      	mov	r2, r7
 801146a:	4640      	mov	r0, r8
 801146c:	4798      	blx	r3
 801146e:	6923      	ldr	r3, [r4, #16]
 8011470:	3b01      	subs	r3, #1
 8011472:	6123      	str	r3, [r4, #16]
 8011474:	e7f1      	b.n	801145a <_scanf_float+0x2aa>
 8011476:	9802      	ldr	r0, [sp, #8]
 8011478:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801147c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8011480:	9002      	str	r0, [sp, #8]
 8011482:	463a      	mov	r2, r7
 8011484:	4640      	mov	r0, r8
 8011486:	4798      	blx	r3
 8011488:	6923      	ldr	r3, [r4, #16]
 801148a:	3b01      	subs	r3, #1
 801148c:	6123      	str	r3, [r4, #16]
 801148e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8011492:	fa5f fa8a 	uxtb.w	sl, sl
 8011496:	f1ba 0f02 	cmp.w	sl, #2
 801149a:	d1ec      	bne.n	8011476 <_scanf_float+0x2c6>
 801149c:	3d03      	subs	r5, #3
 801149e:	b2ed      	uxtb	r5, r5
 80114a0:	1b76      	subs	r6, r6, r5
 80114a2:	6823      	ldr	r3, [r4, #0]
 80114a4:	05da      	lsls	r2, r3, #23
 80114a6:	d52f      	bpl.n	8011508 <_scanf_float+0x358>
 80114a8:	055b      	lsls	r3, r3, #21
 80114aa:	d510      	bpl.n	80114ce <_scanf_float+0x31e>
 80114ac:	455e      	cmp	r6, fp
 80114ae:	f67f aebf 	bls.w	8011230 <_scanf_float+0x80>
 80114b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80114b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80114ba:	463a      	mov	r2, r7
 80114bc:	4640      	mov	r0, r8
 80114be:	4798      	blx	r3
 80114c0:	6923      	ldr	r3, [r4, #16]
 80114c2:	3b01      	subs	r3, #1
 80114c4:	6123      	str	r3, [r4, #16]
 80114c6:	e7f1      	b.n	80114ac <_scanf_float+0x2fc>
 80114c8:	46aa      	mov	sl, r5
 80114ca:	9602      	str	r6, [sp, #8]
 80114cc:	e7df      	b.n	801148e <_scanf_float+0x2de>
 80114ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80114d2:	6923      	ldr	r3, [r4, #16]
 80114d4:	2965      	cmp	r1, #101	; 0x65
 80114d6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80114da:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80114de:	6123      	str	r3, [r4, #16]
 80114e0:	d00c      	beq.n	80114fc <_scanf_float+0x34c>
 80114e2:	2945      	cmp	r1, #69	; 0x45
 80114e4:	d00a      	beq.n	80114fc <_scanf_float+0x34c>
 80114e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80114ea:	463a      	mov	r2, r7
 80114ec:	4640      	mov	r0, r8
 80114ee:	4798      	blx	r3
 80114f0:	6923      	ldr	r3, [r4, #16]
 80114f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80114f6:	3b01      	subs	r3, #1
 80114f8:	1eb5      	subs	r5, r6, #2
 80114fa:	6123      	str	r3, [r4, #16]
 80114fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011500:	463a      	mov	r2, r7
 8011502:	4640      	mov	r0, r8
 8011504:	4798      	blx	r3
 8011506:	462e      	mov	r6, r5
 8011508:	6825      	ldr	r5, [r4, #0]
 801150a:	f015 0510 	ands.w	r5, r5, #16
 801150e:	d158      	bne.n	80115c2 <_scanf_float+0x412>
 8011510:	7035      	strb	r5, [r6, #0]
 8011512:	6823      	ldr	r3, [r4, #0]
 8011514:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8011518:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801151c:	d11c      	bne.n	8011558 <_scanf_float+0x3a8>
 801151e:	9b01      	ldr	r3, [sp, #4]
 8011520:	454b      	cmp	r3, r9
 8011522:	eba3 0209 	sub.w	r2, r3, r9
 8011526:	d124      	bne.n	8011572 <_scanf_float+0x3c2>
 8011528:	2200      	movs	r2, #0
 801152a:	4659      	mov	r1, fp
 801152c:	4640      	mov	r0, r8
 801152e:	f000 fead 	bl	801228c <_strtod_r>
 8011532:	9b03      	ldr	r3, [sp, #12]
 8011534:	6821      	ldr	r1, [r4, #0]
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	f011 0f02 	tst.w	r1, #2
 801153c:	ec57 6b10 	vmov	r6, r7, d0
 8011540:	f103 0204 	add.w	r2, r3, #4
 8011544:	d020      	beq.n	8011588 <_scanf_float+0x3d8>
 8011546:	9903      	ldr	r1, [sp, #12]
 8011548:	600a      	str	r2, [r1, #0]
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	e9c3 6700 	strd	r6, r7, [r3]
 8011550:	68e3      	ldr	r3, [r4, #12]
 8011552:	3301      	adds	r3, #1
 8011554:	60e3      	str	r3, [r4, #12]
 8011556:	e66c      	b.n	8011232 <_scanf_float+0x82>
 8011558:	9b04      	ldr	r3, [sp, #16]
 801155a:	2b00      	cmp	r3, #0
 801155c:	d0e4      	beq.n	8011528 <_scanf_float+0x378>
 801155e:	9905      	ldr	r1, [sp, #20]
 8011560:	230a      	movs	r3, #10
 8011562:	462a      	mov	r2, r5
 8011564:	3101      	adds	r1, #1
 8011566:	4640      	mov	r0, r8
 8011568:	f000 ff1a 	bl	80123a0 <_strtol_r>
 801156c:	9b04      	ldr	r3, [sp, #16]
 801156e:	9e05      	ldr	r6, [sp, #20]
 8011570:	1ac2      	subs	r2, r0, r3
 8011572:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8011576:	429e      	cmp	r6, r3
 8011578:	bf28      	it	cs
 801157a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801157e:	4912      	ldr	r1, [pc, #72]	; (80115c8 <_scanf_float+0x418>)
 8011580:	4630      	mov	r0, r6
 8011582:	f000 f83b 	bl	80115fc <siprintf>
 8011586:	e7cf      	b.n	8011528 <_scanf_float+0x378>
 8011588:	f011 0f04 	tst.w	r1, #4
 801158c:	9903      	ldr	r1, [sp, #12]
 801158e:	600a      	str	r2, [r1, #0]
 8011590:	d1db      	bne.n	801154a <_scanf_float+0x39a>
 8011592:	f8d3 8000 	ldr.w	r8, [r3]
 8011596:	ee10 2a10 	vmov	r2, s0
 801159a:	ee10 0a10 	vmov	r0, s0
 801159e:	463b      	mov	r3, r7
 80115a0:	4639      	mov	r1, r7
 80115a2:	f7ef fad3 	bl	8000b4c <__aeabi_dcmpun>
 80115a6:	b128      	cbz	r0, 80115b4 <_scanf_float+0x404>
 80115a8:	4808      	ldr	r0, [pc, #32]	; (80115cc <_scanf_float+0x41c>)
 80115aa:	f000 f821 	bl	80115f0 <nanf>
 80115ae:	ed88 0a00 	vstr	s0, [r8]
 80115b2:	e7cd      	b.n	8011550 <_scanf_float+0x3a0>
 80115b4:	4630      	mov	r0, r6
 80115b6:	4639      	mov	r1, r7
 80115b8:	f7ef fb26 	bl	8000c08 <__aeabi_d2f>
 80115bc:	f8c8 0000 	str.w	r0, [r8]
 80115c0:	e7c6      	b.n	8011550 <_scanf_float+0x3a0>
 80115c2:	2500      	movs	r5, #0
 80115c4:	e635      	b.n	8011232 <_scanf_float+0x82>
 80115c6:	bf00      	nop
 80115c8:	0805fa09 	.word	0x0805fa09
 80115cc:	0805f9bf 	.word	0x0805f9bf

080115d0 <_sbrk_r>:
 80115d0:	b538      	push	{r3, r4, r5, lr}
 80115d2:	4d06      	ldr	r5, [pc, #24]	; (80115ec <_sbrk_r+0x1c>)
 80115d4:	2300      	movs	r3, #0
 80115d6:	4604      	mov	r4, r0
 80115d8:	4608      	mov	r0, r1
 80115da:	602b      	str	r3, [r5, #0]
 80115dc:	f7f0 ffbe 	bl	800255c <_sbrk>
 80115e0:	1c43      	adds	r3, r0, #1
 80115e2:	d102      	bne.n	80115ea <_sbrk_r+0x1a>
 80115e4:	682b      	ldr	r3, [r5, #0]
 80115e6:	b103      	cbz	r3, 80115ea <_sbrk_r+0x1a>
 80115e8:	6023      	str	r3, [r4, #0]
 80115ea:	bd38      	pop	{r3, r4, r5, pc}
 80115ec:	20013d1c 	.word	0x20013d1c

080115f0 <nanf>:
 80115f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80115f8 <nanf+0x8>
 80115f4:	4770      	bx	lr
 80115f6:	bf00      	nop
 80115f8:	7fc00000 	.word	0x7fc00000

080115fc <siprintf>:
 80115fc:	b40e      	push	{r1, r2, r3}
 80115fe:	b500      	push	{lr}
 8011600:	b09c      	sub	sp, #112	; 0x70
 8011602:	ab1d      	add	r3, sp, #116	; 0x74
 8011604:	9002      	str	r0, [sp, #8]
 8011606:	9006      	str	r0, [sp, #24]
 8011608:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801160c:	4809      	ldr	r0, [pc, #36]	; (8011634 <siprintf+0x38>)
 801160e:	9107      	str	r1, [sp, #28]
 8011610:	9104      	str	r1, [sp, #16]
 8011612:	4909      	ldr	r1, [pc, #36]	; (8011638 <siprintf+0x3c>)
 8011614:	f853 2b04 	ldr.w	r2, [r3], #4
 8011618:	9105      	str	r1, [sp, #20]
 801161a:	6800      	ldr	r0, [r0, #0]
 801161c:	9301      	str	r3, [sp, #4]
 801161e:	a902      	add	r1, sp, #8
 8011620:	f003 f914 	bl	801484c <_svfiprintf_r>
 8011624:	9b02      	ldr	r3, [sp, #8]
 8011626:	2200      	movs	r2, #0
 8011628:	701a      	strb	r2, [r3, #0]
 801162a:	b01c      	add	sp, #112	; 0x70
 801162c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011630:	b003      	add	sp, #12
 8011632:	4770      	bx	lr
 8011634:	20000ee0 	.word	0x20000ee0
 8011638:	ffff0208 	.word	0xffff0208

0801163c <sulp>:
 801163c:	b570      	push	{r4, r5, r6, lr}
 801163e:	4604      	mov	r4, r0
 8011640:	460d      	mov	r5, r1
 8011642:	ec45 4b10 	vmov	d0, r4, r5
 8011646:	4616      	mov	r6, r2
 8011648:	f002 ff20 	bl	801448c <__ulp>
 801164c:	ec51 0b10 	vmov	r0, r1, d0
 8011650:	b17e      	cbz	r6, 8011672 <sulp+0x36>
 8011652:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011656:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801165a:	2b00      	cmp	r3, #0
 801165c:	dd09      	ble.n	8011672 <sulp+0x36>
 801165e:	051b      	lsls	r3, r3, #20
 8011660:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8011664:	2400      	movs	r4, #0
 8011666:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801166a:	4622      	mov	r2, r4
 801166c:	462b      	mov	r3, r5
 801166e:	f7ee ffd3 	bl	8000618 <__aeabi_dmul>
 8011672:	bd70      	pop	{r4, r5, r6, pc}
 8011674:	0000      	movs	r0, r0
	...

08011678 <_strtod_l>:
 8011678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801167c:	b0a3      	sub	sp, #140	; 0x8c
 801167e:	461f      	mov	r7, r3
 8011680:	2300      	movs	r3, #0
 8011682:	931e      	str	r3, [sp, #120]	; 0x78
 8011684:	4ba4      	ldr	r3, [pc, #656]	; (8011918 <_strtod_l+0x2a0>)
 8011686:	9219      	str	r2, [sp, #100]	; 0x64
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	9307      	str	r3, [sp, #28]
 801168c:	4604      	mov	r4, r0
 801168e:	4618      	mov	r0, r3
 8011690:	4688      	mov	r8, r1
 8011692:	f7ee fda7 	bl	80001e4 <strlen>
 8011696:	f04f 0a00 	mov.w	sl, #0
 801169a:	4605      	mov	r5, r0
 801169c:	f04f 0b00 	mov.w	fp, #0
 80116a0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80116a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80116a6:	781a      	ldrb	r2, [r3, #0]
 80116a8:	2a2b      	cmp	r2, #43	; 0x2b
 80116aa:	d04c      	beq.n	8011746 <_strtod_l+0xce>
 80116ac:	d839      	bhi.n	8011722 <_strtod_l+0xaa>
 80116ae:	2a0d      	cmp	r2, #13
 80116b0:	d832      	bhi.n	8011718 <_strtod_l+0xa0>
 80116b2:	2a08      	cmp	r2, #8
 80116b4:	d832      	bhi.n	801171c <_strtod_l+0xa4>
 80116b6:	2a00      	cmp	r2, #0
 80116b8:	d03c      	beq.n	8011734 <_strtod_l+0xbc>
 80116ba:	2300      	movs	r3, #0
 80116bc:	930e      	str	r3, [sp, #56]	; 0x38
 80116be:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80116c0:	7833      	ldrb	r3, [r6, #0]
 80116c2:	2b30      	cmp	r3, #48	; 0x30
 80116c4:	f040 80b4 	bne.w	8011830 <_strtod_l+0x1b8>
 80116c8:	7873      	ldrb	r3, [r6, #1]
 80116ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80116ce:	2b58      	cmp	r3, #88	; 0x58
 80116d0:	d16c      	bne.n	80117ac <_strtod_l+0x134>
 80116d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80116d4:	9301      	str	r3, [sp, #4]
 80116d6:	ab1e      	add	r3, sp, #120	; 0x78
 80116d8:	9702      	str	r7, [sp, #8]
 80116da:	9300      	str	r3, [sp, #0]
 80116dc:	4a8f      	ldr	r2, [pc, #572]	; (801191c <_strtod_l+0x2a4>)
 80116de:	ab1f      	add	r3, sp, #124	; 0x7c
 80116e0:	a91d      	add	r1, sp, #116	; 0x74
 80116e2:	4620      	mov	r0, r4
 80116e4:	f001 ffba 	bl	801365c <__gethex>
 80116e8:	f010 0707 	ands.w	r7, r0, #7
 80116ec:	4605      	mov	r5, r0
 80116ee:	d005      	beq.n	80116fc <_strtod_l+0x84>
 80116f0:	2f06      	cmp	r7, #6
 80116f2:	d12a      	bne.n	801174a <_strtod_l+0xd2>
 80116f4:	3601      	adds	r6, #1
 80116f6:	2300      	movs	r3, #0
 80116f8:	961d      	str	r6, [sp, #116]	; 0x74
 80116fa:	930e      	str	r3, [sp, #56]	; 0x38
 80116fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80116fe:	2b00      	cmp	r3, #0
 8011700:	f040 8596 	bne.w	8012230 <_strtod_l+0xbb8>
 8011704:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011706:	b1db      	cbz	r3, 8011740 <_strtod_l+0xc8>
 8011708:	4652      	mov	r2, sl
 801170a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801170e:	ec43 2b10 	vmov	d0, r2, r3
 8011712:	b023      	add	sp, #140	; 0x8c
 8011714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011718:	2a20      	cmp	r2, #32
 801171a:	d1ce      	bne.n	80116ba <_strtod_l+0x42>
 801171c:	3301      	adds	r3, #1
 801171e:	931d      	str	r3, [sp, #116]	; 0x74
 8011720:	e7c0      	b.n	80116a4 <_strtod_l+0x2c>
 8011722:	2a2d      	cmp	r2, #45	; 0x2d
 8011724:	d1c9      	bne.n	80116ba <_strtod_l+0x42>
 8011726:	2201      	movs	r2, #1
 8011728:	920e      	str	r2, [sp, #56]	; 0x38
 801172a:	1c5a      	adds	r2, r3, #1
 801172c:	921d      	str	r2, [sp, #116]	; 0x74
 801172e:	785b      	ldrb	r3, [r3, #1]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d1c4      	bne.n	80116be <_strtod_l+0x46>
 8011734:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011736:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801173a:	2b00      	cmp	r3, #0
 801173c:	f040 8576 	bne.w	801222c <_strtod_l+0xbb4>
 8011740:	4652      	mov	r2, sl
 8011742:	465b      	mov	r3, fp
 8011744:	e7e3      	b.n	801170e <_strtod_l+0x96>
 8011746:	2200      	movs	r2, #0
 8011748:	e7ee      	b.n	8011728 <_strtod_l+0xb0>
 801174a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801174c:	b13a      	cbz	r2, 801175e <_strtod_l+0xe6>
 801174e:	2135      	movs	r1, #53	; 0x35
 8011750:	a820      	add	r0, sp, #128	; 0x80
 8011752:	f002 ffa6 	bl	80146a2 <__copybits>
 8011756:	991e      	ldr	r1, [sp, #120]	; 0x78
 8011758:	4620      	mov	r0, r4
 801175a:	f002 fb6b 	bl	8013e34 <_Bfree>
 801175e:	3f01      	subs	r7, #1
 8011760:	2f05      	cmp	r7, #5
 8011762:	d807      	bhi.n	8011774 <_strtod_l+0xfc>
 8011764:	e8df f007 	tbb	[pc, r7]
 8011768:	1d180b0e 	.word	0x1d180b0e
 801176c:	030e      	.short	0x030e
 801176e:	f04f 0b00 	mov.w	fp, #0
 8011772:	46da      	mov	sl, fp
 8011774:	0728      	lsls	r0, r5, #28
 8011776:	d5c1      	bpl.n	80116fc <_strtod_l+0x84>
 8011778:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801177c:	e7be      	b.n	80116fc <_strtod_l+0x84>
 801177e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8011782:	e7f7      	b.n	8011774 <_strtod_l+0xfc>
 8011784:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8011788:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801178a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801178e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8011792:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8011796:	e7ed      	b.n	8011774 <_strtod_l+0xfc>
 8011798:	f8df b184 	ldr.w	fp, [pc, #388]	; 8011920 <_strtod_l+0x2a8>
 801179c:	f04f 0a00 	mov.w	sl, #0
 80117a0:	e7e8      	b.n	8011774 <_strtod_l+0xfc>
 80117a2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80117a6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80117aa:	e7e3      	b.n	8011774 <_strtod_l+0xfc>
 80117ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80117ae:	1c5a      	adds	r2, r3, #1
 80117b0:	921d      	str	r2, [sp, #116]	; 0x74
 80117b2:	785b      	ldrb	r3, [r3, #1]
 80117b4:	2b30      	cmp	r3, #48	; 0x30
 80117b6:	d0f9      	beq.n	80117ac <_strtod_l+0x134>
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d09f      	beq.n	80116fc <_strtod_l+0x84>
 80117bc:	2301      	movs	r3, #1
 80117be:	f04f 0900 	mov.w	r9, #0
 80117c2:	9304      	str	r3, [sp, #16]
 80117c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80117c6:	930a      	str	r3, [sp, #40]	; 0x28
 80117c8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80117cc:	464f      	mov	r7, r9
 80117ce:	220a      	movs	r2, #10
 80117d0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80117d2:	7806      	ldrb	r6, [r0, #0]
 80117d4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80117d8:	b2d9      	uxtb	r1, r3
 80117da:	2909      	cmp	r1, #9
 80117dc:	d92a      	bls.n	8011834 <_strtod_l+0x1bc>
 80117de:	9907      	ldr	r1, [sp, #28]
 80117e0:	462a      	mov	r2, r5
 80117e2:	f003 f9c4 	bl	8014b6e <strncmp>
 80117e6:	b398      	cbz	r0, 8011850 <_strtod_l+0x1d8>
 80117e8:	2000      	movs	r0, #0
 80117ea:	4633      	mov	r3, r6
 80117ec:	463d      	mov	r5, r7
 80117ee:	9007      	str	r0, [sp, #28]
 80117f0:	4602      	mov	r2, r0
 80117f2:	2b65      	cmp	r3, #101	; 0x65
 80117f4:	d001      	beq.n	80117fa <_strtod_l+0x182>
 80117f6:	2b45      	cmp	r3, #69	; 0x45
 80117f8:	d118      	bne.n	801182c <_strtod_l+0x1b4>
 80117fa:	b91d      	cbnz	r5, 8011804 <_strtod_l+0x18c>
 80117fc:	9b04      	ldr	r3, [sp, #16]
 80117fe:	4303      	orrs	r3, r0
 8011800:	d098      	beq.n	8011734 <_strtod_l+0xbc>
 8011802:	2500      	movs	r5, #0
 8011804:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8011808:	f108 0301 	add.w	r3, r8, #1
 801180c:	931d      	str	r3, [sp, #116]	; 0x74
 801180e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011812:	2b2b      	cmp	r3, #43	; 0x2b
 8011814:	d075      	beq.n	8011902 <_strtod_l+0x28a>
 8011816:	2b2d      	cmp	r3, #45	; 0x2d
 8011818:	d07b      	beq.n	8011912 <_strtod_l+0x29a>
 801181a:	f04f 0c00 	mov.w	ip, #0
 801181e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011822:	2909      	cmp	r1, #9
 8011824:	f240 8082 	bls.w	801192c <_strtod_l+0x2b4>
 8011828:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801182c:	2600      	movs	r6, #0
 801182e:	e09d      	b.n	801196c <_strtod_l+0x2f4>
 8011830:	2300      	movs	r3, #0
 8011832:	e7c4      	b.n	80117be <_strtod_l+0x146>
 8011834:	2f08      	cmp	r7, #8
 8011836:	bfd8      	it	le
 8011838:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801183a:	f100 0001 	add.w	r0, r0, #1
 801183e:	bfda      	itte	le
 8011840:	fb02 3301 	mlale	r3, r2, r1, r3
 8011844:	9309      	strle	r3, [sp, #36]	; 0x24
 8011846:	fb02 3909 	mlagt	r9, r2, r9, r3
 801184a:	3701      	adds	r7, #1
 801184c:	901d      	str	r0, [sp, #116]	; 0x74
 801184e:	e7bf      	b.n	80117d0 <_strtod_l+0x158>
 8011850:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011852:	195a      	adds	r2, r3, r5
 8011854:	921d      	str	r2, [sp, #116]	; 0x74
 8011856:	5d5b      	ldrb	r3, [r3, r5]
 8011858:	2f00      	cmp	r7, #0
 801185a:	d037      	beq.n	80118cc <_strtod_l+0x254>
 801185c:	9007      	str	r0, [sp, #28]
 801185e:	463d      	mov	r5, r7
 8011860:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8011864:	2a09      	cmp	r2, #9
 8011866:	d912      	bls.n	801188e <_strtod_l+0x216>
 8011868:	2201      	movs	r2, #1
 801186a:	e7c2      	b.n	80117f2 <_strtod_l+0x17a>
 801186c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801186e:	1c5a      	adds	r2, r3, #1
 8011870:	921d      	str	r2, [sp, #116]	; 0x74
 8011872:	785b      	ldrb	r3, [r3, #1]
 8011874:	3001      	adds	r0, #1
 8011876:	2b30      	cmp	r3, #48	; 0x30
 8011878:	d0f8      	beq.n	801186c <_strtod_l+0x1f4>
 801187a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801187e:	2a08      	cmp	r2, #8
 8011880:	f200 84db 	bhi.w	801223a <_strtod_l+0xbc2>
 8011884:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8011886:	9007      	str	r0, [sp, #28]
 8011888:	2000      	movs	r0, #0
 801188a:	920a      	str	r2, [sp, #40]	; 0x28
 801188c:	4605      	mov	r5, r0
 801188e:	3b30      	subs	r3, #48	; 0x30
 8011890:	f100 0201 	add.w	r2, r0, #1
 8011894:	d014      	beq.n	80118c0 <_strtod_l+0x248>
 8011896:	9907      	ldr	r1, [sp, #28]
 8011898:	4411      	add	r1, r2
 801189a:	9107      	str	r1, [sp, #28]
 801189c:	462a      	mov	r2, r5
 801189e:	eb00 0e05 	add.w	lr, r0, r5
 80118a2:	210a      	movs	r1, #10
 80118a4:	4572      	cmp	r2, lr
 80118a6:	d113      	bne.n	80118d0 <_strtod_l+0x258>
 80118a8:	182a      	adds	r2, r5, r0
 80118aa:	2a08      	cmp	r2, #8
 80118ac:	f105 0501 	add.w	r5, r5, #1
 80118b0:	4405      	add	r5, r0
 80118b2:	dc1c      	bgt.n	80118ee <_strtod_l+0x276>
 80118b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80118b6:	220a      	movs	r2, #10
 80118b8:	fb02 3301 	mla	r3, r2, r1, r3
 80118bc:	9309      	str	r3, [sp, #36]	; 0x24
 80118be:	2200      	movs	r2, #0
 80118c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80118c2:	1c59      	adds	r1, r3, #1
 80118c4:	911d      	str	r1, [sp, #116]	; 0x74
 80118c6:	785b      	ldrb	r3, [r3, #1]
 80118c8:	4610      	mov	r0, r2
 80118ca:	e7c9      	b.n	8011860 <_strtod_l+0x1e8>
 80118cc:	4638      	mov	r0, r7
 80118ce:	e7d2      	b.n	8011876 <_strtod_l+0x1fe>
 80118d0:	2a08      	cmp	r2, #8
 80118d2:	dc04      	bgt.n	80118de <_strtod_l+0x266>
 80118d4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80118d6:	434e      	muls	r6, r1
 80118d8:	9609      	str	r6, [sp, #36]	; 0x24
 80118da:	3201      	adds	r2, #1
 80118dc:	e7e2      	b.n	80118a4 <_strtod_l+0x22c>
 80118de:	f102 0c01 	add.w	ip, r2, #1
 80118e2:	f1bc 0f10 	cmp.w	ip, #16
 80118e6:	bfd8      	it	le
 80118e8:	fb01 f909 	mulle.w	r9, r1, r9
 80118ec:	e7f5      	b.n	80118da <_strtod_l+0x262>
 80118ee:	2d10      	cmp	r5, #16
 80118f0:	bfdc      	itt	le
 80118f2:	220a      	movle	r2, #10
 80118f4:	fb02 3909 	mlale	r9, r2, r9, r3
 80118f8:	e7e1      	b.n	80118be <_strtod_l+0x246>
 80118fa:	2300      	movs	r3, #0
 80118fc:	9307      	str	r3, [sp, #28]
 80118fe:	2201      	movs	r2, #1
 8011900:	e77c      	b.n	80117fc <_strtod_l+0x184>
 8011902:	f04f 0c00 	mov.w	ip, #0
 8011906:	f108 0302 	add.w	r3, r8, #2
 801190a:	931d      	str	r3, [sp, #116]	; 0x74
 801190c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8011910:	e785      	b.n	801181e <_strtod_l+0x1a6>
 8011912:	f04f 0c01 	mov.w	ip, #1
 8011916:	e7f6      	b.n	8011906 <_strtod_l+0x28e>
 8011918:	0805fcc4 	.word	0x0805fcc4
 801191c:	0805fa10 	.word	0x0805fa10
 8011920:	7ff00000 	.word	0x7ff00000
 8011924:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011926:	1c59      	adds	r1, r3, #1
 8011928:	911d      	str	r1, [sp, #116]	; 0x74
 801192a:	785b      	ldrb	r3, [r3, #1]
 801192c:	2b30      	cmp	r3, #48	; 0x30
 801192e:	d0f9      	beq.n	8011924 <_strtod_l+0x2ac>
 8011930:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8011934:	2908      	cmp	r1, #8
 8011936:	f63f af79 	bhi.w	801182c <_strtod_l+0x1b4>
 801193a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801193e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011940:	9308      	str	r3, [sp, #32]
 8011942:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011944:	1c59      	adds	r1, r3, #1
 8011946:	911d      	str	r1, [sp, #116]	; 0x74
 8011948:	785b      	ldrb	r3, [r3, #1]
 801194a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801194e:	2e09      	cmp	r6, #9
 8011950:	d937      	bls.n	80119c2 <_strtod_l+0x34a>
 8011952:	9e08      	ldr	r6, [sp, #32]
 8011954:	1b89      	subs	r1, r1, r6
 8011956:	2908      	cmp	r1, #8
 8011958:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801195c:	dc02      	bgt.n	8011964 <_strtod_l+0x2ec>
 801195e:	4576      	cmp	r6, lr
 8011960:	bfa8      	it	ge
 8011962:	4676      	movge	r6, lr
 8011964:	f1bc 0f00 	cmp.w	ip, #0
 8011968:	d000      	beq.n	801196c <_strtod_l+0x2f4>
 801196a:	4276      	negs	r6, r6
 801196c:	2d00      	cmp	r5, #0
 801196e:	d14f      	bne.n	8011a10 <_strtod_l+0x398>
 8011970:	9904      	ldr	r1, [sp, #16]
 8011972:	4301      	orrs	r1, r0
 8011974:	f47f aec2 	bne.w	80116fc <_strtod_l+0x84>
 8011978:	2a00      	cmp	r2, #0
 801197a:	f47f aedb 	bne.w	8011734 <_strtod_l+0xbc>
 801197e:	2b69      	cmp	r3, #105	; 0x69
 8011980:	d027      	beq.n	80119d2 <_strtod_l+0x35a>
 8011982:	dc24      	bgt.n	80119ce <_strtod_l+0x356>
 8011984:	2b49      	cmp	r3, #73	; 0x49
 8011986:	d024      	beq.n	80119d2 <_strtod_l+0x35a>
 8011988:	2b4e      	cmp	r3, #78	; 0x4e
 801198a:	f47f aed3 	bne.w	8011734 <_strtod_l+0xbc>
 801198e:	499e      	ldr	r1, [pc, #632]	; (8011c08 <_strtod_l+0x590>)
 8011990:	a81d      	add	r0, sp, #116	; 0x74
 8011992:	f002 f8bb 	bl	8013b0c <__match>
 8011996:	2800      	cmp	r0, #0
 8011998:	f43f aecc 	beq.w	8011734 <_strtod_l+0xbc>
 801199c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801199e:	781b      	ldrb	r3, [r3, #0]
 80119a0:	2b28      	cmp	r3, #40	; 0x28
 80119a2:	d12d      	bne.n	8011a00 <_strtod_l+0x388>
 80119a4:	4999      	ldr	r1, [pc, #612]	; (8011c0c <_strtod_l+0x594>)
 80119a6:	aa20      	add	r2, sp, #128	; 0x80
 80119a8:	a81d      	add	r0, sp, #116	; 0x74
 80119aa:	f002 f8c3 	bl	8013b34 <__hexnan>
 80119ae:	2805      	cmp	r0, #5
 80119b0:	d126      	bne.n	8011a00 <_strtod_l+0x388>
 80119b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80119b4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80119b8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80119bc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80119c0:	e69c      	b.n	80116fc <_strtod_l+0x84>
 80119c2:	210a      	movs	r1, #10
 80119c4:	fb01 3e0e 	mla	lr, r1, lr, r3
 80119c8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80119cc:	e7b9      	b.n	8011942 <_strtod_l+0x2ca>
 80119ce:	2b6e      	cmp	r3, #110	; 0x6e
 80119d0:	e7db      	b.n	801198a <_strtod_l+0x312>
 80119d2:	498f      	ldr	r1, [pc, #572]	; (8011c10 <_strtod_l+0x598>)
 80119d4:	a81d      	add	r0, sp, #116	; 0x74
 80119d6:	f002 f899 	bl	8013b0c <__match>
 80119da:	2800      	cmp	r0, #0
 80119dc:	f43f aeaa 	beq.w	8011734 <_strtod_l+0xbc>
 80119e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80119e2:	498c      	ldr	r1, [pc, #560]	; (8011c14 <_strtod_l+0x59c>)
 80119e4:	3b01      	subs	r3, #1
 80119e6:	a81d      	add	r0, sp, #116	; 0x74
 80119e8:	931d      	str	r3, [sp, #116]	; 0x74
 80119ea:	f002 f88f 	bl	8013b0c <__match>
 80119ee:	b910      	cbnz	r0, 80119f6 <_strtod_l+0x37e>
 80119f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80119f2:	3301      	adds	r3, #1
 80119f4:	931d      	str	r3, [sp, #116]	; 0x74
 80119f6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8011c24 <_strtod_l+0x5ac>
 80119fa:	f04f 0a00 	mov.w	sl, #0
 80119fe:	e67d      	b.n	80116fc <_strtod_l+0x84>
 8011a00:	4885      	ldr	r0, [pc, #532]	; (8011c18 <_strtod_l+0x5a0>)
 8011a02:	f003 f825 	bl	8014a50 <nan>
 8011a06:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011a0a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8011a0e:	e675      	b.n	80116fc <_strtod_l+0x84>
 8011a10:	9b07      	ldr	r3, [sp, #28]
 8011a12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a14:	1af3      	subs	r3, r6, r3
 8011a16:	2f00      	cmp	r7, #0
 8011a18:	bf08      	it	eq
 8011a1a:	462f      	moveq	r7, r5
 8011a1c:	2d10      	cmp	r5, #16
 8011a1e:	9308      	str	r3, [sp, #32]
 8011a20:	46a8      	mov	r8, r5
 8011a22:	bfa8      	it	ge
 8011a24:	f04f 0810 	movge.w	r8, #16
 8011a28:	f7ee fd7c 	bl	8000524 <__aeabi_ui2d>
 8011a2c:	2d09      	cmp	r5, #9
 8011a2e:	4682      	mov	sl, r0
 8011a30:	468b      	mov	fp, r1
 8011a32:	dd13      	ble.n	8011a5c <_strtod_l+0x3e4>
 8011a34:	4b79      	ldr	r3, [pc, #484]	; (8011c1c <_strtod_l+0x5a4>)
 8011a36:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011a3a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8011a3e:	f7ee fdeb 	bl	8000618 <__aeabi_dmul>
 8011a42:	4682      	mov	sl, r0
 8011a44:	4648      	mov	r0, r9
 8011a46:	468b      	mov	fp, r1
 8011a48:	f7ee fd6c 	bl	8000524 <__aeabi_ui2d>
 8011a4c:	4602      	mov	r2, r0
 8011a4e:	460b      	mov	r3, r1
 8011a50:	4650      	mov	r0, sl
 8011a52:	4659      	mov	r1, fp
 8011a54:	f7ee fc2a 	bl	80002ac <__adddf3>
 8011a58:	4682      	mov	sl, r0
 8011a5a:	468b      	mov	fp, r1
 8011a5c:	2d0f      	cmp	r5, #15
 8011a5e:	dc38      	bgt.n	8011ad2 <_strtod_l+0x45a>
 8011a60:	9b08      	ldr	r3, [sp, #32]
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	f43f ae4a 	beq.w	80116fc <_strtod_l+0x84>
 8011a68:	dd24      	ble.n	8011ab4 <_strtod_l+0x43c>
 8011a6a:	2b16      	cmp	r3, #22
 8011a6c:	dc0b      	bgt.n	8011a86 <_strtod_l+0x40e>
 8011a6e:	4d6b      	ldr	r5, [pc, #428]	; (8011c1c <_strtod_l+0x5a4>)
 8011a70:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8011a74:	e9d5 0100 	ldrd	r0, r1, [r5]
 8011a78:	4652      	mov	r2, sl
 8011a7a:	465b      	mov	r3, fp
 8011a7c:	f7ee fdcc 	bl	8000618 <__aeabi_dmul>
 8011a80:	4682      	mov	sl, r0
 8011a82:	468b      	mov	fp, r1
 8011a84:	e63a      	b.n	80116fc <_strtod_l+0x84>
 8011a86:	9a08      	ldr	r2, [sp, #32]
 8011a88:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8011a8c:	4293      	cmp	r3, r2
 8011a8e:	db20      	blt.n	8011ad2 <_strtod_l+0x45a>
 8011a90:	4c62      	ldr	r4, [pc, #392]	; (8011c1c <_strtod_l+0x5a4>)
 8011a92:	f1c5 050f 	rsb	r5, r5, #15
 8011a96:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011a9a:	4652      	mov	r2, sl
 8011a9c:	465b      	mov	r3, fp
 8011a9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011aa2:	f7ee fdb9 	bl	8000618 <__aeabi_dmul>
 8011aa6:	9b08      	ldr	r3, [sp, #32]
 8011aa8:	1b5d      	subs	r5, r3, r5
 8011aaa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8011aae:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011ab2:	e7e3      	b.n	8011a7c <_strtod_l+0x404>
 8011ab4:	9b08      	ldr	r3, [sp, #32]
 8011ab6:	3316      	adds	r3, #22
 8011ab8:	db0b      	blt.n	8011ad2 <_strtod_l+0x45a>
 8011aba:	9b07      	ldr	r3, [sp, #28]
 8011abc:	4a57      	ldr	r2, [pc, #348]	; (8011c1c <_strtod_l+0x5a4>)
 8011abe:	1b9e      	subs	r6, r3, r6
 8011ac0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8011ac4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011ac8:	4650      	mov	r0, sl
 8011aca:	4659      	mov	r1, fp
 8011acc:	f7ee fece 	bl	800086c <__aeabi_ddiv>
 8011ad0:	e7d6      	b.n	8011a80 <_strtod_l+0x408>
 8011ad2:	9b08      	ldr	r3, [sp, #32]
 8011ad4:	eba5 0808 	sub.w	r8, r5, r8
 8011ad8:	4498      	add	r8, r3
 8011ada:	f1b8 0f00 	cmp.w	r8, #0
 8011ade:	dd71      	ble.n	8011bc4 <_strtod_l+0x54c>
 8011ae0:	f018 030f 	ands.w	r3, r8, #15
 8011ae4:	d00a      	beq.n	8011afc <_strtod_l+0x484>
 8011ae6:	494d      	ldr	r1, [pc, #308]	; (8011c1c <_strtod_l+0x5a4>)
 8011ae8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011aec:	4652      	mov	r2, sl
 8011aee:	465b      	mov	r3, fp
 8011af0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011af4:	f7ee fd90 	bl	8000618 <__aeabi_dmul>
 8011af8:	4682      	mov	sl, r0
 8011afa:	468b      	mov	fp, r1
 8011afc:	f038 080f 	bics.w	r8, r8, #15
 8011b00:	d04d      	beq.n	8011b9e <_strtod_l+0x526>
 8011b02:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8011b06:	dd22      	ble.n	8011b4e <_strtod_l+0x4d6>
 8011b08:	2500      	movs	r5, #0
 8011b0a:	462e      	mov	r6, r5
 8011b0c:	9509      	str	r5, [sp, #36]	; 0x24
 8011b0e:	9507      	str	r5, [sp, #28]
 8011b10:	2322      	movs	r3, #34	; 0x22
 8011b12:	f8df b110 	ldr.w	fp, [pc, #272]	; 8011c24 <_strtod_l+0x5ac>
 8011b16:	6023      	str	r3, [r4, #0]
 8011b18:	f04f 0a00 	mov.w	sl, #0
 8011b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	f43f adec 	beq.w	80116fc <_strtod_l+0x84>
 8011b24:	991e      	ldr	r1, [sp, #120]	; 0x78
 8011b26:	4620      	mov	r0, r4
 8011b28:	f002 f984 	bl	8013e34 <_Bfree>
 8011b2c:	9907      	ldr	r1, [sp, #28]
 8011b2e:	4620      	mov	r0, r4
 8011b30:	f002 f980 	bl	8013e34 <_Bfree>
 8011b34:	4631      	mov	r1, r6
 8011b36:	4620      	mov	r0, r4
 8011b38:	f002 f97c 	bl	8013e34 <_Bfree>
 8011b3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011b3e:	4620      	mov	r0, r4
 8011b40:	f002 f978 	bl	8013e34 <_Bfree>
 8011b44:	4629      	mov	r1, r5
 8011b46:	4620      	mov	r0, r4
 8011b48:	f002 f974 	bl	8013e34 <_Bfree>
 8011b4c:	e5d6      	b.n	80116fc <_strtod_l+0x84>
 8011b4e:	2300      	movs	r3, #0
 8011b50:	ea4f 1828 	mov.w	r8, r8, asr #4
 8011b54:	4650      	mov	r0, sl
 8011b56:	4659      	mov	r1, fp
 8011b58:	4699      	mov	r9, r3
 8011b5a:	f1b8 0f01 	cmp.w	r8, #1
 8011b5e:	dc21      	bgt.n	8011ba4 <_strtod_l+0x52c>
 8011b60:	b10b      	cbz	r3, 8011b66 <_strtod_l+0x4ee>
 8011b62:	4682      	mov	sl, r0
 8011b64:	468b      	mov	fp, r1
 8011b66:	4b2e      	ldr	r3, [pc, #184]	; (8011c20 <_strtod_l+0x5a8>)
 8011b68:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8011b6c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8011b70:	4652      	mov	r2, sl
 8011b72:	465b      	mov	r3, fp
 8011b74:	e9d9 0100 	ldrd	r0, r1, [r9]
 8011b78:	f7ee fd4e 	bl	8000618 <__aeabi_dmul>
 8011b7c:	4b29      	ldr	r3, [pc, #164]	; (8011c24 <_strtod_l+0x5ac>)
 8011b7e:	460a      	mov	r2, r1
 8011b80:	400b      	ands	r3, r1
 8011b82:	4929      	ldr	r1, [pc, #164]	; (8011c28 <_strtod_l+0x5b0>)
 8011b84:	428b      	cmp	r3, r1
 8011b86:	4682      	mov	sl, r0
 8011b88:	d8be      	bhi.n	8011b08 <_strtod_l+0x490>
 8011b8a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8011b8e:	428b      	cmp	r3, r1
 8011b90:	bf86      	itte	hi
 8011b92:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8011c2c <_strtod_l+0x5b4>
 8011b96:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8011b9a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8011b9e:	2300      	movs	r3, #0
 8011ba0:	9304      	str	r3, [sp, #16]
 8011ba2:	e081      	b.n	8011ca8 <_strtod_l+0x630>
 8011ba4:	f018 0f01 	tst.w	r8, #1
 8011ba8:	d007      	beq.n	8011bba <_strtod_l+0x542>
 8011baa:	4b1d      	ldr	r3, [pc, #116]	; (8011c20 <_strtod_l+0x5a8>)
 8011bac:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8011bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bb4:	f7ee fd30 	bl	8000618 <__aeabi_dmul>
 8011bb8:	2301      	movs	r3, #1
 8011bba:	f109 0901 	add.w	r9, r9, #1
 8011bbe:	ea4f 0868 	mov.w	r8, r8, asr #1
 8011bc2:	e7ca      	b.n	8011b5a <_strtod_l+0x4e2>
 8011bc4:	d0eb      	beq.n	8011b9e <_strtod_l+0x526>
 8011bc6:	f1c8 0800 	rsb	r8, r8, #0
 8011bca:	f018 020f 	ands.w	r2, r8, #15
 8011bce:	d00a      	beq.n	8011be6 <_strtod_l+0x56e>
 8011bd0:	4b12      	ldr	r3, [pc, #72]	; (8011c1c <_strtod_l+0x5a4>)
 8011bd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011bd6:	4650      	mov	r0, sl
 8011bd8:	4659      	mov	r1, fp
 8011bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bde:	f7ee fe45 	bl	800086c <__aeabi_ddiv>
 8011be2:	4682      	mov	sl, r0
 8011be4:	468b      	mov	fp, r1
 8011be6:	ea5f 1828 	movs.w	r8, r8, asr #4
 8011bea:	d0d8      	beq.n	8011b9e <_strtod_l+0x526>
 8011bec:	f1b8 0f1f 	cmp.w	r8, #31
 8011bf0:	dd1e      	ble.n	8011c30 <_strtod_l+0x5b8>
 8011bf2:	2500      	movs	r5, #0
 8011bf4:	462e      	mov	r6, r5
 8011bf6:	9509      	str	r5, [sp, #36]	; 0x24
 8011bf8:	9507      	str	r5, [sp, #28]
 8011bfa:	2322      	movs	r3, #34	; 0x22
 8011bfc:	f04f 0a00 	mov.w	sl, #0
 8011c00:	f04f 0b00 	mov.w	fp, #0
 8011c04:	6023      	str	r3, [r4, #0]
 8011c06:	e789      	b.n	8011b1c <_strtod_l+0x4a4>
 8011c08:	0805f9e2 	.word	0x0805f9e2
 8011c0c:	0805fa24 	.word	0x0805fa24
 8011c10:	0805f9da 	.word	0x0805f9da
 8011c14:	0805fb64 	.word	0x0805fb64
 8011c18:	0805f9bf 	.word	0x0805f9bf
 8011c1c:	0805fd60 	.word	0x0805fd60
 8011c20:	0805fd38 	.word	0x0805fd38
 8011c24:	7ff00000 	.word	0x7ff00000
 8011c28:	7ca00000 	.word	0x7ca00000
 8011c2c:	7fefffff 	.word	0x7fefffff
 8011c30:	f018 0310 	ands.w	r3, r8, #16
 8011c34:	bf18      	it	ne
 8011c36:	236a      	movne	r3, #106	; 0x6a
 8011c38:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8011ff0 <_strtod_l+0x978>
 8011c3c:	9304      	str	r3, [sp, #16]
 8011c3e:	4650      	mov	r0, sl
 8011c40:	4659      	mov	r1, fp
 8011c42:	2300      	movs	r3, #0
 8011c44:	f018 0f01 	tst.w	r8, #1
 8011c48:	d004      	beq.n	8011c54 <_strtod_l+0x5dc>
 8011c4a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8011c4e:	f7ee fce3 	bl	8000618 <__aeabi_dmul>
 8011c52:	2301      	movs	r3, #1
 8011c54:	ea5f 0868 	movs.w	r8, r8, asr #1
 8011c58:	f109 0908 	add.w	r9, r9, #8
 8011c5c:	d1f2      	bne.n	8011c44 <_strtod_l+0x5cc>
 8011c5e:	b10b      	cbz	r3, 8011c64 <_strtod_l+0x5ec>
 8011c60:	4682      	mov	sl, r0
 8011c62:	468b      	mov	fp, r1
 8011c64:	9b04      	ldr	r3, [sp, #16]
 8011c66:	b1bb      	cbz	r3, 8011c98 <_strtod_l+0x620>
 8011c68:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8011c6c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	4659      	mov	r1, fp
 8011c74:	dd10      	ble.n	8011c98 <_strtod_l+0x620>
 8011c76:	2b1f      	cmp	r3, #31
 8011c78:	f340 8128 	ble.w	8011ecc <_strtod_l+0x854>
 8011c7c:	2b34      	cmp	r3, #52	; 0x34
 8011c7e:	bfde      	ittt	le
 8011c80:	3b20      	suble	r3, #32
 8011c82:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8011c86:	fa02 f303 	lslle.w	r3, r2, r3
 8011c8a:	f04f 0a00 	mov.w	sl, #0
 8011c8e:	bfcc      	ite	gt
 8011c90:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8011c94:	ea03 0b01 	andle.w	fp, r3, r1
 8011c98:	2200      	movs	r2, #0
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	4650      	mov	r0, sl
 8011c9e:	4659      	mov	r1, fp
 8011ca0:	f7ee ff22 	bl	8000ae8 <__aeabi_dcmpeq>
 8011ca4:	2800      	cmp	r0, #0
 8011ca6:	d1a4      	bne.n	8011bf2 <_strtod_l+0x57a>
 8011ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011caa:	9300      	str	r3, [sp, #0]
 8011cac:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011cae:	462b      	mov	r3, r5
 8011cb0:	463a      	mov	r2, r7
 8011cb2:	4620      	mov	r0, r4
 8011cb4:	f002 f92a 	bl	8013f0c <__s2b>
 8011cb8:	9009      	str	r0, [sp, #36]	; 0x24
 8011cba:	2800      	cmp	r0, #0
 8011cbc:	f43f af24 	beq.w	8011b08 <_strtod_l+0x490>
 8011cc0:	9b07      	ldr	r3, [sp, #28]
 8011cc2:	1b9e      	subs	r6, r3, r6
 8011cc4:	9b08      	ldr	r3, [sp, #32]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	bfb4      	ite	lt
 8011cca:	4633      	movlt	r3, r6
 8011ccc:	2300      	movge	r3, #0
 8011cce:	9310      	str	r3, [sp, #64]	; 0x40
 8011cd0:	9b08      	ldr	r3, [sp, #32]
 8011cd2:	2500      	movs	r5, #0
 8011cd4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011cd8:	9318      	str	r3, [sp, #96]	; 0x60
 8011cda:	462e      	mov	r6, r5
 8011cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cde:	4620      	mov	r0, r4
 8011ce0:	6859      	ldr	r1, [r3, #4]
 8011ce2:	f002 f867 	bl	8013db4 <_Balloc>
 8011ce6:	9007      	str	r0, [sp, #28]
 8011ce8:	2800      	cmp	r0, #0
 8011cea:	f43f af11 	beq.w	8011b10 <_strtod_l+0x498>
 8011cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cf0:	691a      	ldr	r2, [r3, #16]
 8011cf2:	3202      	adds	r2, #2
 8011cf4:	f103 010c 	add.w	r1, r3, #12
 8011cf8:	0092      	lsls	r2, r2, #2
 8011cfa:	300c      	adds	r0, #12
 8011cfc:	f7fe fbd4 	bl	80104a8 <memcpy>
 8011d00:	ec4b ab10 	vmov	d0, sl, fp
 8011d04:	aa20      	add	r2, sp, #128	; 0x80
 8011d06:	a91f      	add	r1, sp, #124	; 0x7c
 8011d08:	4620      	mov	r0, r4
 8011d0a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8011d0e:	f002 fc39 	bl	8014584 <__d2b>
 8011d12:	901e      	str	r0, [sp, #120]	; 0x78
 8011d14:	2800      	cmp	r0, #0
 8011d16:	f43f aefb 	beq.w	8011b10 <_strtod_l+0x498>
 8011d1a:	2101      	movs	r1, #1
 8011d1c:	4620      	mov	r0, r4
 8011d1e:	f002 f98f 	bl	8014040 <__i2b>
 8011d22:	4606      	mov	r6, r0
 8011d24:	2800      	cmp	r0, #0
 8011d26:	f43f aef3 	beq.w	8011b10 <_strtod_l+0x498>
 8011d2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011d2c:	9904      	ldr	r1, [sp, #16]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	bfab      	itete	ge
 8011d32:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8011d34:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8011d36:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8011d38:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8011d3c:	bfac      	ite	ge
 8011d3e:	eb03 0902 	addge.w	r9, r3, r2
 8011d42:	1ad7      	sublt	r7, r2, r3
 8011d44:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8011d46:	eba3 0801 	sub.w	r8, r3, r1
 8011d4a:	4490      	add	r8, r2
 8011d4c:	4ba3      	ldr	r3, [pc, #652]	; (8011fdc <_strtod_l+0x964>)
 8011d4e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8011d52:	4598      	cmp	r8, r3
 8011d54:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8011d58:	f280 80cc 	bge.w	8011ef4 <_strtod_l+0x87c>
 8011d5c:	eba3 0308 	sub.w	r3, r3, r8
 8011d60:	2b1f      	cmp	r3, #31
 8011d62:	eba2 0203 	sub.w	r2, r2, r3
 8011d66:	f04f 0101 	mov.w	r1, #1
 8011d6a:	f300 80b6 	bgt.w	8011eda <_strtod_l+0x862>
 8011d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8011d72:	9311      	str	r3, [sp, #68]	; 0x44
 8011d74:	2300      	movs	r3, #0
 8011d76:	930c      	str	r3, [sp, #48]	; 0x30
 8011d78:	eb09 0802 	add.w	r8, r9, r2
 8011d7c:	9b04      	ldr	r3, [sp, #16]
 8011d7e:	45c1      	cmp	r9, r8
 8011d80:	4417      	add	r7, r2
 8011d82:	441f      	add	r7, r3
 8011d84:	464b      	mov	r3, r9
 8011d86:	bfa8      	it	ge
 8011d88:	4643      	movge	r3, r8
 8011d8a:	42bb      	cmp	r3, r7
 8011d8c:	bfa8      	it	ge
 8011d8e:	463b      	movge	r3, r7
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	bfc2      	ittt	gt
 8011d94:	eba8 0803 	subgt.w	r8, r8, r3
 8011d98:	1aff      	subgt	r7, r7, r3
 8011d9a:	eba9 0903 	subgt.w	r9, r9, r3
 8011d9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	dd17      	ble.n	8011dd4 <_strtod_l+0x75c>
 8011da4:	4631      	mov	r1, r6
 8011da6:	461a      	mov	r2, r3
 8011da8:	4620      	mov	r0, r4
 8011daa:	f002 fa05 	bl	80141b8 <__pow5mult>
 8011dae:	4606      	mov	r6, r0
 8011db0:	2800      	cmp	r0, #0
 8011db2:	f43f aead 	beq.w	8011b10 <_strtod_l+0x498>
 8011db6:	4601      	mov	r1, r0
 8011db8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8011dba:	4620      	mov	r0, r4
 8011dbc:	f002 f956 	bl	801406c <__multiply>
 8011dc0:	900f      	str	r0, [sp, #60]	; 0x3c
 8011dc2:	2800      	cmp	r0, #0
 8011dc4:	f43f aea4 	beq.w	8011b10 <_strtod_l+0x498>
 8011dc8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8011dca:	4620      	mov	r0, r4
 8011dcc:	f002 f832 	bl	8013e34 <_Bfree>
 8011dd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011dd2:	931e      	str	r3, [sp, #120]	; 0x78
 8011dd4:	f1b8 0f00 	cmp.w	r8, #0
 8011dd8:	f300 8091 	bgt.w	8011efe <_strtod_l+0x886>
 8011ddc:	9b08      	ldr	r3, [sp, #32]
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	dd08      	ble.n	8011df4 <_strtod_l+0x77c>
 8011de2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8011de4:	9907      	ldr	r1, [sp, #28]
 8011de6:	4620      	mov	r0, r4
 8011de8:	f002 f9e6 	bl	80141b8 <__pow5mult>
 8011dec:	9007      	str	r0, [sp, #28]
 8011dee:	2800      	cmp	r0, #0
 8011df0:	f43f ae8e 	beq.w	8011b10 <_strtod_l+0x498>
 8011df4:	2f00      	cmp	r7, #0
 8011df6:	dd08      	ble.n	8011e0a <_strtod_l+0x792>
 8011df8:	9907      	ldr	r1, [sp, #28]
 8011dfa:	463a      	mov	r2, r7
 8011dfc:	4620      	mov	r0, r4
 8011dfe:	f002 fa35 	bl	801426c <__lshift>
 8011e02:	9007      	str	r0, [sp, #28]
 8011e04:	2800      	cmp	r0, #0
 8011e06:	f43f ae83 	beq.w	8011b10 <_strtod_l+0x498>
 8011e0a:	f1b9 0f00 	cmp.w	r9, #0
 8011e0e:	dd08      	ble.n	8011e22 <_strtod_l+0x7aa>
 8011e10:	4631      	mov	r1, r6
 8011e12:	464a      	mov	r2, r9
 8011e14:	4620      	mov	r0, r4
 8011e16:	f002 fa29 	bl	801426c <__lshift>
 8011e1a:	4606      	mov	r6, r0
 8011e1c:	2800      	cmp	r0, #0
 8011e1e:	f43f ae77 	beq.w	8011b10 <_strtod_l+0x498>
 8011e22:	9a07      	ldr	r2, [sp, #28]
 8011e24:	991e      	ldr	r1, [sp, #120]	; 0x78
 8011e26:	4620      	mov	r0, r4
 8011e28:	f002 faa8 	bl	801437c <__mdiff>
 8011e2c:	4605      	mov	r5, r0
 8011e2e:	2800      	cmp	r0, #0
 8011e30:	f43f ae6e 	beq.w	8011b10 <_strtod_l+0x498>
 8011e34:	68c3      	ldr	r3, [r0, #12]
 8011e36:	930f      	str	r3, [sp, #60]	; 0x3c
 8011e38:	2300      	movs	r3, #0
 8011e3a:	60c3      	str	r3, [r0, #12]
 8011e3c:	4631      	mov	r1, r6
 8011e3e:	f002 fa81 	bl	8014344 <__mcmp>
 8011e42:	2800      	cmp	r0, #0
 8011e44:	da65      	bge.n	8011f12 <_strtod_l+0x89a>
 8011e46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011e48:	ea53 030a 	orrs.w	r3, r3, sl
 8011e4c:	f040 8087 	bne.w	8011f5e <_strtod_l+0x8e6>
 8011e50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	f040 8082 	bne.w	8011f5e <_strtod_l+0x8e6>
 8011e5a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011e5e:	0d1b      	lsrs	r3, r3, #20
 8011e60:	051b      	lsls	r3, r3, #20
 8011e62:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8011e66:	d97a      	bls.n	8011f5e <_strtod_l+0x8e6>
 8011e68:	696b      	ldr	r3, [r5, #20]
 8011e6a:	b913      	cbnz	r3, 8011e72 <_strtod_l+0x7fa>
 8011e6c:	692b      	ldr	r3, [r5, #16]
 8011e6e:	2b01      	cmp	r3, #1
 8011e70:	dd75      	ble.n	8011f5e <_strtod_l+0x8e6>
 8011e72:	4629      	mov	r1, r5
 8011e74:	2201      	movs	r2, #1
 8011e76:	4620      	mov	r0, r4
 8011e78:	f002 f9f8 	bl	801426c <__lshift>
 8011e7c:	4631      	mov	r1, r6
 8011e7e:	4605      	mov	r5, r0
 8011e80:	f002 fa60 	bl	8014344 <__mcmp>
 8011e84:	2800      	cmp	r0, #0
 8011e86:	dd6a      	ble.n	8011f5e <_strtod_l+0x8e6>
 8011e88:	9904      	ldr	r1, [sp, #16]
 8011e8a:	4a55      	ldr	r2, [pc, #340]	; (8011fe0 <_strtod_l+0x968>)
 8011e8c:	465b      	mov	r3, fp
 8011e8e:	2900      	cmp	r1, #0
 8011e90:	f000 8085 	beq.w	8011f9e <_strtod_l+0x926>
 8011e94:	ea02 010b 	and.w	r1, r2, fp
 8011e98:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8011e9c:	dc7f      	bgt.n	8011f9e <_strtod_l+0x926>
 8011e9e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8011ea2:	f77f aeaa 	ble.w	8011bfa <_strtod_l+0x582>
 8011ea6:	4a4f      	ldr	r2, [pc, #316]	; (8011fe4 <_strtod_l+0x96c>)
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8011eae:	4650      	mov	r0, sl
 8011eb0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8011eb4:	4659      	mov	r1, fp
 8011eb6:	f7ee fbaf 	bl	8000618 <__aeabi_dmul>
 8011eba:	460b      	mov	r3, r1
 8011ebc:	4303      	orrs	r3, r0
 8011ebe:	bf08      	it	eq
 8011ec0:	2322      	moveq	r3, #34	; 0x22
 8011ec2:	4682      	mov	sl, r0
 8011ec4:	468b      	mov	fp, r1
 8011ec6:	bf08      	it	eq
 8011ec8:	6023      	streq	r3, [r4, #0]
 8011eca:	e62b      	b.n	8011b24 <_strtod_l+0x4ac>
 8011ecc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8011ed4:	ea03 0a0a 	and.w	sl, r3, sl
 8011ed8:	e6de      	b.n	8011c98 <_strtod_l+0x620>
 8011eda:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8011ede:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8011ee2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8011ee6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8011eea:	fa01 f308 	lsl.w	r3, r1, r8
 8011eee:	930c      	str	r3, [sp, #48]	; 0x30
 8011ef0:	9111      	str	r1, [sp, #68]	; 0x44
 8011ef2:	e741      	b.n	8011d78 <_strtod_l+0x700>
 8011ef4:	2300      	movs	r3, #0
 8011ef6:	930c      	str	r3, [sp, #48]	; 0x30
 8011ef8:	2301      	movs	r3, #1
 8011efa:	9311      	str	r3, [sp, #68]	; 0x44
 8011efc:	e73c      	b.n	8011d78 <_strtod_l+0x700>
 8011efe:	991e      	ldr	r1, [sp, #120]	; 0x78
 8011f00:	4642      	mov	r2, r8
 8011f02:	4620      	mov	r0, r4
 8011f04:	f002 f9b2 	bl	801426c <__lshift>
 8011f08:	901e      	str	r0, [sp, #120]	; 0x78
 8011f0a:	2800      	cmp	r0, #0
 8011f0c:	f47f af66 	bne.w	8011ddc <_strtod_l+0x764>
 8011f10:	e5fe      	b.n	8011b10 <_strtod_l+0x498>
 8011f12:	465f      	mov	r7, fp
 8011f14:	d16e      	bne.n	8011ff4 <_strtod_l+0x97c>
 8011f16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011f18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011f1c:	b342      	cbz	r2, 8011f70 <_strtod_l+0x8f8>
 8011f1e:	4a32      	ldr	r2, [pc, #200]	; (8011fe8 <_strtod_l+0x970>)
 8011f20:	4293      	cmp	r3, r2
 8011f22:	d128      	bne.n	8011f76 <_strtod_l+0x8fe>
 8011f24:	9b04      	ldr	r3, [sp, #16]
 8011f26:	4650      	mov	r0, sl
 8011f28:	b1eb      	cbz	r3, 8011f66 <_strtod_l+0x8ee>
 8011f2a:	4a2d      	ldr	r2, [pc, #180]	; (8011fe0 <_strtod_l+0x968>)
 8011f2c:	403a      	ands	r2, r7
 8011f2e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8011f32:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8011f36:	d819      	bhi.n	8011f6c <_strtod_l+0x8f4>
 8011f38:	0d12      	lsrs	r2, r2, #20
 8011f3a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8011f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8011f42:	4298      	cmp	r0, r3
 8011f44:	d117      	bne.n	8011f76 <_strtod_l+0x8fe>
 8011f46:	4b29      	ldr	r3, [pc, #164]	; (8011fec <_strtod_l+0x974>)
 8011f48:	429f      	cmp	r7, r3
 8011f4a:	d102      	bne.n	8011f52 <_strtod_l+0x8da>
 8011f4c:	3001      	adds	r0, #1
 8011f4e:	f43f addf 	beq.w	8011b10 <_strtod_l+0x498>
 8011f52:	4b23      	ldr	r3, [pc, #140]	; (8011fe0 <_strtod_l+0x968>)
 8011f54:	403b      	ands	r3, r7
 8011f56:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8011f5a:	f04f 0a00 	mov.w	sl, #0
 8011f5e:	9b04      	ldr	r3, [sp, #16]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d1a0      	bne.n	8011ea6 <_strtod_l+0x82e>
 8011f64:	e5de      	b.n	8011b24 <_strtod_l+0x4ac>
 8011f66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011f6a:	e7ea      	b.n	8011f42 <_strtod_l+0x8ca>
 8011f6c:	460b      	mov	r3, r1
 8011f6e:	e7e8      	b.n	8011f42 <_strtod_l+0x8ca>
 8011f70:	ea53 030a 	orrs.w	r3, r3, sl
 8011f74:	d088      	beq.n	8011e88 <_strtod_l+0x810>
 8011f76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011f78:	b1db      	cbz	r3, 8011fb2 <_strtod_l+0x93a>
 8011f7a:	423b      	tst	r3, r7
 8011f7c:	d0ef      	beq.n	8011f5e <_strtod_l+0x8e6>
 8011f7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011f80:	9a04      	ldr	r2, [sp, #16]
 8011f82:	4650      	mov	r0, sl
 8011f84:	4659      	mov	r1, fp
 8011f86:	b1c3      	cbz	r3, 8011fba <_strtod_l+0x942>
 8011f88:	f7ff fb58 	bl	801163c <sulp>
 8011f8c:	4602      	mov	r2, r0
 8011f8e:	460b      	mov	r3, r1
 8011f90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011f94:	f7ee f98a 	bl	80002ac <__adddf3>
 8011f98:	4682      	mov	sl, r0
 8011f9a:	468b      	mov	fp, r1
 8011f9c:	e7df      	b.n	8011f5e <_strtod_l+0x8e6>
 8011f9e:	4013      	ands	r3, r2
 8011fa0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8011fa4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011fa8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011fac:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8011fb0:	e7d5      	b.n	8011f5e <_strtod_l+0x8e6>
 8011fb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011fb4:	ea13 0f0a 	tst.w	r3, sl
 8011fb8:	e7e0      	b.n	8011f7c <_strtod_l+0x904>
 8011fba:	f7ff fb3f 	bl	801163c <sulp>
 8011fbe:	4602      	mov	r2, r0
 8011fc0:	460b      	mov	r3, r1
 8011fc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011fc6:	f7ee f96f 	bl	80002a8 <__aeabi_dsub>
 8011fca:	2200      	movs	r2, #0
 8011fcc:	2300      	movs	r3, #0
 8011fce:	4682      	mov	sl, r0
 8011fd0:	468b      	mov	fp, r1
 8011fd2:	f7ee fd89 	bl	8000ae8 <__aeabi_dcmpeq>
 8011fd6:	2800      	cmp	r0, #0
 8011fd8:	d0c1      	beq.n	8011f5e <_strtod_l+0x8e6>
 8011fda:	e60e      	b.n	8011bfa <_strtod_l+0x582>
 8011fdc:	fffffc02 	.word	0xfffffc02
 8011fe0:	7ff00000 	.word	0x7ff00000
 8011fe4:	39500000 	.word	0x39500000
 8011fe8:	000fffff 	.word	0x000fffff
 8011fec:	7fefffff 	.word	0x7fefffff
 8011ff0:	0805fa38 	.word	0x0805fa38
 8011ff4:	4631      	mov	r1, r6
 8011ff6:	4628      	mov	r0, r5
 8011ff8:	f002 fb20 	bl	801463c <__ratio>
 8011ffc:	ec59 8b10 	vmov	r8, r9, d0
 8012000:	ee10 0a10 	vmov	r0, s0
 8012004:	2200      	movs	r2, #0
 8012006:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801200a:	4649      	mov	r1, r9
 801200c:	f7ee fd80 	bl	8000b10 <__aeabi_dcmple>
 8012010:	2800      	cmp	r0, #0
 8012012:	d07c      	beq.n	801210e <_strtod_l+0xa96>
 8012014:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012016:	2b00      	cmp	r3, #0
 8012018:	d04c      	beq.n	80120b4 <_strtod_l+0xa3c>
 801201a:	4b95      	ldr	r3, [pc, #596]	; (8012270 <_strtod_l+0xbf8>)
 801201c:	2200      	movs	r2, #0
 801201e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8012022:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8012270 <_strtod_l+0xbf8>
 8012026:	f04f 0800 	mov.w	r8, #0
 801202a:	4b92      	ldr	r3, [pc, #584]	; (8012274 <_strtod_l+0xbfc>)
 801202c:	403b      	ands	r3, r7
 801202e:	9311      	str	r3, [sp, #68]	; 0x44
 8012030:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8012032:	4b91      	ldr	r3, [pc, #580]	; (8012278 <_strtod_l+0xc00>)
 8012034:	429a      	cmp	r2, r3
 8012036:	f040 80b2 	bne.w	801219e <_strtod_l+0xb26>
 801203a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801203e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012042:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8012046:	ec4b ab10 	vmov	d0, sl, fp
 801204a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801204e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012052:	f002 fa1b 	bl	801448c <__ulp>
 8012056:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801205a:	ec53 2b10 	vmov	r2, r3, d0
 801205e:	f7ee fadb 	bl	8000618 <__aeabi_dmul>
 8012062:	4652      	mov	r2, sl
 8012064:	465b      	mov	r3, fp
 8012066:	f7ee f921 	bl	80002ac <__adddf3>
 801206a:	460b      	mov	r3, r1
 801206c:	4981      	ldr	r1, [pc, #516]	; (8012274 <_strtod_l+0xbfc>)
 801206e:	4a83      	ldr	r2, [pc, #524]	; (801227c <_strtod_l+0xc04>)
 8012070:	4019      	ands	r1, r3
 8012072:	4291      	cmp	r1, r2
 8012074:	4682      	mov	sl, r0
 8012076:	d95e      	bls.n	8012136 <_strtod_l+0xabe>
 8012078:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801207a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801207e:	4293      	cmp	r3, r2
 8012080:	d103      	bne.n	801208a <_strtod_l+0xa12>
 8012082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012084:	3301      	adds	r3, #1
 8012086:	f43f ad43 	beq.w	8011b10 <_strtod_l+0x498>
 801208a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8012288 <_strtod_l+0xc10>
 801208e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8012092:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012094:	4620      	mov	r0, r4
 8012096:	f001 fecd 	bl	8013e34 <_Bfree>
 801209a:	9907      	ldr	r1, [sp, #28]
 801209c:	4620      	mov	r0, r4
 801209e:	f001 fec9 	bl	8013e34 <_Bfree>
 80120a2:	4631      	mov	r1, r6
 80120a4:	4620      	mov	r0, r4
 80120a6:	f001 fec5 	bl	8013e34 <_Bfree>
 80120aa:	4629      	mov	r1, r5
 80120ac:	4620      	mov	r0, r4
 80120ae:	f001 fec1 	bl	8013e34 <_Bfree>
 80120b2:	e613      	b.n	8011cdc <_strtod_l+0x664>
 80120b4:	f1ba 0f00 	cmp.w	sl, #0
 80120b8:	d11b      	bne.n	80120f2 <_strtod_l+0xa7a>
 80120ba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80120be:	b9f3      	cbnz	r3, 80120fe <_strtod_l+0xa86>
 80120c0:	4b6b      	ldr	r3, [pc, #428]	; (8012270 <_strtod_l+0xbf8>)
 80120c2:	2200      	movs	r2, #0
 80120c4:	4640      	mov	r0, r8
 80120c6:	4649      	mov	r1, r9
 80120c8:	f7ee fd18 	bl	8000afc <__aeabi_dcmplt>
 80120cc:	b9d0      	cbnz	r0, 8012104 <_strtod_l+0xa8c>
 80120ce:	4640      	mov	r0, r8
 80120d0:	4649      	mov	r1, r9
 80120d2:	4b6b      	ldr	r3, [pc, #428]	; (8012280 <_strtod_l+0xc08>)
 80120d4:	2200      	movs	r2, #0
 80120d6:	f7ee fa9f 	bl	8000618 <__aeabi_dmul>
 80120da:	4680      	mov	r8, r0
 80120dc:	4689      	mov	r9, r1
 80120de:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80120e2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80120e6:	931b      	str	r3, [sp, #108]	; 0x6c
 80120e8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80120ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80120f0:	e79b      	b.n	801202a <_strtod_l+0x9b2>
 80120f2:	f1ba 0f01 	cmp.w	sl, #1
 80120f6:	d102      	bne.n	80120fe <_strtod_l+0xa86>
 80120f8:	2f00      	cmp	r7, #0
 80120fa:	f43f ad7e 	beq.w	8011bfa <_strtod_l+0x582>
 80120fe:	4b61      	ldr	r3, [pc, #388]	; (8012284 <_strtod_l+0xc0c>)
 8012100:	2200      	movs	r2, #0
 8012102:	e78c      	b.n	801201e <_strtod_l+0x9a6>
 8012104:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8012280 <_strtod_l+0xc08>
 8012108:	f04f 0800 	mov.w	r8, #0
 801210c:	e7e7      	b.n	80120de <_strtod_l+0xa66>
 801210e:	4b5c      	ldr	r3, [pc, #368]	; (8012280 <_strtod_l+0xc08>)
 8012110:	4640      	mov	r0, r8
 8012112:	4649      	mov	r1, r9
 8012114:	2200      	movs	r2, #0
 8012116:	f7ee fa7f 	bl	8000618 <__aeabi_dmul>
 801211a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801211c:	4680      	mov	r8, r0
 801211e:	4689      	mov	r9, r1
 8012120:	b933      	cbnz	r3, 8012130 <_strtod_l+0xab8>
 8012122:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012126:	9012      	str	r0, [sp, #72]	; 0x48
 8012128:	9313      	str	r3, [sp, #76]	; 0x4c
 801212a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801212e:	e7dd      	b.n	80120ec <_strtod_l+0xa74>
 8012130:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8012134:	e7f9      	b.n	801212a <_strtod_l+0xab2>
 8012136:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801213a:	9b04      	ldr	r3, [sp, #16]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d1a8      	bne.n	8012092 <_strtod_l+0xa1a>
 8012140:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012144:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8012146:	0d1b      	lsrs	r3, r3, #20
 8012148:	051b      	lsls	r3, r3, #20
 801214a:	429a      	cmp	r2, r3
 801214c:	d1a1      	bne.n	8012092 <_strtod_l+0xa1a>
 801214e:	4640      	mov	r0, r8
 8012150:	4649      	mov	r1, r9
 8012152:	f7ee fdc1 	bl	8000cd8 <__aeabi_d2lz>
 8012156:	f7ee fa31 	bl	80005bc <__aeabi_l2d>
 801215a:	4602      	mov	r2, r0
 801215c:	460b      	mov	r3, r1
 801215e:	4640      	mov	r0, r8
 8012160:	4649      	mov	r1, r9
 8012162:	f7ee f8a1 	bl	80002a8 <__aeabi_dsub>
 8012166:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012168:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801216c:	ea43 030a 	orr.w	r3, r3, sl
 8012170:	4313      	orrs	r3, r2
 8012172:	4680      	mov	r8, r0
 8012174:	4689      	mov	r9, r1
 8012176:	d053      	beq.n	8012220 <_strtod_l+0xba8>
 8012178:	a335      	add	r3, pc, #212	; (adr r3, 8012250 <_strtod_l+0xbd8>)
 801217a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801217e:	f7ee fcbd 	bl	8000afc <__aeabi_dcmplt>
 8012182:	2800      	cmp	r0, #0
 8012184:	f47f acce 	bne.w	8011b24 <_strtod_l+0x4ac>
 8012188:	a333      	add	r3, pc, #204	; (adr r3, 8012258 <_strtod_l+0xbe0>)
 801218a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801218e:	4640      	mov	r0, r8
 8012190:	4649      	mov	r1, r9
 8012192:	f7ee fcd1 	bl	8000b38 <__aeabi_dcmpgt>
 8012196:	2800      	cmp	r0, #0
 8012198:	f43f af7b 	beq.w	8012092 <_strtod_l+0xa1a>
 801219c:	e4c2      	b.n	8011b24 <_strtod_l+0x4ac>
 801219e:	9b04      	ldr	r3, [sp, #16]
 80121a0:	b333      	cbz	r3, 80121f0 <_strtod_l+0xb78>
 80121a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80121a4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80121a8:	d822      	bhi.n	80121f0 <_strtod_l+0xb78>
 80121aa:	a32d      	add	r3, pc, #180	; (adr r3, 8012260 <_strtod_l+0xbe8>)
 80121ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121b0:	4640      	mov	r0, r8
 80121b2:	4649      	mov	r1, r9
 80121b4:	f7ee fcac 	bl	8000b10 <__aeabi_dcmple>
 80121b8:	b1a0      	cbz	r0, 80121e4 <_strtod_l+0xb6c>
 80121ba:	4649      	mov	r1, r9
 80121bc:	4640      	mov	r0, r8
 80121be:	f7ee fd03 	bl	8000bc8 <__aeabi_d2uiz>
 80121c2:	2801      	cmp	r0, #1
 80121c4:	bf38      	it	cc
 80121c6:	2001      	movcc	r0, #1
 80121c8:	f7ee f9ac 	bl	8000524 <__aeabi_ui2d>
 80121cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80121ce:	4680      	mov	r8, r0
 80121d0:	4689      	mov	r9, r1
 80121d2:	bb13      	cbnz	r3, 801221a <_strtod_l+0xba2>
 80121d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80121d8:	9014      	str	r0, [sp, #80]	; 0x50
 80121da:	9315      	str	r3, [sp, #84]	; 0x54
 80121dc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80121e0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80121e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80121e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80121e8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80121ec:	1a9b      	subs	r3, r3, r2
 80121ee:	930d      	str	r3, [sp, #52]	; 0x34
 80121f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80121f4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80121f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80121fc:	f002 f946 	bl	801448c <__ulp>
 8012200:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012204:	ec53 2b10 	vmov	r2, r3, d0
 8012208:	f7ee fa06 	bl	8000618 <__aeabi_dmul>
 801220c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012210:	f7ee f84c 	bl	80002ac <__adddf3>
 8012214:	4682      	mov	sl, r0
 8012216:	468b      	mov	fp, r1
 8012218:	e78f      	b.n	801213a <_strtod_l+0xac2>
 801221a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801221e:	e7dd      	b.n	80121dc <_strtod_l+0xb64>
 8012220:	a311      	add	r3, pc, #68	; (adr r3, 8012268 <_strtod_l+0xbf0>)
 8012222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012226:	f7ee fc69 	bl	8000afc <__aeabi_dcmplt>
 801222a:	e7b4      	b.n	8012196 <_strtod_l+0xb1e>
 801222c:	2300      	movs	r3, #0
 801222e:	930e      	str	r3, [sp, #56]	; 0x38
 8012230:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8012232:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012234:	6013      	str	r3, [r2, #0]
 8012236:	f7ff ba65 	b.w	8011704 <_strtod_l+0x8c>
 801223a:	2b65      	cmp	r3, #101	; 0x65
 801223c:	f43f ab5d 	beq.w	80118fa <_strtod_l+0x282>
 8012240:	2b45      	cmp	r3, #69	; 0x45
 8012242:	f43f ab5a 	beq.w	80118fa <_strtod_l+0x282>
 8012246:	2201      	movs	r2, #1
 8012248:	f7ff bb92 	b.w	8011970 <_strtod_l+0x2f8>
 801224c:	f3af 8000 	nop.w
 8012250:	94a03595 	.word	0x94a03595
 8012254:	3fdfffff 	.word	0x3fdfffff
 8012258:	35afe535 	.word	0x35afe535
 801225c:	3fe00000 	.word	0x3fe00000
 8012260:	ffc00000 	.word	0xffc00000
 8012264:	41dfffff 	.word	0x41dfffff
 8012268:	94a03595 	.word	0x94a03595
 801226c:	3fcfffff 	.word	0x3fcfffff
 8012270:	3ff00000 	.word	0x3ff00000
 8012274:	7ff00000 	.word	0x7ff00000
 8012278:	7fe00000 	.word	0x7fe00000
 801227c:	7c9fffff 	.word	0x7c9fffff
 8012280:	3fe00000 	.word	0x3fe00000
 8012284:	bff00000 	.word	0xbff00000
 8012288:	7fefffff 	.word	0x7fefffff

0801228c <_strtod_r>:
 801228c:	4b01      	ldr	r3, [pc, #4]	; (8012294 <_strtod_r+0x8>)
 801228e:	f7ff b9f3 	b.w	8011678 <_strtod_l>
 8012292:	bf00      	nop
 8012294:	20000f48 	.word	0x20000f48

08012298 <_strtol_l.isra.0>:
 8012298:	2b01      	cmp	r3, #1
 801229a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801229e:	d001      	beq.n	80122a4 <_strtol_l.isra.0+0xc>
 80122a0:	2b24      	cmp	r3, #36	; 0x24
 80122a2:	d906      	bls.n	80122b2 <_strtol_l.isra.0+0x1a>
 80122a4:	f7fe f8bc 	bl	8010420 <__errno>
 80122a8:	2316      	movs	r3, #22
 80122aa:	6003      	str	r3, [r0, #0]
 80122ac:	2000      	movs	r0, #0
 80122ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122b2:	4f3a      	ldr	r7, [pc, #232]	; (801239c <_strtol_l.isra.0+0x104>)
 80122b4:	468e      	mov	lr, r1
 80122b6:	4676      	mov	r6, lr
 80122b8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80122bc:	5de5      	ldrb	r5, [r4, r7]
 80122be:	f015 0508 	ands.w	r5, r5, #8
 80122c2:	d1f8      	bne.n	80122b6 <_strtol_l.isra.0+0x1e>
 80122c4:	2c2d      	cmp	r4, #45	; 0x2d
 80122c6:	d134      	bne.n	8012332 <_strtol_l.isra.0+0x9a>
 80122c8:	f89e 4000 	ldrb.w	r4, [lr]
 80122cc:	f04f 0801 	mov.w	r8, #1
 80122d0:	f106 0e02 	add.w	lr, r6, #2
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d05c      	beq.n	8012392 <_strtol_l.isra.0+0xfa>
 80122d8:	2b10      	cmp	r3, #16
 80122da:	d10c      	bne.n	80122f6 <_strtol_l.isra.0+0x5e>
 80122dc:	2c30      	cmp	r4, #48	; 0x30
 80122de:	d10a      	bne.n	80122f6 <_strtol_l.isra.0+0x5e>
 80122e0:	f89e 4000 	ldrb.w	r4, [lr]
 80122e4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80122e8:	2c58      	cmp	r4, #88	; 0x58
 80122ea:	d14d      	bne.n	8012388 <_strtol_l.isra.0+0xf0>
 80122ec:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80122f0:	2310      	movs	r3, #16
 80122f2:	f10e 0e02 	add.w	lr, lr, #2
 80122f6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80122fa:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80122fe:	2600      	movs	r6, #0
 8012300:	fbbc f9f3 	udiv	r9, ip, r3
 8012304:	4635      	mov	r5, r6
 8012306:	fb03 ca19 	mls	sl, r3, r9, ip
 801230a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801230e:	2f09      	cmp	r7, #9
 8012310:	d818      	bhi.n	8012344 <_strtol_l.isra.0+0xac>
 8012312:	463c      	mov	r4, r7
 8012314:	42a3      	cmp	r3, r4
 8012316:	dd24      	ble.n	8012362 <_strtol_l.isra.0+0xca>
 8012318:	2e00      	cmp	r6, #0
 801231a:	db1f      	blt.n	801235c <_strtol_l.isra.0+0xc4>
 801231c:	45a9      	cmp	r9, r5
 801231e:	d31d      	bcc.n	801235c <_strtol_l.isra.0+0xc4>
 8012320:	d101      	bne.n	8012326 <_strtol_l.isra.0+0x8e>
 8012322:	45a2      	cmp	sl, r4
 8012324:	db1a      	blt.n	801235c <_strtol_l.isra.0+0xc4>
 8012326:	fb05 4503 	mla	r5, r5, r3, r4
 801232a:	2601      	movs	r6, #1
 801232c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8012330:	e7eb      	b.n	801230a <_strtol_l.isra.0+0x72>
 8012332:	2c2b      	cmp	r4, #43	; 0x2b
 8012334:	bf08      	it	eq
 8012336:	f89e 4000 	ldrbeq.w	r4, [lr]
 801233a:	46a8      	mov	r8, r5
 801233c:	bf08      	it	eq
 801233e:	f106 0e02 	addeq.w	lr, r6, #2
 8012342:	e7c7      	b.n	80122d4 <_strtol_l.isra.0+0x3c>
 8012344:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8012348:	2f19      	cmp	r7, #25
 801234a:	d801      	bhi.n	8012350 <_strtol_l.isra.0+0xb8>
 801234c:	3c37      	subs	r4, #55	; 0x37
 801234e:	e7e1      	b.n	8012314 <_strtol_l.isra.0+0x7c>
 8012350:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8012354:	2f19      	cmp	r7, #25
 8012356:	d804      	bhi.n	8012362 <_strtol_l.isra.0+0xca>
 8012358:	3c57      	subs	r4, #87	; 0x57
 801235a:	e7db      	b.n	8012314 <_strtol_l.isra.0+0x7c>
 801235c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8012360:	e7e4      	b.n	801232c <_strtol_l.isra.0+0x94>
 8012362:	2e00      	cmp	r6, #0
 8012364:	da05      	bge.n	8012372 <_strtol_l.isra.0+0xda>
 8012366:	2322      	movs	r3, #34	; 0x22
 8012368:	6003      	str	r3, [r0, #0]
 801236a:	4665      	mov	r5, ip
 801236c:	b942      	cbnz	r2, 8012380 <_strtol_l.isra.0+0xe8>
 801236e:	4628      	mov	r0, r5
 8012370:	e79d      	b.n	80122ae <_strtol_l.isra.0+0x16>
 8012372:	f1b8 0f00 	cmp.w	r8, #0
 8012376:	d000      	beq.n	801237a <_strtol_l.isra.0+0xe2>
 8012378:	426d      	negs	r5, r5
 801237a:	2a00      	cmp	r2, #0
 801237c:	d0f7      	beq.n	801236e <_strtol_l.isra.0+0xd6>
 801237e:	b10e      	cbz	r6, 8012384 <_strtol_l.isra.0+0xec>
 8012380:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8012384:	6011      	str	r1, [r2, #0]
 8012386:	e7f2      	b.n	801236e <_strtol_l.isra.0+0xd6>
 8012388:	2430      	movs	r4, #48	; 0x30
 801238a:	2b00      	cmp	r3, #0
 801238c:	d1b3      	bne.n	80122f6 <_strtol_l.isra.0+0x5e>
 801238e:	2308      	movs	r3, #8
 8012390:	e7b1      	b.n	80122f6 <_strtol_l.isra.0+0x5e>
 8012392:	2c30      	cmp	r4, #48	; 0x30
 8012394:	d0a4      	beq.n	80122e0 <_strtol_l.isra.0+0x48>
 8012396:	230a      	movs	r3, #10
 8012398:	e7ad      	b.n	80122f6 <_strtol_l.isra.0+0x5e>
 801239a:	bf00      	nop
 801239c:	0805fa61 	.word	0x0805fa61

080123a0 <_strtol_r>:
 80123a0:	f7ff bf7a 	b.w	8012298 <_strtol_l.isra.0>

080123a4 <__swbuf_r>:
 80123a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123a6:	460e      	mov	r6, r1
 80123a8:	4614      	mov	r4, r2
 80123aa:	4605      	mov	r5, r0
 80123ac:	b118      	cbz	r0, 80123b6 <__swbuf_r+0x12>
 80123ae:	6983      	ldr	r3, [r0, #24]
 80123b0:	b90b      	cbnz	r3, 80123b6 <__swbuf_r+0x12>
 80123b2:	f001 f84f 	bl	8013454 <__sinit>
 80123b6:	4b21      	ldr	r3, [pc, #132]	; (801243c <__swbuf_r+0x98>)
 80123b8:	429c      	cmp	r4, r3
 80123ba:	d12b      	bne.n	8012414 <__swbuf_r+0x70>
 80123bc:	686c      	ldr	r4, [r5, #4]
 80123be:	69a3      	ldr	r3, [r4, #24]
 80123c0:	60a3      	str	r3, [r4, #8]
 80123c2:	89a3      	ldrh	r3, [r4, #12]
 80123c4:	071a      	lsls	r2, r3, #28
 80123c6:	d52f      	bpl.n	8012428 <__swbuf_r+0x84>
 80123c8:	6923      	ldr	r3, [r4, #16]
 80123ca:	b36b      	cbz	r3, 8012428 <__swbuf_r+0x84>
 80123cc:	6923      	ldr	r3, [r4, #16]
 80123ce:	6820      	ldr	r0, [r4, #0]
 80123d0:	1ac0      	subs	r0, r0, r3
 80123d2:	6963      	ldr	r3, [r4, #20]
 80123d4:	b2f6      	uxtb	r6, r6
 80123d6:	4283      	cmp	r3, r0
 80123d8:	4637      	mov	r7, r6
 80123da:	dc04      	bgt.n	80123e6 <__swbuf_r+0x42>
 80123dc:	4621      	mov	r1, r4
 80123de:	4628      	mov	r0, r5
 80123e0:	f000 ffa4 	bl	801332c <_fflush_r>
 80123e4:	bb30      	cbnz	r0, 8012434 <__swbuf_r+0x90>
 80123e6:	68a3      	ldr	r3, [r4, #8]
 80123e8:	3b01      	subs	r3, #1
 80123ea:	60a3      	str	r3, [r4, #8]
 80123ec:	6823      	ldr	r3, [r4, #0]
 80123ee:	1c5a      	adds	r2, r3, #1
 80123f0:	6022      	str	r2, [r4, #0]
 80123f2:	701e      	strb	r6, [r3, #0]
 80123f4:	6963      	ldr	r3, [r4, #20]
 80123f6:	3001      	adds	r0, #1
 80123f8:	4283      	cmp	r3, r0
 80123fa:	d004      	beq.n	8012406 <__swbuf_r+0x62>
 80123fc:	89a3      	ldrh	r3, [r4, #12]
 80123fe:	07db      	lsls	r3, r3, #31
 8012400:	d506      	bpl.n	8012410 <__swbuf_r+0x6c>
 8012402:	2e0a      	cmp	r6, #10
 8012404:	d104      	bne.n	8012410 <__swbuf_r+0x6c>
 8012406:	4621      	mov	r1, r4
 8012408:	4628      	mov	r0, r5
 801240a:	f000 ff8f 	bl	801332c <_fflush_r>
 801240e:	b988      	cbnz	r0, 8012434 <__swbuf_r+0x90>
 8012410:	4638      	mov	r0, r7
 8012412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012414:	4b0a      	ldr	r3, [pc, #40]	; (8012440 <__swbuf_r+0x9c>)
 8012416:	429c      	cmp	r4, r3
 8012418:	d101      	bne.n	801241e <__swbuf_r+0x7a>
 801241a:	68ac      	ldr	r4, [r5, #8]
 801241c:	e7cf      	b.n	80123be <__swbuf_r+0x1a>
 801241e:	4b09      	ldr	r3, [pc, #36]	; (8012444 <__swbuf_r+0xa0>)
 8012420:	429c      	cmp	r4, r3
 8012422:	bf08      	it	eq
 8012424:	68ec      	ldreq	r4, [r5, #12]
 8012426:	e7ca      	b.n	80123be <__swbuf_r+0x1a>
 8012428:	4621      	mov	r1, r4
 801242a:	4628      	mov	r0, r5
 801242c:	f000 f80c 	bl	8012448 <__swsetup_r>
 8012430:	2800      	cmp	r0, #0
 8012432:	d0cb      	beq.n	80123cc <__swbuf_r+0x28>
 8012434:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012438:	e7ea      	b.n	8012410 <__swbuf_r+0x6c>
 801243a:	bf00      	nop
 801243c:	0805fc18 	.word	0x0805fc18
 8012440:	0805fc38 	.word	0x0805fc38
 8012444:	0805fbf8 	.word	0x0805fbf8

08012448 <__swsetup_r>:
 8012448:	4b32      	ldr	r3, [pc, #200]	; (8012514 <__swsetup_r+0xcc>)
 801244a:	b570      	push	{r4, r5, r6, lr}
 801244c:	681d      	ldr	r5, [r3, #0]
 801244e:	4606      	mov	r6, r0
 8012450:	460c      	mov	r4, r1
 8012452:	b125      	cbz	r5, 801245e <__swsetup_r+0x16>
 8012454:	69ab      	ldr	r3, [r5, #24]
 8012456:	b913      	cbnz	r3, 801245e <__swsetup_r+0x16>
 8012458:	4628      	mov	r0, r5
 801245a:	f000 fffb 	bl	8013454 <__sinit>
 801245e:	4b2e      	ldr	r3, [pc, #184]	; (8012518 <__swsetup_r+0xd0>)
 8012460:	429c      	cmp	r4, r3
 8012462:	d10f      	bne.n	8012484 <__swsetup_r+0x3c>
 8012464:	686c      	ldr	r4, [r5, #4]
 8012466:	89a3      	ldrh	r3, [r4, #12]
 8012468:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801246c:	0719      	lsls	r1, r3, #28
 801246e:	d42c      	bmi.n	80124ca <__swsetup_r+0x82>
 8012470:	06dd      	lsls	r5, r3, #27
 8012472:	d411      	bmi.n	8012498 <__swsetup_r+0x50>
 8012474:	2309      	movs	r3, #9
 8012476:	6033      	str	r3, [r6, #0]
 8012478:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801247c:	81a3      	strh	r3, [r4, #12]
 801247e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012482:	e03e      	b.n	8012502 <__swsetup_r+0xba>
 8012484:	4b25      	ldr	r3, [pc, #148]	; (801251c <__swsetup_r+0xd4>)
 8012486:	429c      	cmp	r4, r3
 8012488:	d101      	bne.n	801248e <__swsetup_r+0x46>
 801248a:	68ac      	ldr	r4, [r5, #8]
 801248c:	e7eb      	b.n	8012466 <__swsetup_r+0x1e>
 801248e:	4b24      	ldr	r3, [pc, #144]	; (8012520 <__swsetup_r+0xd8>)
 8012490:	429c      	cmp	r4, r3
 8012492:	bf08      	it	eq
 8012494:	68ec      	ldreq	r4, [r5, #12]
 8012496:	e7e6      	b.n	8012466 <__swsetup_r+0x1e>
 8012498:	0758      	lsls	r0, r3, #29
 801249a:	d512      	bpl.n	80124c2 <__swsetup_r+0x7a>
 801249c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801249e:	b141      	cbz	r1, 80124b2 <__swsetup_r+0x6a>
 80124a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80124a4:	4299      	cmp	r1, r3
 80124a6:	d002      	beq.n	80124ae <__swsetup_r+0x66>
 80124a8:	4630      	mov	r0, r6
 80124aa:	f7fe f813 	bl	80104d4 <_free_r>
 80124ae:	2300      	movs	r3, #0
 80124b0:	6363      	str	r3, [r4, #52]	; 0x34
 80124b2:	89a3      	ldrh	r3, [r4, #12]
 80124b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80124b8:	81a3      	strh	r3, [r4, #12]
 80124ba:	2300      	movs	r3, #0
 80124bc:	6063      	str	r3, [r4, #4]
 80124be:	6923      	ldr	r3, [r4, #16]
 80124c0:	6023      	str	r3, [r4, #0]
 80124c2:	89a3      	ldrh	r3, [r4, #12]
 80124c4:	f043 0308 	orr.w	r3, r3, #8
 80124c8:	81a3      	strh	r3, [r4, #12]
 80124ca:	6923      	ldr	r3, [r4, #16]
 80124cc:	b94b      	cbnz	r3, 80124e2 <__swsetup_r+0x9a>
 80124ce:	89a3      	ldrh	r3, [r4, #12]
 80124d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80124d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80124d8:	d003      	beq.n	80124e2 <__swsetup_r+0x9a>
 80124da:	4621      	mov	r1, r4
 80124dc:	4630      	mov	r0, r6
 80124de:	f001 fbf1 	bl	8013cc4 <__smakebuf_r>
 80124e2:	89a0      	ldrh	r0, [r4, #12]
 80124e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80124e8:	f010 0301 	ands.w	r3, r0, #1
 80124ec:	d00a      	beq.n	8012504 <__swsetup_r+0xbc>
 80124ee:	2300      	movs	r3, #0
 80124f0:	60a3      	str	r3, [r4, #8]
 80124f2:	6963      	ldr	r3, [r4, #20]
 80124f4:	425b      	negs	r3, r3
 80124f6:	61a3      	str	r3, [r4, #24]
 80124f8:	6923      	ldr	r3, [r4, #16]
 80124fa:	b943      	cbnz	r3, 801250e <__swsetup_r+0xc6>
 80124fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012500:	d1ba      	bne.n	8012478 <__swsetup_r+0x30>
 8012502:	bd70      	pop	{r4, r5, r6, pc}
 8012504:	0781      	lsls	r1, r0, #30
 8012506:	bf58      	it	pl
 8012508:	6963      	ldrpl	r3, [r4, #20]
 801250a:	60a3      	str	r3, [r4, #8]
 801250c:	e7f4      	b.n	80124f8 <__swsetup_r+0xb0>
 801250e:	2000      	movs	r0, #0
 8012510:	e7f7      	b.n	8012502 <__swsetup_r+0xba>
 8012512:	bf00      	nop
 8012514:	20000ee0 	.word	0x20000ee0
 8012518:	0805fc18 	.word	0x0805fc18
 801251c:	0805fc38 	.word	0x0805fc38
 8012520:	0805fbf8 	.word	0x0805fbf8

08012524 <abort>:
 8012524:	b508      	push	{r3, lr}
 8012526:	2006      	movs	r0, #6
 8012528:	f002 fac2 	bl	8014ab0 <raise>
 801252c:	2001      	movs	r0, #1
 801252e:	f004 fc5d 	bl	8016dec <_exit>

08012532 <quorem>:
 8012532:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012536:	6903      	ldr	r3, [r0, #16]
 8012538:	690c      	ldr	r4, [r1, #16]
 801253a:	42a3      	cmp	r3, r4
 801253c:	4607      	mov	r7, r0
 801253e:	f2c0 8081 	blt.w	8012644 <quorem+0x112>
 8012542:	3c01      	subs	r4, #1
 8012544:	f101 0814 	add.w	r8, r1, #20
 8012548:	f100 0514 	add.w	r5, r0, #20
 801254c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012550:	9301      	str	r3, [sp, #4]
 8012552:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012556:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801255a:	3301      	adds	r3, #1
 801255c:	429a      	cmp	r2, r3
 801255e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012562:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012566:	fbb2 f6f3 	udiv	r6, r2, r3
 801256a:	d331      	bcc.n	80125d0 <quorem+0x9e>
 801256c:	f04f 0e00 	mov.w	lr, #0
 8012570:	4640      	mov	r0, r8
 8012572:	46ac      	mov	ip, r5
 8012574:	46f2      	mov	sl, lr
 8012576:	f850 2b04 	ldr.w	r2, [r0], #4
 801257a:	b293      	uxth	r3, r2
 801257c:	fb06 e303 	mla	r3, r6, r3, lr
 8012580:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012584:	b29b      	uxth	r3, r3
 8012586:	ebaa 0303 	sub.w	r3, sl, r3
 801258a:	0c12      	lsrs	r2, r2, #16
 801258c:	f8dc a000 	ldr.w	sl, [ip]
 8012590:	fb06 e202 	mla	r2, r6, r2, lr
 8012594:	fa13 f38a 	uxtah	r3, r3, sl
 8012598:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801259c:	fa1f fa82 	uxth.w	sl, r2
 80125a0:	f8dc 2000 	ldr.w	r2, [ip]
 80125a4:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80125a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80125ac:	b29b      	uxth	r3, r3
 80125ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80125b2:	4581      	cmp	r9, r0
 80125b4:	f84c 3b04 	str.w	r3, [ip], #4
 80125b8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80125bc:	d2db      	bcs.n	8012576 <quorem+0x44>
 80125be:	f855 300b 	ldr.w	r3, [r5, fp]
 80125c2:	b92b      	cbnz	r3, 80125d0 <quorem+0x9e>
 80125c4:	9b01      	ldr	r3, [sp, #4]
 80125c6:	3b04      	subs	r3, #4
 80125c8:	429d      	cmp	r5, r3
 80125ca:	461a      	mov	r2, r3
 80125cc:	d32e      	bcc.n	801262c <quorem+0xfa>
 80125ce:	613c      	str	r4, [r7, #16]
 80125d0:	4638      	mov	r0, r7
 80125d2:	f001 feb7 	bl	8014344 <__mcmp>
 80125d6:	2800      	cmp	r0, #0
 80125d8:	db24      	blt.n	8012624 <quorem+0xf2>
 80125da:	3601      	adds	r6, #1
 80125dc:	4628      	mov	r0, r5
 80125de:	f04f 0c00 	mov.w	ip, #0
 80125e2:	f858 2b04 	ldr.w	r2, [r8], #4
 80125e6:	f8d0 e000 	ldr.w	lr, [r0]
 80125ea:	b293      	uxth	r3, r2
 80125ec:	ebac 0303 	sub.w	r3, ip, r3
 80125f0:	0c12      	lsrs	r2, r2, #16
 80125f2:	fa13 f38e 	uxtah	r3, r3, lr
 80125f6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80125fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80125fe:	b29b      	uxth	r3, r3
 8012600:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012604:	45c1      	cmp	r9, r8
 8012606:	f840 3b04 	str.w	r3, [r0], #4
 801260a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801260e:	d2e8      	bcs.n	80125e2 <quorem+0xb0>
 8012610:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012614:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012618:	b922      	cbnz	r2, 8012624 <quorem+0xf2>
 801261a:	3b04      	subs	r3, #4
 801261c:	429d      	cmp	r5, r3
 801261e:	461a      	mov	r2, r3
 8012620:	d30a      	bcc.n	8012638 <quorem+0x106>
 8012622:	613c      	str	r4, [r7, #16]
 8012624:	4630      	mov	r0, r6
 8012626:	b003      	add	sp, #12
 8012628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801262c:	6812      	ldr	r2, [r2, #0]
 801262e:	3b04      	subs	r3, #4
 8012630:	2a00      	cmp	r2, #0
 8012632:	d1cc      	bne.n	80125ce <quorem+0x9c>
 8012634:	3c01      	subs	r4, #1
 8012636:	e7c7      	b.n	80125c8 <quorem+0x96>
 8012638:	6812      	ldr	r2, [r2, #0]
 801263a:	3b04      	subs	r3, #4
 801263c:	2a00      	cmp	r2, #0
 801263e:	d1f0      	bne.n	8012622 <quorem+0xf0>
 8012640:	3c01      	subs	r4, #1
 8012642:	e7eb      	b.n	801261c <quorem+0xea>
 8012644:	2000      	movs	r0, #0
 8012646:	e7ee      	b.n	8012626 <quorem+0xf4>

08012648 <_dtoa_r>:
 8012648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801264c:	ed2d 8b02 	vpush	{d8}
 8012650:	ec57 6b10 	vmov	r6, r7, d0
 8012654:	b095      	sub	sp, #84	; 0x54
 8012656:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012658:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801265c:	9105      	str	r1, [sp, #20]
 801265e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8012662:	4604      	mov	r4, r0
 8012664:	9209      	str	r2, [sp, #36]	; 0x24
 8012666:	930f      	str	r3, [sp, #60]	; 0x3c
 8012668:	b975      	cbnz	r5, 8012688 <_dtoa_r+0x40>
 801266a:	2010      	movs	r0, #16
 801266c:	f7fd ff14 	bl	8010498 <malloc>
 8012670:	4602      	mov	r2, r0
 8012672:	6260      	str	r0, [r4, #36]	; 0x24
 8012674:	b920      	cbnz	r0, 8012680 <_dtoa_r+0x38>
 8012676:	4bb2      	ldr	r3, [pc, #712]	; (8012940 <_dtoa_r+0x2f8>)
 8012678:	21ea      	movs	r1, #234	; 0xea
 801267a:	48b2      	ldr	r0, [pc, #712]	; (8012944 <_dtoa_r+0x2fc>)
 801267c:	f7fd feb2 	bl	80103e4 <__assert_func>
 8012680:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012684:	6005      	str	r5, [r0, #0]
 8012686:	60c5      	str	r5, [r0, #12]
 8012688:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801268a:	6819      	ldr	r1, [r3, #0]
 801268c:	b151      	cbz	r1, 80126a4 <_dtoa_r+0x5c>
 801268e:	685a      	ldr	r2, [r3, #4]
 8012690:	604a      	str	r2, [r1, #4]
 8012692:	2301      	movs	r3, #1
 8012694:	4093      	lsls	r3, r2
 8012696:	608b      	str	r3, [r1, #8]
 8012698:	4620      	mov	r0, r4
 801269a:	f001 fbcb 	bl	8013e34 <_Bfree>
 801269e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80126a0:	2200      	movs	r2, #0
 80126a2:	601a      	str	r2, [r3, #0]
 80126a4:	1e3b      	subs	r3, r7, #0
 80126a6:	bfb9      	ittee	lt
 80126a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80126ac:	9303      	strlt	r3, [sp, #12]
 80126ae:	2300      	movge	r3, #0
 80126b0:	f8c8 3000 	strge.w	r3, [r8]
 80126b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80126b8:	4ba3      	ldr	r3, [pc, #652]	; (8012948 <_dtoa_r+0x300>)
 80126ba:	bfbc      	itt	lt
 80126bc:	2201      	movlt	r2, #1
 80126be:	f8c8 2000 	strlt.w	r2, [r8]
 80126c2:	ea33 0309 	bics.w	r3, r3, r9
 80126c6:	d11b      	bne.n	8012700 <_dtoa_r+0xb8>
 80126c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80126ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80126ce:	6013      	str	r3, [r2, #0]
 80126d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80126d4:	4333      	orrs	r3, r6
 80126d6:	f000 857a 	beq.w	80131ce <_dtoa_r+0xb86>
 80126da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80126dc:	b963      	cbnz	r3, 80126f8 <_dtoa_r+0xb0>
 80126de:	4b9b      	ldr	r3, [pc, #620]	; (801294c <_dtoa_r+0x304>)
 80126e0:	e024      	b.n	801272c <_dtoa_r+0xe4>
 80126e2:	4b9b      	ldr	r3, [pc, #620]	; (8012950 <_dtoa_r+0x308>)
 80126e4:	9300      	str	r3, [sp, #0]
 80126e6:	3308      	adds	r3, #8
 80126e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80126ea:	6013      	str	r3, [r2, #0]
 80126ec:	9800      	ldr	r0, [sp, #0]
 80126ee:	b015      	add	sp, #84	; 0x54
 80126f0:	ecbd 8b02 	vpop	{d8}
 80126f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126f8:	4b94      	ldr	r3, [pc, #592]	; (801294c <_dtoa_r+0x304>)
 80126fa:	9300      	str	r3, [sp, #0]
 80126fc:	3303      	adds	r3, #3
 80126fe:	e7f3      	b.n	80126e8 <_dtoa_r+0xa0>
 8012700:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012704:	2200      	movs	r2, #0
 8012706:	ec51 0b17 	vmov	r0, r1, d7
 801270a:	2300      	movs	r3, #0
 801270c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8012710:	f7ee f9ea 	bl	8000ae8 <__aeabi_dcmpeq>
 8012714:	4680      	mov	r8, r0
 8012716:	b158      	cbz	r0, 8012730 <_dtoa_r+0xe8>
 8012718:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801271a:	2301      	movs	r3, #1
 801271c:	6013      	str	r3, [r2, #0]
 801271e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012720:	2b00      	cmp	r3, #0
 8012722:	f000 8551 	beq.w	80131c8 <_dtoa_r+0xb80>
 8012726:	488b      	ldr	r0, [pc, #556]	; (8012954 <_dtoa_r+0x30c>)
 8012728:	6018      	str	r0, [r3, #0]
 801272a:	1e43      	subs	r3, r0, #1
 801272c:	9300      	str	r3, [sp, #0]
 801272e:	e7dd      	b.n	80126ec <_dtoa_r+0xa4>
 8012730:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8012734:	aa12      	add	r2, sp, #72	; 0x48
 8012736:	a913      	add	r1, sp, #76	; 0x4c
 8012738:	4620      	mov	r0, r4
 801273a:	f001 ff23 	bl	8014584 <__d2b>
 801273e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012742:	4683      	mov	fp, r0
 8012744:	2d00      	cmp	r5, #0
 8012746:	d07c      	beq.n	8012842 <_dtoa_r+0x1fa>
 8012748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801274a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801274e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012752:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8012756:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801275a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801275e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012762:	4b7d      	ldr	r3, [pc, #500]	; (8012958 <_dtoa_r+0x310>)
 8012764:	2200      	movs	r2, #0
 8012766:	4630      	mov	r0, r6
 8012768:	4639      	mov	r1, r7
 801276a:	f7ed fd9d 	bl	80002a8 <__aeabi_dsub>
 801276e:	a36e      	add	r3, pc, #440	; (adr r3, 8012928 <_dtoa_r+0x2e0>)
 8012770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012774:	f7ed ff50 	bl	8000618 <__aeabi_dmul>
 8012778:	a36d      	add	r3, pc, #436	; (adr r3, 8012930 <_dtoa_r+0x2e8>)
 801277a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801277e:	f7ed fd95 	bl	80002ac <__adddf3>
 8012782:	4606      	mov	r6, r0
 8012784:	4628      	mov	r0, r5
 8012786:	460f      	mov	r7, r1
 8012788:	f7ed fedc 	bl	8000544 <__aeabi_i2d>
 801278c:	a36a      	add	r3, pc, #424	; (adr r3, 8012938 <_dtoa_r+0x2f0>)
 801278e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012792:	f7ed ff41 	bl	8000618 <__aeabi_dmul>
 8012796:	4602      	mov	r2, r0
 8012798:	460b      	mov	r3, r1
 801279a:	4630      	mov	r0, r6
 801279c:	4639      	mov	r1, r7
 801279e:	f7ed fd85 	bl	80002ac <__adddf3>
 80127a2:	4606      	mov	r6, r0
 80127a4:	460f      	mov	r7, r1
 80127a6:	f7ee f9e7 	bl	8000b78 <__aeabi_d2iz>
 80127aa:	2200      	movs	r2, #0
 80127ac:	4682      	mov	sl, r0
 80127ae:	2300      	movs	r3, #0
 80127b0:	4630      	mov	r0, r6
 80127b2:	4639      	mov	r1, r7
 80127b4:	f7ee f9a2 	bl	8000afc <__aeabi_dcmplt>
 80127b8:	b148      	cbz	r0, 80127ce <_dtoa_r+0x186>
 80127ba:	4650      	mov	r0, sl
 80127bc:	f7ed fec2 	bl	8000544 <__aeabi_i2d>
 80127c0:	4632      	mov	r2, r6
 80127c2:	463b      	mov	r3, r7
 80127c4:	f7ee f990 	bl	8000ae8 <__aeabi_dcmpeq>
 80127c8:	b908      	cbnz	r0, 80127ce <_dtoa_r+0x186>
 80127ca:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80127ce:	f1ba 0f16 	cmp.w	sl, #22
 80127d2:	d854      	bhi.n	801287e <_dtoa_r+0x236>
 80127d4:	4b61      	ldr	r3, [pc, #388]	; (801295c <_dtoa_r+0x314>)
 80127d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80127da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80127e2:	f7ee f98b 	bl	8000afc <__aeabi_dcmplt>
 80127e6:	2800      	cmp	r0, #0
 80127e8:	d04b      	beq.n	8012882 <_dtoa_r+0x23a>
 80127ea:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80127ee:	2300      	movs	r3, #0
 80127f0:	930e      	str	r3, [sp, #56]	; 0x38
 80127f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80127f4:	1b5d      	subs	r5, r3, r5
 80127f6:	1e6b      	subs	r3, r5, #1
 80127f8:	9304      	str	r3, [sp, #16]
 80127fa:	bf43      	ittte	mi
 80127fc:	2300      	movmi	r3, #0
 80127fe:	f1c5 0801 	rsbmi	r8, r5, #1
 8012802:	9304      	strmi	r3, [sp, #16]
 8012804:	f04f 0800 	movpl.w	r8, #0
 8012808:	f1ba 0f00 	cmp.w	sl, #0
 801280c:	db3b      	blt.n	8012886 <_dtoa_r+0x23e>
 801280e:	9b04      	ldr	r3, [sp, #16]
 8012810:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8012814:	4453      	add	r3, sl
 8012816:	9304      	str	r3, [sp, #16]
 8012818:	2300      	movs	r3, #0
 801281a:	9306      	str	r3, [sp, #24]
 801281c:	9b05      	ldr	r3, [sp, #20]
 801281e:	2b09      	cmp	r3, #9
 8012820:	d869      	bhi.n	80128f6 <_dtoa_r+0x2ae>
 8012822:	2b05      	cmp	r3, #5
 8012824:	bfc4      	itt	gt
 8012826:	3b04      	subgt	r3, #4
 8012828:	9305      	strgt	r3, [sp, #20]
 801282a:	9b05      	ldr	r3, [sp, #20]
 801282c:	f1a3 0302 	sub.w	r3, r3, #2
 8012830:	bfcc      	ite	gt
 8012832:	2500      	movgt	r5, #0
 8012834:	2501      	movle	r5, #1
 8012836:	2b03      	cmp	r3, #3
 8012838:	d869      	bhi.n	801290e <_dtoa_r+0x2c6>
 801283a:	e8df f003 	tbb	[pc, r3]
 801283e:	4e2c      	.short	0x4e2c
 8012840:	5a4c      	.short	0x5a4c
 8012842:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8012846:	441d      	add	r5, r3
 8012848:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801284c:	2b20      	cmp	r3, #32
 801284e:	bfc1      	itttt	gt
 8012850:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012854:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8012858:	fa09 f303 	lslgt.w	r3, r9, r3
 801285c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8012860:	bfda      	itte	le
 8012862:	f1c3 0320 	rsble	r3, r3, #32
 8012866:	fa06 f003 	lslle.w	r0, r6, r3
 801286a:	4318      	orrgt	r0, r3
 801286c:	f7ed fe5a 	bl	8000524 <__aeabi_ui2d>
 8012870:	2301      	movs	r3, #1
 8012872:	4606      	mov	r6, r0
 8012874:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8012878:	3d01      	subs	r5, #1
 801287a:	9310      	str	r3, [sp, #64]	; 0x40
 801287c:	e771      	b.n	8012762 <_dtoa_r+0x11a>
 801287e:	2301      	movs	r3, #1
 8012880:	e7b6      	b.n	80127f0 <_dtoa_r+0x1a8>
 8012882:	900e      	str	r0, [sp, #56]	; 0x38
 8012884:	e7b5      	b.n	80127f2 <_dtoa_r+0x1aa>
 8012886:	f1ca 0300 	rsb	r3, sl, #0
 801288a:	9306      	str	r3, [sp, #24]
 801288c:	2300      	movs	r3, #0
 801288e:	eba8 080a 	sub.w	r8, r8, sl
 8012892:	930d      	str	r3, [sp, #52]	; 0x34
 8012894:	e7c2      	b.n	801281c <_dtoa_r+0x1d4>
 8012896:	2300      	movs	r3, #0
 8012898:	9308      	str	r3, [sp, #32]
 801289a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801289c:	2b00      	cmp	r3, #0
 801289e:	dc39      	bgt.n	8012914 <_dtoa_r+0x2cc>
 80128a0:	f04f 0901 	mov.w	r9, #1
 80128a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80128a8:	464b      	mov	r3, r9
 80128aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80128ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80128b0:	2200      	movs	r2, #0
 80128b2:	6042      	str	r2, [r0, #4]
 80128b4:	2204      	movs	r2, #4
 80128b6:	f102 0614 	add.w	r6, r2, #20
 80128ba:	429e      	cmp	r6, r3
 80128bc:	6841      	ldr	r1, [r0, #4]
 80128be:	d92f      	bls.n	8012920 <_dtoa_r+0x2d8>
 80128c0:	4620      	mov	r0, r4
 80128c2:	f001 fa77 	bl	8013db4 <_Balloc>
 80128c6:	9000      	str	r0, [sp, #0]
 80128c8:	2800      	cmp	r0, #0
 80128ca:	d14b      	bne.n	8012964 <_dtoa_r+0x31c>
 80128cc:	4b24      	ldr	r3, [pc, #144]	; (8012960 <_dtoa_r+0x318>)
 80128ce:	4602      	mov	r2, r0
 80128d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80128d4:	e6d1      	b.n	801267a <_dtoa_r+0x32>
 80128d6:	2301      	movs	r3, #1
 80128d8:	e7de      	b.n	8012898 <_dtoa_r+0x250>
 80128da:	2300      	movs	r3, #0
 80128dc:	9308      	str	r3, [sp, #32]
 80128de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80128e0:	eb0a 0903 	add.w	r9, sl, r3
 80128e4:	f109 0301 	add.w	r3, r9, #1
 80128e8:	2b01      	cmp	r3, #1
 80128ea:	9301      	str	r3, [sp, #4]
 80128ec:	bfb8      	it	lt
 80128ee:	2301      	movlt	r3, #1
 80128f0:	e7dd      	b.n	80128ae <_dtoa_r+0x266>
 80128f2:	2301      	movs	r3, #1
 80128f4:	e7f2      	b.n	80128dc <_dtoa_r+0x294>
 80128f6:	2501      	movs	r5, #1
 80128f8:	2300      	movs	r3, #0
 80128fa:	9305      	str	r3, [sp, #20]
 80128fc:	9508      	str	r5, [sp, #32]
 80128fe:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8012902:	2200      	movs	r2, #0
 8012904:	f8cd 9004 	str.w	r9, [sp, #4]
 8012908:	2312      	movs	r3, #18
 801290a:	9209      	str	r2, [sp, #36]	; 0x24
 801290c:	e7cf      	b.n	80128ae <_dtoa_r+0x266>
 801290e:	2301      	movs	r3, #1
 8012910:	9308      	str	r3, [sp, #32]
 8012912:	e7f4      	b.n	80128fe <_dtoa_r+0x2b6>
 8012914:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8012918:	f8cd 9004 	str.w	r9, [sp, #4]
 801291c:	464b      	mov	r3, r9
 801291e:	e7c6      	b.n	80128ae <_dtoa_r+0x266>
 8012920:	3101      	adds	r1, #1
 8012922:	6041      	str	r1, [r0, #4]
 8012924:	0052      	lsls	r2, r2, #1
 8012926:	e7c6      	b.n	80128b6 <_dtoa_r+0x26e>
 8012928:	636f4361 	.word	0x636f4361
 801292c:	3fd287a7 	.word	0x3fd287a7
 8012930:	8b60c8b3 	.word	0x8b60c8b3
 8012934:	3fc68a28 	.word	0x3fc68a28
 8012938:	509f79fb 	.word	0x509f79fb
 801293c:	3fd34413 	.word	0x3fd34413
 8012940:	0805fb6e 	.word	0x0805fb6e
 8012944:	0805fb85 	.word	0x0805fb85
 8012948:	7ff00000 	.word	0x7ff00000
 801294c:	0805fb6a 	.word	0x0805fb6a
 8012950:	0805fb61 	.word	0x0805fb61
 8012954:	0805f9e6 	.word	0x0805f9e6
 8012958:	3ff80000 	.word	0x3ff80000
 801295c:	0805fd60 	.word	0x0805fd60
 8012960:	0805fbe4 	.word	0x0805fbe4
 8012964:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012966:	9a00      	ldr	r2, [sp, #0]
 8012968:	601a      	str	r2, [r3, #0]
 801296a:	9b01      	ldr	r3, [sp, #4]
 801296c:	2b0e      	cmp	r3, #14
 801296e:	f200 80ad 	bhi.w	8012acc <_dtoa_r+0x484>
 8012972:	2d00      	cmp	r5, #0
 8012974:	f000 80aa 	beq.w	8012acc <_dtoa_r+0x484>
 8012978:	f1ba 0f00 	cmp.w	sl, #0
 801297c:	dd36      	ble.n	80129ec <_dtoa_r+0x3a4>
 801297e:	4ac3      	ldr	r2, [pc, #780]	; (8012c8c <_dtoa_r+0x644>)
 8012980:	f00a 030f 	and.w	r3, sl, #15
 8012984:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012988:	ed93 7b00 	vldr	d7, [r3]
 801298c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8012990:	ea4f 172a 	mov.w	r7, sl, asr #4
 8012994:	eeb0 8a47 	vmov.f32	s16, s14
 8012998:	eef0 8a67 	vmov.f32	s17, s15
 801299c:	d016      	beq.n	80129cc <_dtoa_r+0x384>
 801299e:	4bbc      	ldr	r3, [pc, #752]	; (8012c90 <_dtoa_r+0x648>)
 80129a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80129a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80129a8:	f7ed ff60 	bl	800086c <__aeabi_ddiv>
 80129ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80129b0:	f007 070f 	and.w	r7, r7, #15
 80129b4:	2503      	movs	r5, #3
 80129b6:	4eb6      	ldr	r6, [pc, #728]	; (8012c90 <_dtoa_r+0x648>)
 80129b8:	b957      	cbnz	r7, 80129d0 <_dtoa_r+0x388>
 80129ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80129be:	ec53 2b18 	vmov	r2, r3, d8
 80129c2:	f7ed ff53 	bl	800086c <__aeabi_ddiv>
 80129c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80129ca:	e029      	b.n	8012a20 <_dtoa_r+0x3d8>
 80129cc:	2502      	movs	r5, #2
 80129ce:	e7f2      	b.n	80129b6 <_dtoa_r+0x36e>
 80129d0:	07f9      	lsls	r1, r7, #31
 80129d2:	d508      	bpl.n	80129e6 <_dtoa_r+0x39e>
 80129d4:	ec51 0b18 	vmov	r0, r1, d8
 80129d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80129dc:	f7ed fe1c 	bl	8000618 <__aeabi_dmul>
 80129e0:	ec41 0b18 	vmov	d8, r0, r1
 80129e4:	3501      	adds	r5, #1
 80129e6:	107f      	asrs	r7, r7, #1
 80129e8:	3608      	adds	r6, #8
 80129ea:	e7e5      	b.n	80129b8 <_dtoa_r+0x370>
 80129ec:	f000 80a6 	beq.w	8012b3c <_dtoa_r+0x4f4>
 80129f0:	f1ca 0600 	rsb	r6, sl, #0
 80129f4:	4ba5      	ldr	r3, [pc, #660]	; (8012c8c <_dtoa_r+0x644>)
 80129f6:	4fa6      	ldr	r7, [pc, #664]	; (8012c90 <_dtoa_r+0x648>)
 80129f8:	f006 020f 	and.w	r2, r6, #15
 80129fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a04:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012a08:	f7ed fe06 	bl	8000618 <__aeabi_dmul>
 8012a0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a10:	1136      	asrs	r6, r6, #4
 8012a12:	2300      	movs	r3, #0
 8012a14:	2502      	movs	r5, #2
 8012a16:	2e00      	cmp	r6, #0
 8012a18:	f040 8085 	bne.w	8012b26 <_dtoa_r+0x4de>
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d1d2      	bne.n	80129c6 <_dtoa_r+0x37e>
 8012a20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	f000 808c 	beq.w	8012b40 <_dtoa_r+0x4f8>
 8012a28:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012a2c:	4b99      	ldr	r3, [pc, #612]	; (8012c94 <_dtoa_r+0x64c>)
 8012a2e:	2200      	movs	r2, #0
 8012a30:	4630      	mov	r0, r6
 8012a32:	4639      	mov	r1, r7
 8012a34:	f7ee f862 	bl	8000afc <__aeabi_dcmplt>
 8012a38:	2800      	cmp	r0, #0
 8012a3a:	f000 8081 	beq.w	8012b40 <_dtoa_r+0x4f8>
 8012a3e:	9b01      	ldr	r3, [sp, #4]
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d07d      	beq.n	8012b40 <_dtoa_r+0x4f8>
 8012a44:	f1b9 0f00 	cmp.w	r9, #0
 8012a48:	dd3c      	ble.n	8012ac4 <_dtoa_r+0x47c>
 8012a4a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8012a4e:	9307      	str	r3, [sp, #28]
 8012a50:	2200      	movs	r2, #0
 8012a52:	4b91      	ldr	r3, [pc, #580]	; (8012c98 <_dtoa_r+0x650>)
 8012a54:	4630      	mov	r0, r6
 8012a56:	4639      	mov	r1, r7
 8012a58:	f7ed fdde 	bl	8000618 <__aeabi_dmul>
 8012a5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a60:	3501      	adds	r5, #1
 8012a62:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8012a66:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012a6a:	4628      	mov	r0, r5
 8012a6c:	f7ed fd6a 	bl	8000544 <__aeabi_i2d>
 8012a70:	4632      	mov	r2, r6
 8012a72:	463b      	mov	r3, r7
 8012a74:	f7ed fdd0 	bl	8000618 <__aeabi_dmul>
 8012a78:	4b88      	ldr	r3, [pc, #544]	; (8012c9c <_dtoa_r+0x654>)
 8012a7a:	2200      	movs	r2, #0
 8012a7c:	f7ed fc16 	bl	80002ac <__adddf3>
 8012a80:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8012a84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a88:	9303      	str	r3, [sp, #12]
 8012a8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d15c      	bne.n	8012b4a <_dtoa_r+0x502>
 8012a90:	4b83      	ldr	r3, [pc, #524]	; (8012ca0 <_dtoa_r+0x658>)
 8012a92:	2200      	movs	r2, #0
 8012a94:	4630      	mov	r0, r6
 8012a96:	4639      	mov	r1, r7
 8012a98:	f7ed fc06 	bl	80002a8 <__aeabi_dsub>
 8012a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012aa0:	4606      	mov	r6, r0
 8012aa2:	460f      	mov	r7, r1
 8012aa4:	f7ee f848 	bl	8000b38 <__aeabi_dcmpgt>
 8012aa8:	2800      	cmp	r0, #0
 8012aaa:	f040 8296 	bne.w	8012fda <_dtoa_r+0x992>
 8012aae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8012ab2:	4630      	mov	r0, r6
 8012ab4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012ab8:	4639      	mov	r1, r7
 8012aba:	f7ee f81f 	bl	8000afc <__aeabi_dcmplt>
 8012abe:	2800      	cmp	r0, #0
 8012ac0:	f040 8288 	bne.w	8012fd4 <_dtoa_r+0x98c>
 8012ac4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012ac8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012acc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	f2c0 8158 	blt.w	8012d84 <_dtoa_r+0x73c>
 8012ad4:	f1ba 0f0e 	cmp.w	sl, #14
 8012ad8:	f300 8154 	bgt.w	8012d84 <_dtoa_r+0x73c>
 8012adc:	4b6b      	ldr	r3, [pc, #428]	; (8012c8c <_dtoa_r+0x644>)
 8012ade:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012ae2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	f280 80e3 	bge.w	8012cb4 <_dtoa_r+0x66c>
 8012aee:	9b01      	ldr	r3, [sp, #4]
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	f300 80df 	bgt.w	8012cb4 <_dtoa_r+0x66c>
 8012af6:	f040 826d 	bne.w	8012fd4 <_dtoa_r+0x98c>
 8012afa:	4b69      	ldr	r3, [pc, #420]	; (8012ca0 <_dtoa_r+0x658>)
 8012afc:	2200      	movs	r2, #0
 8012afe:	4640      	mov	r0, r8
 8012b00:	4649      	mov	r1, r9
 8012b02:	f7ed fd89 	bl	8000618 <__aeabi_dmul>
 8012b06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012b0a:	f7ee f80b 	bl	8000b24 <__aeabi_dcmpge>
 8012b0e:	9e01      	ldr	r6, [sp, #4]
 8012b10:	4637      	mov	r7, r6
 8012b12:	2800      	cmp	r0, #0
 8012b14:	f040 8243 	bne.w	8012f9e <_dtoa_r+0x956>
 8012b18:	9d00      	ldr	r5, [sp, #0]
 8012b1a:	2331      	movs	r3, #49	; 0x31
 8012b1c:	f805 3b01 	strb.w	r3, [r5], #1
 8012b20:	f10a 0a01 	add.w	sl, sl, #1
 8012b24:	e23f      	b.n	8012fa6 <_dtoa_r+0x95e>
 8012b26:	07f2      	lsls	r2, r6, #31
 8012b28:	d505      	bpl.n	8012b36 <_dtoa_r+0x4ee>
 8012b2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012b2e:	f7ed fd73 	bl	8000618 <__aeabi_dmul>
 8012b32:	3501      	adds	r5, #1
 8012b34:	2301      	movs	r3, #1
 8012b36:	1076      	asrs	r6, r6, #1
 8012b38:	3708      	adds	r7, #8
 8012b3a:	e76c      	b.n	8012a16 <_dtoa_r+0x3ce>
 8012b3c:	2502      	movs	r5, #2
 8012b3e:	e76f      	b.n	8012a20 <_dtoa_r+0x3d8>
 8012b40:	9b01      	ldr	r3, [sp, #4]
 8012b42:	f8cd a01c 	str.w	sl, [sp, #28]
 8012b46:	930c      	str	r3, [sp, #48]	; 0x30
 8012b48:	e78d      	b.n	8012a66 <_dtoa_r+0x41e>
 8012b4a:	9900      	ldr	r1, [sp, #0]
 8012b4c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8012b4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012b50:	4b4e      	ldr	r3, [pc, #312]	; (8012c8c <_dtoa_r+0x644>)
 8012b52:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012b56:	4401      	add	r1, r0
 8012b58:	9102      	str	r1, [sp, #8]
 8012b5a:	9908      	ldr	r1, [sp, #32]
 8012b5c:	eeb0 8a47 	vmov.f32	s16, s14
 8012b60:	eef0 8a67 	vmov.f32	s17, s15
 8012b64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012b68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012b6c:	2900      	cmp	r1, #0
 8012b6e:	d045      	beq.n	8012bfc <_dtoa_r+0x5b4>
 8012b70:	494c      	ldr	r1, [pc, #304]	; (8012ca4 <_dtoa_r+0x65c>)
 8012b72:	2000      	movs	r0, #0
 8012b74:	f7ed fe7a 	bl	800086c <__aeabi_ddiv>
 8012b78:	ec53 2b18 	vmov	r2, r3, d8
 8012b7c:	f7ed fb94 	bl	80002a8 <__aeabi_dsub>
 8012b80:	9d00      	ldr	r5, [sp, #0]
 8012b82:	ec41 0b18 	vmov	d8, r0, r1
 8012b86:	4639      	mov	r1, r7
 8012b88:	4630      	mov	r0, r6
 8012b8a:	f7ed fff5 	bl	8000b78 <__aeabi_d2iz>
 8012b8e:	900c      	str	r0, [sp, #48]	; 0x30
 8012b90:	f7ed fcd8 	bl	8000544 <__aeabi_i2d>
 8012b94:	4602      	mov	r2, r0
 8012b96:	460b      	mov	r3, r1
 8012b98:	4630      	mov	r0, r6
 8012b9a:	4639      	mov	r1, r7
 8012b9c:	f7ed fb84 	bl	80002a8 <__aeabi_dsub>
 8012ba0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012ba2:	3330      	adds	r3, #48	; 0x30
 8012ba4:	f805 3b01 	strb.w	r3, [r5], #1
 8012ba8:	ec53 2b18 	vmov	r2, r3, d8
 8012bac:	4606      	mov	r6, r0
 8012bae:	460f      	mov	r7, r1
 8012bb0:	f7ed ffa4 	bl	8000afc <__aeabi_dcmplt>
 8012bb4:	2800      	cmp	r0, #0
 8012bb6:	d165      	bne.n	8012c84 <_dtoa_r+0x63c>
 8012bb8:	4632      	mov	r2, r6
 8012bba:	463b      	mov	r3, r7
 8012bbc:	4935      	ldr	r1, [pc, #212]	; (8012c94 <_dtoa_r+0x64c>)
 8012bbe:	2000      	movs	r0, #0
 8012bc0:	f7ed fb72 	bl	80002a8 <__aeabi_dsub>
 8012bc4:	ec53 2b18 	vmov	r2, r3, d8
 8012bc8:	f7ed ff98 	bl	8000afc <__aeabi_dcmplt>
 8012bcc:	2800      	cmp	r0, #0
 8012bce:	f040 80b9 	bne.w	8012d44 <_dtoa_r+0x6fc>
 8012bd2:	9b02      	ldr	r3, [sp, #8]
 8012bd4:	429d      	cmp	r5, r3
 8012bd6:	f43f af75 	beq.w	8012ac4 <_dtoa_r+0x47c>
 8012bda:	4b2f      	ldr	r3, [pc, #188]	; (8012c98 <_dtoa_r+0x650>)
 8012bdc:	ec51 0b18 	vmov	r0, r1, d8
 8012be0:	2200      	movs	r2, #0
 8012be2:	f7ed fd19 	bl	8000618 <__aeabi_dmul>
 8012be6:	4b2c      	ldr	r3, [pc, #176]	; (8012c98 <_dtoa_r+0x650>)
 8012be8:	ec41 0b18 	vmov	d8, r0, r1
 8012bec:	2200      	movs	r2, #0
 8012bee:	4630      	mov	r0, r6
 8012bf0:	4639      	mov	r1, r7
 8012bf2:	f7ed fd11 	bl	8000618 <__aeabi_dmul>
 8012bf6:	4606      	mov	r6, r0
 8012bf8:	460f      	mov	r7, r1
 8012bfa:	e7c4      	b.n	8012b86 <_dtoa_r+0x53e>
 8012bfc:	ec51 0b17 	vmov	r0, r1, d7
 8012c00:	f7ed fd0a 	bl	8000618 <__aeabi_dmul>
 8012c04:	9b02      	ldr	r3, [sp, #8]
 8012c06:	9d00      	ldr	r5, [sp, #0]
 8012c08:	930c      	str	r3, [sp, #48]	; 0x30
 8012c0a:	ec41 0b18 	vmov	d8, r0, r1
 8012c0e:	4639      	mov	r1, r7
 8012c10:	4630      	mov	r0, r6
 8012c12:	f7ed ffb1 	bl	8000b78 <__aeabi_d2iz>
 8012c16:	9011      	str	r0, [sp, #68]	; 0x44
 8012c18:	f7ed fc94 	bl	8000544 <__aeabi_i2d>
 8012c1c:	4602      	mov	r2, r0
 8012c1e:	460b      	mov	r3, r1
 8012c20:	4630      	mov	r0, r6
 8012c22:	4639      	mov	r1, r7
 8012c24:	f7ed fb40 	bl	80002a8 <__aeabi_dsub>
 8012c28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012c2a:	3330      	adds	r3, #48	; 0x30
 8012c2c:	f805 3b01 	strb.w	r3, [r5], #1
 8012c30:	9b02      	ldr	r3, [sp, #8]
 8012c32:	429d      	cmp	r5, r3
 8012c34:	4606      	mov	r6, r0
 8012c36:	460f      	mov	r7, r1
 8012c38:	f04f 0200 	mov.w	r2, #0
 8012c3c:	d134      	bne.n	8012ca8 <_dtoa_r+0x660>
 8012c3e:	4b19      	ldr	r3, [pc, #100]	; (8012ca4 <_dtoa_r+0x65c>)
 8012c40:	ec51 0b18 	vmov	r0, r1, d8
 8012c44:	f7ed fb32 	bl	80002ac <__adddf3>
 8012c48:	4602      	mov	r2, r0
 8012c4a:	460b      	mov	r3, r1
 8012c4c:	4630      	mov	r0, r6
 8012c4e:	4639      	mov	r1, r7
 8012c50:	f7ed ff72 	bl	8000b38 <__aeabi_dcmpgt>
 8012c54:	2800      	cmp	r0, #0
 8012c56:	d175      	bne.n	8012d44 <_dtoa_r+0x6fc>
 8012c58:	ec53 2b18 	vmov	r2, r3, d8
 8012c5c:	4911      	ldr	r1, [pc, #68]	; (8012ca4 <_dtoa_r+0x65c>)
 8012c5e:	2000      	movs	r0, #0
 8012c60:	f7ed fb22 	bl	80002a8 <__aeabi_dsub>
 8012c64:	4602      	mov	r2, r0
 8012c66:	460b      	mov	r3, r1
 8012c68:	4630      	mov	r0, r6
 8012c6a:	4639      	mov	r1, r7
 8012c6c:	f7ed ff46 	bl	8000afc <__aeabi_dcmplt>
 8012c70:	2800      	cmp	r0, #0
 8012c72:	f43f af27 	beq.w	8012ac4 <_dtoa_r+0x47c>
 8012c76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012c78:	1e6b      	subs	r3, r5, #1
 8012c7a:	930c      	str	r3, [sp, #48]	; 0x30
 8012c7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012c80:	2b30      	cmp	r3, #48	; 0x30
 8012c82:	d0f8      	beq.n	8012c76 <_dtoa_r+0x62e>
 8012c84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012c88:	e04a      	b.n	8012d20 <_dtoa_r+0x6d8>
 8012c8a:	bf00      	nop
 8012c8c:	0805fd60 	.word	0x0805fd60
 8012c90:	0805fd38 	.word	0x0805fd38
 8012c94:	3ff00000 	.word	0x3ff00000
 8012c98:	40240000 	.word	0x40240000
 8012c9c:	401c0000 	.word	0x401c0000
 8012ca0:	40140000 	.word	0x40140000
 8012ca4:	3fe00000 	.word	0x3fe00000
 8012ca8:	4baf      	ldr	r3, [pc, #700]	; (8012f68 <_dtoa_r+0x920>)
 8012caa:	f7ed fcb5 	bl	8000618 <__aeabi_dmul>
 8012cae:	4606      	mov	r6, r0
 8012cb0:	460f      	mov	r7, r1
 8012cb2:	e7ac      	b.n	8012c0e <_dtoa_r+0x5c6>
 8012cb4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012cb8:	9d00      	ldr	r5, [sp, #0]
 8012cba:	4642      	mov	r2, r8
 8012cbc:	464b      	mov	r3, r9
 8012cbe:	4630      	mov	r0, r6
 8012cc0:	4639      	mov	r1, r7
 8012cc2:	f7ed fdd3 	bl	800086c <__aeabi_ddiv>
 8012cc6:	f7ed ff57 	bl	8000b78 <__aeabi_d2iz>
 8012cca:	9002      	str	r0, [sp, #8]
 8012ccc:	f7ed fc3a 	bl	8000544 <__aeabi_i2d>
 8012cd0:	4642      	mov	r2, r8
 8012cd2:	464b      	mov	r3, r9
 8012cd4:	f7ed fca0 	bl	8000618 <__aeabi_dmul>
 8012cd8:	4602      	mov	r2, r0
 8012cda:	460b      	mov	r3, r1
 8012cdc:	4630      	mov	r0, r6
 8012cde:	4639      	mov	r1, r7
 8012ce0:	f7ed fae2 	bl	80002a8 <__aeabi_dsub>
 8012ce4:	9e02      	ldr	r6, [sp, #8]
 8012ce6:	9f01      	ldr	r7, [sp, #4]
 8012ce8:	3630      	adds	r6, #48	; 0x30
 8012cea:	f805 6b01 	strb.w	r6, [r5], #1
 8012cee:	9e00      	ldr	r6, [sp, #0]
 8012cf0:	1bae      	subs	r6, r5, r6
 8012cf2:	42b7      	cmp	r7, r6
 8012cf4:	4602      	mov	r2, r0
 8012cf6:	460b      	mov	r3, r1
 8012cf8:	d137      	bne.n	8012d6a <_dtoa_r+0x722>
 8012cfa:	f7ed fad7 	bl	80002ac <__adddf3>
 8012cfe:	4642      	mov	r2, r8
 8012d00:	464b      	mov	r3, r9
 8012d02:	4606      	mov	r6, r0
 8012d04:	460f      	mov	r7, r1
 8012d06:	f7ed ff17 	bl	8000b38 <__aeabi_dcmpgt>
 8012d0a:	b9c8      	cbnz	r0, 8012d40 <_dtoa_r+0x6f8>
 8012d0c:	4642      	mov	r2, r8
 8012d0e:	464b      	mov	r3, r9
 8012d10:	4630      	mov	r0, r6
 8012d12:	4639      	mov	r1, r7
 8012d14:	f7ed fee8 	bl	8000ae8 <__aeabi_dcmpeq>
 8012d18:	b110      	cbz	r0, 8012d20 <_dtoa_r+0x6d8>
 8012d1a:	9b02      	ldr	r3, [sp, #8]
 8012d1c:	07d9      	lsls	r1, r3, #31
 8012d1e:	d40f      	bmi.n	8012d40 <_dtoa_r+0x6f8>
 8012d20:	4620      	mov	r0, r4
 8012d22:	4659      	mov	r1, fp
 8012d24:	f001 f886 	bl	8013e34 <_Bfree>
 8012d28:	2300      	movs	r3, #0
 8012d2a:	702b      	strb	r3, [r5, #0]
 8012d2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012d2e:	f10a 0001 	add.w	r0, sl, #1
 8012d32:	6018      	str	r0, [r3, #0]
 8012d34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	f43f acd8 	beq.w	80126ec <_dtoa_r+0xa4>
 8012d3c:	601d      	str	r5, [r3, #0]
 8012d3e:	e4d5      	b.n	80126ec <_dtoa_r+0xa4>
 8012d40:	f8cd a01c 	str.w	sl, [sp, #28]
 8012d44:	462b      	mov	r3, r5
 8012d46:	461d      	mov	r5, r3
 8012d48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012d4c:	2a39      	cmp	r2, #57	; 0x39
 8012d4e:	d108      	bne.n	8012d62 <_dtoa_r+0x71a>
 8012d50:	9a00      	ldr	r2, [sp, #0]
 8012d52:	429a      	cmp	r2, r3
 8012d54:	d1f7      	bne.n	8012d46 <_dtoa_r+0x6fe>
 8012d56:	9a07      	ldr	r2, [sp, #28]
 8012d58:	9900      	ldr	r1, [sp, #0]
 8012d5a:	3201      	adds	r2, #1
 8012d5c:	9207      	str	r2, [sp, #28]
 8012d5e:	2230      	movs	r2, #48	; 0x30
 8012d60:	700a      	strb	r2, [r1, #0]
 8012d62:	781a      	ldrb	r2, [r3, #0]
 8012d64:	3201      	adds	r2, #1
 8012d66:	701a      	strb	r2, [r3, #0]
 8012d68:	e78c      	b.n	8012c84 <_dtoa_r+0x63c>
 8012d6a:	4b7f      	ldr	r3, [pc, #508]	; (8012f68 <_dtoa_r+0x920>)
 8012d6c:	2200      	movs	r2, #0
 8012d6e:	f7ed fc53 	bl	8000618 <__aeabi_dmul>
 8012d72:	2200      	movs	r2, #0
 8012d74:	2300      	movs	r3, #0
 8012d76:	4606      	mov	r6, r0
 8012d78:	460f      	mov	r7, r1
 8012d7a:	f7ed feb5 	bl	8000ae8 <__aeabi_dcmpeq>
 8012d7e:	2800      	cmp	r0, #0
 8012d80:	d09b      	beq.n	8012cba <_dtoa_r+0x672>
 8012d82:	e7cd      	b.n	8012d20 <_dtoa_r+0x6d8>
 8012d84:	9a08      	ldr	r2, [sp, #32]
 8012d86:	2a00      	cmp	r2, #0
 8012d88:	f000 80c4 	beq.w	8012f14 <_dtoa_r+0x8cc>
 8012d8c:	9a05      	ldr	r2, [sp, #20]
 8012d8e:	2a01      	cmp	r2, #1
 8012d90:	f300 80a8 	bgt.w	8012ee4 <_dtoa_r+0x89c>
 8012d94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012d96:	2a00      	cmp	r2, #0
 8012d98:	f000 80a0 	beq.w	8012edc <_dtoa_r+0x894>
 8012d9c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012da0:	9e06      	ldr	r6, [sp, #24]
 8012da2:	4645      	mov	r5, r8
 8012da4:	9a04      	ldr	r2, [sp, #16]
 8012da6:	2101      	movs	r1, #1
 8012da8:	441a      	add	r2, r3
 8012daa:	4620      	mov	r0, r4
 8012dac:	4498      	add	r8, r3
 8012dae:	9204      	str	r2, [sp, #16]
 8012db0:	f001 f946 	bl	8014040 <__i2b>
 8012db4:	4607      	mov	r7, r0
 8012db6:	2d00      	cmp	r5, #0
 8012db8:	dd0b      	ble.n	8012dd2 <_dtoa_r+0x78a>
 8012dba:	9b04      	ldr	r3, [sp, #16]
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	dd08      	ble.n	8012dd2 <_dtoa_r+0x78a>
 8012dc0:	42ab      	cmp	r3, r5
 8012dc2:	9a04      	ldr	r2, [sp, #16]
 8012dc4:	bfa8      	it	ge
 8012dc6:	462b      	movge	r3, r5
 8012dc8:	eba8 0803 	sub.w	r8, r8, r3
 8012dcc:	1aed      	subs	r5, r5, r3
 8012dce:	1ad3      	subs	r3, r2, r3
 8012dd0:	9304      	str	r3, [sp, #16]
 8012dd2:	9b06      	ldr	r3, [sp, #24]
 8012dd4:	b1fb      	cbz	r3, 8012e16 <_dtoa_r+0x7ce>
 8012dd6:	9b08      	ldr	r3, [sp, #32]
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	f000 809f 	beq.w	8012f1c <_dtoa_r+0x8d4>
 8012dde:	2e00      	cmp	r6, #0
 8012de0:	dd11      	ble.n	8012e06 <_dtoa_r+0x7be>
 8012de2:	4639      	mov	r1, r7
 8012de4:	4632      	mov	r2, r6
 8012de6:	4620      	mov	r0, r4
 8012de8:	f001 f9e6 	bl	80141b8 <__pow5mult>
 8012dec:	465a      	mov	r2, fp
 8012dee:	4601      	mov	r1, r0
 8012df0:	4607      	mov	r7, r0
 8012df2:	4620      	mov	r0, r4
 8012df4:	f001 f93a 	bl	801406c <__multiply>
 8012df8:	4659      	mov	r1, fp
 8012dfa:	9007      	str	r0, [sp, #28]
 8012dfc:	4620      	mov	r0, r4
 8012dfe:	f001 f819 	bl	8013e34 <_Bfree>
 8012e02:	9b07      	ldr	r3, [sp, #28]
 8012e04:	469b      	mov	fp, r3
 8012e06:	9b06      	ldr	r3, [sp, #24]
 8012e08:	1b9a      	subs	r2, r3, r6
 8012e0a:	d004      	beq.n	8012e16 <_dtoa_r+0x7ce>
 8012e0c:	4659      	mov	r1, fp
 8012e0e:	4620      	mov	r0, r4
 8012e10:	f001 f9d2 	bl	80141b8 <__pow5mult>
 8012e14:	4683      	mov	fp, r0
 8012e16:	2101      	movs	r1, #1
 8012e18:	4620      	mov	r0, r4
 8012e1a:	f001 f911 	bl	8014040 <__i2b>
 8012e1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	4606      	mov	r6, r0
 8012e24:	dd7c      	ble.n	8012f20 <_dtoa_r+0x8d8>
 8012e26:	461a      	mov	r2, r3
 8012e28:	4601      	mov	r1, r0
 8012e2a:	4620      	mov	r0, r4
 8012e2c:	f001 f9c4 	bl	80141b8 <__pow5mult>
 8012e30:	9b05      	ldr	r3, [sp, #20]
 8012e32:	2b01      	cmp	r3, #1
 8012e34:	4606      	mov	r6, r0
 8012e36:	dd76      	ble.n	8012f26 <_dtoa_r+0x8de>
 8012e38:	2300      	movs	r3, #0
 8012e3a:	9306      	str	r3, [sp, #24]
 8012e3c:	6933      	ldr	r3, [r6, #16]
 8012e3e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012e42:	6918      	ldr	r0, [r3, #16]
 8012e44:	f001 f8ac 	bl	8013fa0 <__hi0bits>
 8012e48:	f1c0 0020 	rsb	r0, r0, #32
 8012e4c:	9b04      	ldr	r3, [sp, #16]
 8012e4e:	4418      	add	r0, r3
 8012e50:	f010 001f 	ands.w	r0, r0, #31
 8012e54:	f000 8086 	beq.w	8012f64 <_dtoa_r+0x91c>
 8012e58:	f1c0 0320 	rsb	r3, r0, #32
 8012e5c:	2b04      	cmp	r3, #4
 8012e5e:	dd7f      	ble.n	8012f60 <_dtoa_r+0x918>
 8012e60:	f1c0 001c 	rsb	r0, r0, #28
 8012e64:	9b04      	ldr	r3, [sp, #16]
 8012e66:	4403      	add	r3, r0
 8012e68:	4480      	add	r8, r0
 8012e6a:	4405      	add	r5, r0
 8012e6c:	9304      	str	r3, [sp, #16]
 8012e6e:	f1b8 0f00 	cmp.w	r8, #0
 8012e72:	dd05      	ble.n	8012e80 <_dtoa_r+0x838>
 8012e74:	4659      	mov	r1, fp
 8012e76:	4642      	mov	r2, r8
 8012e78:	4620      	mov	r0, r4
 8012e7a:	f001 f9f7 	bl	801426c <__lshift>
 8012e7e:	4683      	mov	fp, r0
 8012e80:	9b04      	ldr	r3, [sp, #16]
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	dd05      	ble.n	8012e92 <_dtoa_r+0x84a>
 8012e86:	4631      	mov	r1, r6
 8012e88:	461a      	mov	r2, r3
 8012e8a:	4620      	mov	r0, r4
 8012e8c:	f001 f9ee 	bl	801426c <__lshift>
 8012e90:	4606      	mov	r6, r0
 8012e92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d069      	beq.n	8012f6c <_dtoa_r+0x924>
 8012e98:	4631      	mov	r1, r6
 8012e9a:	4658      	mov	r0, fp
 8012e9c:	f001 fa52 	bl	8014344 <__mcmp>
 8012ea0:	2800      	cmp	r0, #0
 8012ea2:	da63      	bge.n	8012f6c <_dtoa_r+0x924>
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	4659      	mov	r1, fp
 8012ea8:	220a      	movs	r2, #10
 8012eaa:	4620      	mov	r0, r4
 8012eac:	f000 ffe4 	bl	8013e78 <__multadd>
 8012eb0:	9b08      	ldr	r3, [sp, #32]
 8012eb2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012eb6:	4683      	mov	fp, r0
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	f000 818f 	beq.w	80131dc <_dtoa_r+0xb94>
 8012ebe:	4639      	mov	r1, r7
 8012ec0:	2300      	movs	r3, #0
 8012ec2:	220a      	movs	r2, #10
 8012ec4:	4620      	mov	r0, r4
 8012ec6:	f000 ffd7 	bl	8013e78 <__multadd>
 8012eca:	f1b9 0f00 	cmp.w	r9, #0
 8012ece:	4607      	mov	r7, r0
 8012ed0:	f300 808e 	bgt.w	8012ff0 <_dtoa_r+0x9a8>
 8012ed4:	9b05      	ldr	r3, [sp, #20]
 8012ed6:	2b02      	cmp	r3, #2
 8012ed8:	dc50      	bgt.n	8012f7c <_dtoa_r+0x934>
 8012eda:	e089      	b.n	8012ff0 <_dtoa_r+0x9a8>
 8012edc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012ede:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012ee2:	e75d      	b.n	8012da0 <_dtoa_r+0x758>
 8012ee4:	9b01      	ldr	r3, [sp, #4]
 8012ee6:	1e5e      	subs	r6, r3, #1
 8012ee8:	9b06      	ldr	r3, [sp, #24]
 8012eea:	42b3      	cmp	r3, r6
 8012eec:	bfbf      	itttt	lt
 8012eee:	9b06      	ldrlt	r3, [sp, #24]
 8012ef0:	9606      	strlt	r6, [sp, #24]
 8012ef2:	1af2      	sublt	r2, r6, r3
 8012ef4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8012ef6:	bfb6      	itet	lt
 8012ef8:	189b      	addlt	r3, r3, r2
 8012efa:	1b9e      	subge	r6, r3, r6
 8012efc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8012efe:	9b01      	ldr	r3, [sp, #4]
 8012f00:	bfb8      	it	lt
 8012f02:	2600      	movlt	r6, #0
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	bfb5      	itete	lt
 8012f08:	eba8 0503 	sublt.w	r5, r8, r3
 8012f0c:	9b01      	ldrge	r3, [sp, #4]
 8012f0e:	2300      	movlt	r3, #0
 8012f10:	4645      	movge	r5, r8
 8012f12:	e747      	b.n	8012da4 <_dtoa_r+0x75c>
 8012f14:	9e06      	ldr	r6, [sp, #24]
 8012f16:	9f08      	ldr	r7, [sp, #32]
 8012f18:	4645      	mov	r5, r8
 8012f1a:	e74c      	b.n	8012db6 <_dtoa_r+0x76e>
 8012f1c:	9a06      	ldr	r2, [sp, #24]
 8012f1e:	e775      	b.n	8012e0c <_dtoa_r+0x7c4>
 8012f20:	9b05      	ldr	r3, [sp, #20]
 8012f22:	2b01      	cmp	r3, #1
 8012f24:	dc18      	bgt.n	8012f58 <_dtoa_r+0x910>
 8012f26:	9b02      	ldr	r3, [sp, #8]
 8012f28:	b9b3      	cbnz	r3, 8012f58 <_dtoa_r+0x910>
 8012f2a:	9b03      	ldr	r3, [sp, #12]
 8012f2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012f30:	b9a3      	cbnz	r3, 8012f5c <_dtoa_r+0x914>
 8012f32:	9b03      	ldr	r3, [sp, #12]
 8012f34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012f38:	0d1b      	lsrs	r3, r3, #20
 8012f3a:	051b      	lsls	r3, r3, #20
 8012f3c:	b12b      	cbz	r3, 8012f4a <_dtoa_r+0x902>
 8012f3e:	9b04      	ldr	r3, [sp, #16]
 8012f40:	3301      	adds	r3, #1
 8012f42:	9304      	str	r3, [sp, #16]
 8012f44:	f108 0801 	add.w	r8, r8, #1
 8012f48:	2301      	movs	r3, #1
 8012f4a:	9306      	str	r3, [sp, #24]
 8012f4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	f47f af74 	bne.w	8012e3c <_dtoa_r+0x7f4>
 8012f54:	2001      	movs	r0, #1
 8012f56:	e779      	b.n	8012e4c <_dtoa_r+0x804>
 8012f58:	2300      	movs	r3, #0
 8012f5a:	e7f6      	b.n	8012f4a <_dtoa_r+0x902>
 8012f5c:	9b02      	ldr	r3, [sp, #8]
 8012f5e:	e7f4      	b.n	8012f4a <_dtoa_r+0x902>
 8012f60:	d085      	beq.n	8012e6e <_dtoa_r+0x826>
 8012f62:	4618      	mov	r0, r3
 8012f64:	301c      	adds	r0, #28
 8012f66:	e77d      	b.n	8012e64 <_dtoa_r+0x81c>
 8012f68:	40240000 	.word	0x40240000
 8012f6c:	9b01      	ldr	r3, [sp, #4]
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	dc38      	bgt.n	8012fe4 <_dtoa_r+0x99c>
 8012f72:	9b05      	ldr	r3, [sp, #20]
 8012f74:	2b02      	cmp	r3, #2
 8012f76:	dd35      	ble.n	8012fe4 <_dtoa_r+0x99c>
 8012f78:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012f7c:	f1b9 0f00 	cmp.w	r9, #0
 8012f80:	d10d      	bne.n	8012f9e <_dtoa_r+0x956>
 8012f82:	4631      	mov	r1, r6
 8012f84:	464b      	mov	r3, r9
 8012f86:	2205      	movs	r2, #5
 8012f88:	4620      	mov	r0, r4
 8012f8a:	f000 ff75 	bl	8013e78 <__multadd>
 8012f8e:	4601      	mov	r1, r0
 8012f90:	4606      	mov	r6, r0
 8012f92:	4658      	mov	r0, fp
 8012f94:	f001 f9d6 	bl	8014344 <__mcmp>
 8012f98:	2800      	cmp	r0, #0
 8012f9a:	f73f adbd 	bgt.w	8012b18 <_dtoa_r+0x4d0>
 8012f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012fa0:	9d00      	ldr	r5, [sp, #0]
 8012fa2:	ea6f 0a03 	mvn.w	sl, r3
 8012fa6:	f04f 0800 	mov.w	r8, #0
 8012faa:	4631      	mov	r1, r6
 8012fac:	4620      	mov	r0, r4
 8012fae:	f000 ff41 	bl	8013e34 <_Bfree>
 8012fb2:	2f00      	cmp	r7, #0
 8012fb4:	f43f aeb4 	beq.w	8012d20 <_dtoa_r+0x6d8>
 8012fb8:	f1b8 0f00 	cmp.w	r8, #0
 8012fbc:	d005      	beq.n	8012fca <_dtoa_r+0x982>
 8012fbe:	45b8      	cmp	r8, r7
 8012fc0:	d003      	beq.n	8012fca <_dtoa_r+0x982>
 8012fc2:	4641      	mov	r1, r8
 8012fc4:	4620      	mov	r0, r4
 8012fc6:	f000 ff35 	bl	8013e34 <_Bfree>
 8012fca:	4639      	mov	r1, r7
 8012fcc:	4620      	mov	r0, r4
 8012fce:	f000 ff31 	bl	8013e34 <_Bfree>
 8012fd2:	e6a5      	b.n	8012d20 <_dtoa_r+0x6d8>
 8012fd4:	2600      	movs	r6, #0
 8012fd6:	4637      	mov	r7, r6
 8012fd8:	e7e1      	b.n	8012f9e <_dtoa_r+0x956>
 8012fda:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8012fdc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012fe0:	4637      	mov	r7, r6
 8012fe2:	e599      	b.n	8012b18 <_dtoa_r+0x4d0>
 8012fe4:	9b08      	ldr	r3, [sp, #32]
 8012fe6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	f000 80fd 	beq.w	80131ea <_dtoa_r+0xba2>
 8012ff0:	2d00      	cmp	r5, #0
 8012ff2:	dd05      	ble.n	8013000 <_dtoa_r+0x9b8>
 8012ff4:	4639      	mov	r1, r7
 8012ff6:	462a      	mov	r2, r5
 8012ff8:	4620      	mov	r0, r4
 8012ffa:	f001 f937 	bl	801426c <__lshift>
 8012ffe:	4607      	mov	r7, r0
 8013000:	9b06      	ldr	r3, [sp, #24]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d05c      	beq.n	80130c0 <_dtoa_r+0xa78>
 8013006:	6879      	ldr	r1, [r7, #4]
 8013008:	4620      	mov	r0, r4
 801300a:	f000 fed3 	bl	8013db4 <_Balloc>
 801300e:	4605      	mov	r5, r0
 8013010:	b928      	cbnz	r0, 801301e <_dtoa_r+0x9d6>
 8013012:	4b80      	ldr	r3, [pc, #512]	; (8013214 <_dtoa_r+0xbcc>)
 8013014:	4602      	mov	r2, r0
 8013016:	f240 21ea 	movw	r1, #746	; 0x2ea
 801301a:	f7ff bb2e 	b.w	801267a <_dtoa_r+0x32>
 801301e:	693a      	ldr	r2, [r7, #16]
 8013020:	3202      	adds	r2, #2
 8013022:	0092      	lsls	r2, r2, #2
 8013024:	f107 010c 	add.w	r1, r7, #12
 8013028:	300c      	adds	r0, #12
 801302a:	f7fd fa3d 	bl	80104a8 <memcpy>
 801302e:	2201      	movs	r2, #1
 8013030:	4629      	mov	r1, r5
 8013032:	4620      	mov	r0, r4
 8013034:	f001 f91a 	bl	801426c <__lshift>
 8013038:	9b00      	ldr	r3, [sp, #0]
 801303a:	3301      	adds	r3, #1
 801303c:	9301      	str	r3, [sp, #4]
 801303e:	9b00      	ldr	r3, [sp, #0]
 8013040:	444b      	add	r3, r9
 8013042:	9307      	str	r3, [sp, #28]
 8013044:	9b02      	ldr	r3, [sp, #8]
 8013046:	f003 0301 	and.w	r3, r3, #1
 801304a:	46b8      	mov	r8, r7
 801304c:	9306      	str	r3, [sp, #24]
 801304e:	4607      	mov	r7, r0
 8013050:	9b01      	ldr	r3, [sp, #4]
 8013052:	4631      	mov	r1, r6
 8013054:	3b01      	subs	r3, #1
 8013056:	4658      	mov	r0, fp
 8013058:	9302      	str	r3, [sp, #8]
 801305a:	f7ff fa6a 	bl	8012532 <quorem>
 801305e:	4603      	mov	r3, r0
 8013060:	3330      	adds	r3, #48	; 0x30
 8013062:	9004      	str	r0, [sp, #16]
 8013064:	4641      	mov	r1, r8
 8013066:	4658      	mov	r0, fp
 8013068:	9308      	str	r3, [sp, #32]
 801306a:	f001 f96b 	bl	8014344 <__mcmp>
 801306e:	463a      	mov	r2, r7
 8013070:	4681      	mov	r9, r0
 8013072:	4631      	mov	r1, r6
 8013074:	4620      	mov	r0, r4
 8013076:	f001 f981 	bl	801437c <__mdiff>
 801307a:	68c2      	ldr	r2, [r0, #12]
 801307c:	9b08      	ldr	r3, [sp, #32]
 801307e:	4605      	mov	r5, r0
 8013080:	bb02      	cbnz	r2, 80130c4 <_dtoa_r+0xa7c>
 8013082:	4601      	mov	r1, r0
 8013084:	4658      	mov	r0, fp
 8013086:	f001 f95d 	bl	8014344 <__mcmp>
 801308a:	9b08      	ldr	r3, [sp, #32]
 801308c:	4602      	mov	r2, r0
 801308e:	4629      	mov	r1, r5
 8013090:	4620      	mov	r0, r4
 8013092:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8013096:	f000 fecd 	bl	8013e34 <_Bfree>
 801309a:	9b05      	ldr	r3, [sp, #20]
 801309c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801309e:	9d01      	ldr	r5, [sp, #4]
 80130a0:	ea43 0102 	orr.w	r1, r3, r2
 80130a4:	9b06      	ldr	r3, [sp, #24]
 80130a6:	430b      	orrs	r3, r1
 80130a8:	9b08      	ldr	r3, [sp, #32]
 80130aa:	d10d      	bne.n	80130c8 <_dtoa_r+0xa80>
 80130ac:	2b39      	cmp	r3, #57	; 0x39
 80130ae:	d029      	beq.n	8013104 <_dtoa_r+0xabc>
 80130b0:	f1b9 0f00 	cmp.w	r9, #0
 80130b4:	dd01      	ble.n	80130ba <_dtoa_r+0xa72>
 80130b6:	9b04      	ldr	r3, [sp, #16]
 80130b8:	3331      	adds	r3, #49	; 0x31
 80130ba:	9a02      	ldr	r2, [sp, #8]
 80130bc:	7013      	strb	r3, [r2, #0]
 80130be:	e774      	b.n	8012faa <_dtoa_r+0x962>
 80130c0:	4638      	mov	r0, r7
 80130c2:	e7b9      	b.n	8013038 <_dtoa_r+0x9f0>
 80130c4:	2201      	movs	r2, #1
 80130c6:	e7e2      	b.n	801308e <_dtoa_r+0xa46>
 80130c8:	f1b9 0f00 	cmp.w	r9, #0
 80130cc:	db06      	blt.n	80130dc <_dtoa_r+0xa94>
 80130ce:	9905      	ldr	r1, [sp, #20]
 80130d0:	ea41 0909 	orr.w	r9, r1, r9
 80130d4:	9906      	ldr	r1, [sp, #24]
 80130d6:	ea59 0101 	orrs.w	r1, r9, r1
 80130da:	d120      	bne.n	801311e <_dtoa_r+0xad6>
 80130dc:	2a00      	cmp	r2, #0
 80130de:	ddec      	ble.n	80130ba <_dtoa_r+0xa72>
 80130e0:	4659      	mov	r1, fp
 80130e2:	2201      	movs	r2, #1
 80130e4:	4620      	mov	r0, r4
 80130e6:	9301      	str	r3, [sp, #4]
 80130e8:	f001 f8c0 	bl	801426c <__lshift>
 80130ec:	4631      	mov	r1, r6
 80130ee:	4683      	mov	fp, r0
 80130f0:	f001 f928 	bl	8014344 <__mcmp>
 80130f4:	2800      	cmp	r0, #0
 80130f6:	9b01      	ldr	r3, [sp, #4]
 80130f8:	dc02      	bgt.n	8013100 <_dtoa_r+0xab8>
 80130fa:	d1de      	bne.n	80130ba <_dtoa_r+0xa72>
 80130fc:	07da      	lsls	r2, r3, #31
 80130fe:	d5dc      	bpl.n	80130ba <_dtoa_r+0xa72>
 8013100:	2b39      	cmp	r3, #57	; 0x39
 8013102:	d1d8      	bne.n	80130b6 <_dtoa_r+0xa6e>
 8013104:	9a02      	ldr	r2, [sp, #8]
 8013106:	2339      	movs	r3, #57	; 0x39
 8013108:	7013      	strb	r3, [r2, #0]
 801310a:	462b      	mov	r3, r5
 801310c:	461d      	mov	r5, r3
 801310e:	3b01      	subs	r3, #1
 8013110:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013114:	2a39      	cmp	r2, #57	; 0x39
 8013116:	d050      	beq.n	80131ba <_dtoa_r+0xb72>
 8013118:	3201      	adds	r2, #1
 801311a:	701a      	strb	r2, [r3, #0]
 801311c:	e745      	b.n	8012faa <_dtoa_r+0x962>
 801311e:	2a00      	cmp	r2, #0
 8013120:	dd03      	ble.n	801312a <_dtoa_r+0xae2>
 8013122:	2b39      	cmp	r3, #57	; 0x39
 8013124:	d0ee      	beq.n	8013104 <_dtoa_r+0xabc>
 8013126:	3301      	adds	r3, #1
 8013128:	e7c7      	b.n	80130ba <_dtoa_r+0xa72>
 801312a:	9a01      	ldr	r2, [sp, #4]
 801312c:	9907      	ldr	r1, [sp, #28]
 801312e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013132:	428a      	cmp	r2, r1
 8013134:	d02a      	beq.n	801318c <_dtoa_r+0xb44>
 8013136:	4659      	mov	r1, fp
 8013138:	2300      	movs	r3, #0
 801313a:	220a      	movs	r2, #10
 801313c:	4620      	mov	r0, r4
 801313e:	f000 fe9b 	bl	8013e78 <__multadd>
 8013142:	45b8      	cmp	r8, r7
 8013144:	4683      	mov	fp, r0
 8013146:	f04f 0300 	mov.w	r3, #0
 801314a:	f04f 020a 	mov.w	r2, #10
 801314e:	4641      	mov	r1, r8
 8013150:	4620      	mov	r0, r4
 8013152:	d107      	bne.n	8013164 <_dtoa_r+0xb1c>
 8013154:	f000 fe90 	bl	8013e78 <__multadd>
 8013158:	4680      	mov	r8, r0
 801315a:	4607      	mov	r7, r0
 801315c:	9b01      	ldr	r3, [sp, #4]
 801315e:	3301      	adds	r3, #1
 8013160:	9301      	str	r3, [sp, #4]
 8013162:	e775      	b.n	8013050 <_dtoa_r+0xa08>
 8013164:	f000 fe88 	bl	8013e78 <__multadd>
 8013168:	4639      	mov	r1, r7
 801316a:	4680      	mov	r8, r0
 801316c:	2300      	movs	r3, #0
 801316e:	220a      	movs	r2, #10
 8013170:	4620      	mov	r0, r4
 8013172:	f000 fe81 	bl	8013e78 <__multadd>
 8013176:	4607      	mov	r7, r0
 8013178:	e7f0      	b.n	801315c <_dtoa_r+0xb14>
 801317a:	f1b9 0f00 	cmp.w	r9, #0
 801317e:	9a00      	ldr	r2, [sp, #0]
 8013180:	bfcc      	ite	gt
 8013182:	464d      	movgt	r5, r9
 8013184:	2501      	movle	r5, #1
 8013186:	4415      	add	r5, r2
 8013188:	f04f 0800 	mov.w	r8, #0
 801318c:	4659      	mov	r1, fp
 801318e:	2201      	movs	r2, #1
 8013190:	4620      	mov	r0, r4
 8013192:	9301      	str	r3, [sp, #4]
 8013194:	f001 f86a 	bl	801426c <__lshift>
 8013198:	4631      	mov	r1, r6
 801319a:	4683      	mov	fp, r0
 801319c:	f001 f8d2 	bl	8014344 <__mcmp>
 80131a0:	2800      	cmp	r0, #0
 80131a2:	dcb2      	bgt.n	801310a <_dtoa_r+0xac2>
 80131a4:	d102      	bne.n	80131ac <_dtoa_r+0xb64>
 80131a6:	9b01      	ldr	r3, [sp, #4]
 80131a8:	07db      	lsls	r3, r3, #31
 80131aa:	d4ae      	bmi.n	801310a <_dtoa_r+0xac2>
 80131ac:	462b      	mov	r3, r5
 80131ae:	461d      	mov	r5, r3
 80131b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80131b4:	2a30      	cmp	r2, #48	; 0x30
 80131b6:	d0fa      	beq.n	80131ae <_dtoa_r+0xb66>
 80131b8:	e6f7      	b.n	8012faa <_dtoa_r+0x962>
 80131ba:	9a00      	ldr	r2, [sp, #0]
 80131bc:	429a      	cmp	r2, r3
 80131be:	d1a5      	bne.n	801310c <_dtoa_r+0xac4>
 80131c0:	f10a 0a01 	add.w	sl, sl, #1
 80131c4:	2331      	movs	r3, #49	; 0x31
 80131c6:	e779      	b.n	80130bc <_dtoa_r+0xa74>
 80131c8:	4b13      	ldr	r3, [pc, #76]	; (8013218 <_dtoa_r+0xbd0>)
 80131ca:	f7ff baaf 	b.w	801272c <_dtoa_r+0xe4>
 80131ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	f47f aa86 	bne.w	80126e2 <_dtoa_r+0x9a>
 80131d6:	4b11      	ldr	r3, [pc, #68]	; (801321c <_dtoa_r+0xbd4>)
 80131d8:	f7ff baa8 	b.w	801272c <_dtoa_r+0xe4>
 80131dc:	f1b9 0f00 	cmp.w	r9, #0
 80131e0:	dc03      	bgt.n	80131ea <_dtoa_r+0xba2>
 80131e2:	9b05      	ldr	r3, [sp, #20]
 80131e4:	2b02      	cmp	r3, #2
 80131e6:	f73f aec9 	bgt.w	8012f7c <_dtoa_r+0x934>
 80131ea:	9d00      	ldr	r5, [sp, #0]
 80131ec:	4631      	mov	r1, r6
 80131ee:	4658      	mov	r0, fp
 80131f0:	f7ff f99f 	bl	8012532 <quorem>
 80131f4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80131f8:	f805 3b01 	strb.w	r3, [r5], #1
 80131fc:	9a00      	ldr	r2, [sp, #0]
 80131fe:	1aaa      	subs	r2, r5, r2
 8013200:	4591      	cmp	r9, r2
 8013202:	ddba      	ble.n	801317a <_dtoa_r+0xb32>
 8013204:	4659      	mov	r1, fp
 8013206:	2300      	movs	r3, #0
 8013208:	220a      	movs	r2, #10
 801320a:	4620      	mov	r0, r4
 801320c:	f000 fe34 	bl	8013e78 <__multadd>
 8013210:	4683      	mov	fp, r0
 8013212:	e7eb      	b.n	80131ec <_dtoa_r+0xba4>
 8013214:	0805fbe4 	.word	0x0805fbe4
 8013218:	0805f9e5 	.word	0x0805f9e5
 801321c:	0805fb61 	.word	0x0805fb61

08013220 <__sflush_r>:
 8013220:	898a      	ldrh	r2, [r1, #12]
 8013222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013226:	4605      	mov	r5, r0
 8013228:	0710      	lsls	r0, r2, #28
 801322a:	460c      	mov	r4, r1
 801322c:	d458      	bmi.n	80132e0 <__sflush_r+0xc0>
 801322e:	684b      	ldr	r3, [r1, #4]
 8013230:	2b00      	cmp	r3, #0
 8013232:	dc05      	bgt.n	8013240 <__sflush_r+0x20>
 8013234:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013236:	2b00      	cmp	r3, #0
 8013238:	dc02      	bgt.n	8013240 <__sflush_r+0x20>
 801323a:	2000      	movs	r0, #0
 801323c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013240:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013242:	2e00      	cmp	r6, #0
 8013244:	d0f9      	beq.n	801323a <__sflush_r+0x1a>
 8013246:	2300      	movs	r3, #0
 8013248:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801324c:	682f      	ldr	r7, [r5, #0]
 801324e:	602b      	str	r3, [r5, #0]
 8013250:	d032      	beq.n	80132b8 <__sflush_r+0x98>
 8013252:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013254:	89a3      	ldrh	r3, [r4, #12]
 8013256:	075a      	lsls	r2, r3, #29
 8013258:	d505      	bpl.n	8013266 <__sflush_r+0x46>
 801325a:	6863      	ldr	r3, [r4, #4]
 801325c:	1ac0      	subs	r0, r0, r3
 801325e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013260:	b10b      	cbz	r3, 8013266 <__sflush_r+0x46>
 8013262:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013264:	1ac0      	subs	r0, r0, r3
 8013266:	2300      	movs	r3, #0
 8013268:	4602      	mov	r2, r0
 801326a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801326c:	6a21      	ldr	r1, [r4, #32]
 801326e:	4628      	mov	r0, r5
 8013270:	47b0      	blx	r6
 8013272:	1c43      	adds	r3, r0, #1
 8013274:	89a3      	ldrh	r3, [r4, #12]
 8013276:	d106      	bne.n	8013286 <__sflush_r+0x66>
 8013278:	6829      	ldr	r1, [r5, #0]
 801327a:	291d      	cmp	r1, #29
 801327c:	d82c      	bhi.n	80132d8 <__sflush_r+0xb8>
 801327e:	4a2a      	ldr	r2, [pc, #168]	; (8013328 <__sflush_r+0x108>)
 8013280:	40ca      	lsrs	r2, r1
 8013282:	07d6      	lsls	r6, r2, #31
 8013284:	d528      	bpl.n	80132d8 <__sflush_r+0xb8>
 8013286:	2200      	movs	r2, #0
 8013288:	6062      	str	r2, [r4, #4]
 801328a:	04d9      	lsls	r1, r3, #19
 801328c:	6922      	ldr	r2, [r4, #16]
 801328e:	6022      	str	r2, [r4, #0]
 8013290:	d504      	bpl.n	801329c <__sflush_r+0x7c>
 8013292:	1c42      	adds	r2, r0, #1
 8013294:	d101      	bne.n	801329a <__sflush_r+0x7a>
 8013296:	682b      	ldr	r3, [r5, #0]
 8013298:	b903      	cbnz	r3, 801329c <__sflush_r+0x7c>
 801329a:	6560      	str	r0, [r4, #84]	; 0x54
 801329c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801329e:	602f      	str	r7, [r5, #0]
 80132a0:	2900      	cmp	r1, #0
 80132a2:	d0ca      	beq.n	801323a <__sflush_r+0x1a>
 80132a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80132a8:	4299      	cmp	r1, r3
 80132aa:	d002      	beq.n	80132b2 <__sflush_r+0x92>
 80132ac:	4628      	mov	r0, r5
 80132ae:	f7fd f911 	bl	80104d4 <_free_r>
 80132b2:	2000      	movs	r0, #0
 80132b4:	6360      	str	r0, [r4, #52]	; 0x34
 80132b6:	e7c1      	b.n	801323c <__sflush_r+0x1c>
 80132b8:	6a21      	ldr	r1, [r4, #32]
 80132ba:	2301      	movs	r3, #1
 80132bc:	4628      	mov	r0, r5
 80132be:	47b0      	blx	r6
 80132c0:	1c41      	adds	r1, r0, #1
 80132c2:	d1c7      	bne.n	8013254 <__sflush_r+0x34>
 80132c4:	682b      	ldr	r3, [r5, #0]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d0c4      	beq.n	8013254 <__sflush_r+0x34>
 80132ca:	2b1d      	cmp	r3, #29
 80132cc:	d001      	beq.n	80132d2 <__sflush_r+0xb2>
 80132ce:	2b16      	cmp	r3, #22
 80132d0:	d101      	bne.n	80132d6 <__sflush_r+0xb6>
 80132d2:	602f      	str	r7, [r5, #0]
 80132d4:	e7b1      	b.n	801323a <__sflush_r+0x1a>
 80132d6:	89a3      	ldrh	r3, [r4, #12]
 80132d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132dc:	81a3      	strh	r3, [r4, #12]
 80132de:	e7ad      	b.n	801323c <__sflush_r+0x1c>
 80132e0:	690f      	ldr	r7, [r1, #16]
 80132e2:	2f00      	cmp	r7, #0
 80132e4:	d0a9      	beq.n	801323a <__sflush_r+0x1a>
 80132e6:	0793      	lsls	r3, r2, #30
 80132e8:	680e      	ldr	r6, [r1, #0]
 80132ea:	bf08      	it	eq
 80132ec:	694b      	ldreq	r3, [r1, #20]
 80132ee:	600f      	str	r7, [r1, #0]
 80132f0:	bf18      	it	ne
 80132f2:	2300      	movne	r3, #0
 80132f4:	eba6 0807 	sub.w	r8, r6, r7
 80132f8:	608b      	str	r3, [r1, #8]
 80132fa:	f1b8 0f00 	cmp.w	r8, #0
 80132fe:	dd9c      	ble.n	801323a <__sflush_r+0x1a>
 8013300:	6a21      	ldr	r1, [r4, #32]
 8013302:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013304:	4643      	mov	r3, r8
 8013306:	463a      	mov	r2, r7
 8013308:	4628      	mov	r0, r5
 801330a:	47b0      	blx	r6
 801330c:	2800      	cmp	r0, #0
 801330e:	dc06      	bgt.n	801331e <__sflush_r+0xfe>
 8013310:	89a3      	ldrh	r3, [r4, #12]
 8013312:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013316:	81a3      	strh	r3, [r4, #12]
 8013318:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801331c:	e78e      	b.n	801323c <__sflush_r+0x1c>
 801331e:	4407      	add	r7, r0
 8013320:	eba8 0800 	sub.w	r8, r8, r0
 8013324:	e7e9      	b.n	80132fa <__sflush_r+0xda>
 8013326:	bf00      	nop
 8013328:	20400001 	.word	0x20400001

0801332c <_fflush_r>:
 801332c:	b538      	push	{r3, r4, r5, lr}
 801332e:	690b      	ldr	r3, [r1, #16]
 8013330:	4605      	mov	r5, r0
 8013332:	460c      	mov	r4, r1
 8013334:	b913      	cbnz	r3, 801333c <_fflush_r+0x10>
 8013336:	2500      	movs	r5, #0
 8013338:	4628      	mov	r0, r5
 801333a:	bd38      	pop	{r3, r4, r5, pc}
 801333c:	b118      	cbz	r0, 8013346 <_fflush_r+0x1a>
 801333e:	6983      	ldr	r3, [r0, #24]
 8013340:	b90b      	cbnz	r3, 8013346 <_fflush_r+0x1a>
 8013342:	f000 f887 	bl	8013454 <__sinit>
 8013346:	4b14      	ldr	r3, [pc, #80]	; (8013398 <_fflush_r+0x6c>)
 8013348:	429c      	cmp	r4, r3
 801334a:	d11b      	bne.n	8013384 <_fflush_r+0x58>
 801334c:	686c      	ldr	r4, [r5, #4]
 801334e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013352:	2b00      	cmp	r3, #0
 8013354:	d0ef      	beq.n	8013336 <_fflush_r+0xa>
 8013356:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013358:	07d0      	lsls	r0, r2, #31
 801335a:	d404      	bmi.n	8013366 <_fflush_r+0x3a>
 801335c:	0599      	lsls	r1, r3, #22
 801335e:	d402      	bmi.n	8013366 <_fflush_r+0x3a>
 8013360:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013362:	f000 fc88 	bl	8013c76 <__retarget_lock_acquire_recursive>
 8013366:	4628      	mov	r0, r5
 8013368:	4621      	mov	r1, r4
 801336a:	f7ff ff59 	bl	8013220 <__sflush_r>
 801336e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013370:	07da      	lsls	r2, r3, #31
 8013372:	4605      	mov	r5, r0
 8013374:	d4e0      	bmi.n	8013338 <_fflush_r+0xc>
 8013376:	89a3      	ldrh	r3, [r4, #12]
 8013378:	059b      	lsls	r3, r3, #22
 801337a:	d4dd      	bmi.n	8013338 <_fflush_r+0xc>
 801337c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801337e:	f000 fc7b 	bl	8013c78 <__retarget_lock_release_recursive>
 8013382:	e7d9      	b.n	8013338 <_fflush_r+0xc>
 8013384:	4b05      	ldr	r3, [pc, #20]	; (801339c <_fflush_r+0x70>)
 8013386:	429c      	cmp	r4, r3
 8013388:	d101      	bne.n	801338e <_fflush_r+0x62>
 801338a:	68ac      	ldr	r4, [r5, #8]
 801338c:	e7df      	b.n	801334e <_fflush_r+0x22>
 801338e:	4b04      	ldr	r3, [pc, #16]	; (80133a0 <_fflush_r+0x74>)
 8013390:	429c      	cmp	r4, r3
 8013392:	bf08      	it	eq
 8013394:	68ec      	ldreq	r4, [r5, #12]
 8013396:	e7da      	b.n	801334e <_fflush_r+0x22>
 8013398:	0805fc18 	.word	0x0805fc18
 801339c:	0805fc38 	.word	0x0805fc38
 80133a0:	0805fbf8 	.word	0x0805fbf8

080133a4 <std>:
 80133a4:	2300      	movs	r3, #0
 80133a6:	b510      	push	{r4, lr}
 80133a8:	4604      	mov	r4, r0
 80133aa:	e9c0 3300 	strd	r3, r3, [r0]
 80133ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80133b2:	6083      	str	r3, [r0, #8]
 80133b4:	8181      	strh	r1, [r0, #12]
 80133b6:	6643      	str	r3, [r0, #100]	; 0x64
 80133b8:	81c2      	strh	r2, [r0, #14]
 80133ba:	6183      	str	r3, [r0, #24]
 80133bc:	4619      	mov	r1, r3
 80133be:	2208      	movs	r2, #8
 80133c0:	305c      	adds	r0, #92	; 0x5c
 80133c2:	f7fd f87f 	bl	80104c4 <memset>
 80133c6:	4b05      	ldr	r3, [pc, #20]	; (80133dc <std+0x38>)
 80133c8:	6263      	str	r3, [r4, #36]	; 0x24
 80133ca:	4b05      	ldr	r3, [pc, #20]	; (80133e0 <std+0x3c>)
 80133cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80133ce:	4b05      	ldr	r3, [pc, #20]	; (80133e4 <std+0x40>)
 80133d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80133d2:	4b05      	ldr	r3, [pc, #20]	; (80133e8 <std+0x44>)
 80133d4:	6224      	str	r4, [r4, #32]
 80133d6:	6323      	str	r3, [r4, #48]	; 0x30
 80133d8:	bd10      	pop	{r4, pc}
 80133da:	bf00      	nop
 80133dc:	08014ae9 	.word	0x08014ae9
 80133e0:	08014b0b 	.word	0x08014b0b
 80133e4:	08014b43 	.word	0x08014b43
 80133e8:	08014b67 	.word	0x08014b67

080133ec <_cleanup_r>:
 80133ec:	4901      	ldr	r1, [pc, #4]	; (80133f4 <_cleanup_r+0x8>)
 80133ee:	f000 b8af 	b.w	8013550 <_fwalk_reent>
 80133f2:	bf00      	nop
 80133f4:	0801332d 	.word	0x0801332d

080133f8 <__sfmoreglue>:
 80133f8:	b570      	push	{r4, r5, r6, lr}
 80133fa:	1e4a      	subs	r2, r1, #1
 80133fc:	2568      	movs	r5, #104	; 0x68
 80133fe:	4355      	muls	r5, r2
 8013400:	460e      	mov	r6, r1
 8013402:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013406:	f7fd f8b5 	bl	8010574 <_malloc_r>
 801340a:	4604      	mov	r4, r0
 801340c:	b140      	cbz	r0, 8013420 <__sfmoreglue+0x28>
 801340e:	2100      	movs	r1, #0
 8013410:	e9c0 1600 	strd	r1, r6, [r0]
 8013414:	300c      	adds	r0, #12
 8013416:	60a0      	str	r0, [r4, #8]
 8013418:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801341c:	f7fd f852 	bl	80104c4 <memset>
 8013420:	4620      	mov	r0, r4
 8013422:	bd70      	pop	{r4, r5, r6, pc}

08013424 <__sfp_lock_acquire>:
 8013424:	4801      	ldr	r0, [pc, #4]	; (801342c <__sfp_lock_acquire+0x8>)
 8013426:	f000 bc26 	b.w	8013c76 <__retarget_lock_acquire_recursive>
 801342a:	bf00      	nop
 801342c:	20013d18 	.word	0x20013d18

08013430 <__sfp_lock_release>:
 8013430:	4801      	ldr	r0, [pc, #4]	; (8013438 <__sfp_lock_release+0x8>)
 8013432:	f000 bc21 	b.w	8013c78 <__retarget_lock_release_recursive>
 8013436:	bf00      	nop
 8013438:	20013d18 	.word	0x20013d18

0801343c <__sinit_lock_acquire>:
 801343c:	4801      	ldr	r0, [pc, #4]	; (8013444 <__sinit_lock_acquire+0x8>)
 801343e:	f000 bc1a 	b.w	8013c76 <__retarget_lock_acquire_recursive>
 8013442:	bf00      	nop
 8013444:	20013d13 	.word	0x20013d13

08013448 <__sinit_lock_release>:
 8013448:	4801      	ldr	r0, [pc, #4]	; (8013450 <__sinit_lock_release+0x8>)
 801344a:	f000 bc15 	b.w	8013c78 <__retarget_lock_release_recursive>
 801344e:	bf00      	nop
 8013450:	20013d13 	.word	0x20013d13

08013454 <__sinit>:
 8013454:	b510      	push	{r4, lr}
 8013456:	4604      	mov	r4, r0
 8013458:	f7ff fff0 	bl	801343c <__sinit_lock_acquire>
 801345c:	69a3      	ldr	r3, [r4, #24]
 801345e:	b11b      	cbz	r3, 8013468 <__sinit+0x14>
 8013460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013464:	f7ff bff0 	b.w	8013448 <__sinit_lock_release>
 8013468:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801346c:	6523      	str	r3, [r4, #80]	; 0x50
 801346e:	4b13      	ldr	r3, [pc, #76]	; (80134bc <__sinit+0x68>)
 8013470:	4a13      	ldr	r2, [pc, #76]	; (80134c0 <__sinit+0x6c>)
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	62a2      	str	r2, [r4, #40]	; 0x28
 8013476:	42a3      	cmp	r3, r4
 8013478:	bf04      	itt	eq
 801347a:	2301      	moveq	r3, #1
 801347c:	61a3      	streq	r3, [r4, #24]
 801347e:	4620      	mov	r0, r4
 8013480:	f000 f820 	bl	80134c4 <__sfp>
 8013484:	6060      	str	r0, [r4, #4]
 8013486:	4620      	mov	r0, r4
 8013488:	f000 f81c 	bl	80134c4 <__sfp>
 801348c:	60a0      	str	r0, [r4, #8]
 801348e:	4620      	mov	r0, r4
 8013490:	f000 f818 	bl	80134c4 <__sfp>
 8013494:	2200      	movs	r2, #0
 8013496:	60e0      	str	r0, [r4, #12]
 8013498:	2104      	movs	r1, #4
 801349a:	6860      	ldr	r0, [r4, #4]
 801349c:	f7ff ff82 	bl	80133a4 <std>
 80134a0:	68a0      	ldr	r0, [r4, #8]
 80134a2:	2201      	movs	r2, #1
 80134a4:	2109      	movs	r1, #9
 80134a6:	f7ff ff7d 	bl	80133a4 <std>
 80134aa:	68e0      	ldr	r0, [r4, #12]
 80134ac:	2202      	movs	r2, #2
 80134ae:	2112      	movs	r1, #18
 80134b0:	f7ff ff78 	bl	80133a4 <std>
 80134b4:	2301      	movs	r3, #1
 80134b6:	61a3      	str	r3, [r4, #24]
 80134b8:	e7d2      	b.n	8013460 <__sinit+0xc>
 80134ba:	bf00      	nop
 80134bc:	0805f9c0 	.word	0x0805f9c0
 80134c0:	080133ed 	.word	0x080133ed

080134c4 <__sfp>:
 80134c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134c6:	4607      	mov	r7, r0
 80134c8:	f7ff ffac 	bl	8013424 <__sfp_lock_acquire>
 80134cc:	4b1e      	ldr	r3, [pc, #120]	; (8013548 <__sfp+0x84>)
 80134ce:	681e      	ldr	r6, [r3, #0]
 80134d0:	69b3      	ldr	r3, [r6, #24]
 80134d2:	b913      	cbnz	r3, 80134da <__sfp+0x16>
 80134d4:	4630      	mov	r0, r6
 80134d6:	f7ff ffbd 	bl	8013454 <__sinit>
 80134da:	3648      	adds	r6, #72	; 0x48
 80134dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80134e0:	3b01      	subs	r3, #1
 80134e2:	d503      	bpl.n	80134ec <__sfp+0x28>
 80134e4:	6833      	ldr	r3, [r6, #0]
 80134e6:	b30b      	cbz	r3, 801352c <__sfp+0x68>
 80134e8:	6836      	ldr	r6, [r6, #0]
 80134ea:	e7f7      	b.n	80134dc <__sfp+0x18>
 80134ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80134f0:	b9d5      	cbnz	r5, 8013528 <__sfp+0x64>
 80134f2:	4b16      	ldr	r3, [pc, #88]	; (801354c <__sfp+0x88>)
 80134f4:	60e3      	str	r3, [r4, #12]
 80134f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80134fa:	6665      	str	r5, [r4, #100]	; 0x64
 80134fc:	f000 fbba 	bl	8013c74 <__retarget_lock_init_recursive>
 8013500:	f7ff ff96 	bl	8013430 <__sfp_lock_release>
 8013504:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013508:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801350c:	6025      	str	r5, [r4, #0]
 801350e:	61a5      	str	r5, [r4, #24]
 8013510:	2208      	movs	r2, #8
 8013512:	4629      	mov	r1, r5
 8013514:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013518:	f7fc ffd4 	bl	80104c4 <memset>
 801351c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013520:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013524:	4620      	mov	r0, r4
 8013526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013528:	3468      	adds	r4, #104	; 0x68
 801352a:	e7d9      	b.n	80134e0 <__sfp+0x1c>
 801352c:	2104      	movs	r1, #4
 801352e:	4638      	mov	r0, r7
 8013530:	f7ff ff62 	bl	80133f8 <__sfmoreglue>
 8013534:	4604      	mov	r4, r0
 8013536:	6030      	str	r0, [r6, #0]
 8013538:	2800      	cmp	r0, #0
 801353a:	d1d5      	bne.n	80134e8 <__sfp+0x24>
 801353c:	f7ff ff78 	bl	8013430 <__sfp_lock_release>
 8013540:	230c      	movs	r3, #12
 8013542:	603b      	str	r3, [r7, #0]
 8013544:	e7ee      	b.n	8013524 <__sfp+0x60>
 8013546:	bf00      	nop
 8013548:	0805f9c0 	.word	0x0805f9c0
 801354c:	ffff0001 	.word	0xffff0001

08013550 <_fwalk_reent>:
 8013550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013554:	4606      	mov	r6, r0
 8013556:	4688      	mov	r8, r1
 8013558:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801355c:	2700      	movs	r7, #0
 801355e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013562:	f1b9 0901 	subs.w	r9, r9, #1
 8013566:	d505      	bpl.n	8013574 <_fwalk_reent+0x24>
 8013568:	6824      	ldr	r4, [r4, #0]
 801356a:	2c00      	cmp	r4, #0
 801356c:	d1f7      	bne.n	801355e <_fwalk_reent+0xe>
 801356e:	4638      	mov	r0, r7
 8013570:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013574:	89ab      	ldrh	r3, [r5, #12]
 8013576:	2b01      	cmp	r3, #1
 8013578:	d907      	bls.n	801358a <_fwalk_reent+0x3a>
 801357a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801357e:	3301      	adds	r3, #1
 8013580:	d003      	beq.n	801358a <_fwalk_reent+0x3a>
 8013582:	4629      	mov	r1, r5
 8013584:	4630      	mov	r0, r6
 8013586:	47c0      	blx	r8
 8013588:	4307      	orrs	r7, r0
 801358a:	3568      	adds	r5, #104	; 0x68
 801358c:	e7e9      	b.n	8013562 <_fwalk_reent+0x12>

0801358e <rshift>:
 801358e:	6903      	ldr	r3, [r0, #16]
 8013590:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8013594:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013598:	ea4f 1261 	mov.w	r2, r1, asr #5
 801359c:	f100 0414 	add.w	r4, r0, #20
 80135a0:	dd45      	ble.n	801362e <rshift+0xa0>
 80135a2:	f011 011f 	ands.w	r1, r1, #31
 80135a6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80135aa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80135ae:	d10c      	bne.n	80135ca <rshift+0x3c>
 80135b0:	f100 0710 	add.w	r7, r0, #16
 80135b4:	4629      	mov	r1, r5
 80135b6:	42b1      	cmp	r1, r6
 80135b8:	d334      	bcc.n	8013624 <rshift+0x96>
 80135ba:	1a9b      	subs	r3, r3, r2
 80135bc:	009b      	lsls	r3, r3, #2
 80135be:	1eea      	subs	r2, r5, #3
 80135c0:	4296      	cmp	r6, r2
 80135c2:	bf38      	it	cc
 80135c4:	2300      	movcc	r3, #0
 80135c6:	4423      	add	r3, r4
 80135c8:	e015      	b.n	80135f6 <rshift+0x68>
 80135ca:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80135ce:	f1c1 0820 	rsb	r8, r1, #32
 80135d2:	40cf      	lsrs	r7, r1
 80135d4:	f105 0e04 	add.w	lr, r5, #4
 80135d8:	46a1      	mov	r9, r4
 80135da:	4576      	cmp	r6, lr
 80135dc:	46f4      	mov	ip, lr
 80135de:	d815      	bhi.n	801360c <rshift+0x7e>
 80135e0:	1a9b      	subs	r3, r3, r2
 80135e2:	009a      	lsls	r2, r3, #2
 80135e4:	3a04      	subs	r2, #4
 80135e6:	3501      	adds	r5, #1
 80135e8:	42ae      	cmp	r6, r5
 80135ea:	bf38      	it	cc
 80135ec:	2200      	movcc	r2, #0
 80135ee:	18a3      	adds	r3, r4, r2
 80135f0:	50a7      	str	r7, [r4, r2]
 80135f2:	b107      	cbz	r7, 80135f6 <rshift+0x68>
 80135f4:	3304      	adds	r3, #4
 80135f6:	1b1a      	subs	r2, r3, r4
 80135f8:	42a3      	cmp	r3, r4
 80135fa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80135fe:	bf08      	it	eq
 8013600:	2300      	moveq	r3, #0
 8013602:	6102      	str	r2, [r0, #16]
 8013604:	bf08      	it	eq
 8013606:	6143      	streq	r3, [r0, #20]
 8013608:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801360c:	f8dc c000 	ldr.w	ip, [ip]
 8013610:	fa0c fc08 	lsl.w	ip, ip, r8
 8013614:	ea4c 0707 	orr.w	r7, ip, r7
 8013618:	f849 7b04 	str.w	r7, [r9], #4
 801361c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013620:	40cf      	lsrs	r7, r1
 8013622:	e7da      	b.n	80135da <rshift+0x4c>
 8013624:	f851 cb04 	ldr.w	ip, [r1], #4
 8013628:	f847 cf04 	str.w	ip, [r7, #4]!
 801362c:	e7c3      	b.n	80135b6 <rshift+0x28>
 801362e:	4623      	mov	r3, r4
 8013630:	e7e1      	b.n	80135f6 <rshift+0x68>

08013632 <__hexdig_fun>:
 8013632:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8013636:	2b09      	cmp	r3, #9
 8013638:	d802      	bhi.n	8013640 <__hexdig_fun+0xe>
 801363a:	3820      	subs	r0, #32
 801363c:	b2c0      	uxtb	r0, r0
 801363e:	4770      	bx	lr
 8013640:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8013644:	2b05      	cmp	r3, #5
 8013646:	d801      	bhi.n	801364c <__hexdig_fun+0x1a>
 8013648:	3847      	subs	r0, #71	; 0x47
 801364a:	e7f7      	b.n	801363c <__hexdig_fun+0xa>
 801364c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8013650:	2b05      	cmp	r3, #5
 8013652:	d801      	bhi.n	8013658 <__hexdig_fun+0x26>
 8013654:	3827      	subs	r0, #39	; 0x27
 8013656:	e7f1      	b.n	801363c <__hexdig_fun+0xa>
 8013658:	2000      	movs	r0, #0
 801365a:	4770      	bx	lr

0801365c <__gethex>:
 801365c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013660:	ed2d 8b02 	vpush	{d8}
 8013664:	b089      	sub	sp, #36	; 0x24
 8013666:	ee08 0a10 	vmov	s16, r0
 801366a:	9304      	str	r3, [sp, #16]
 801366c:	4bbc      	ldr	r3, [pc, #752]	; (8013960 <__gethex+0x304>)
 801366e:	681b      	ldr	r3, [r3, #0]
 8013670:	9301      	str	r3, [sp, #4]
 8013672:	4618      	mov	r0, r3
 8013674:	468b      	mov	fp, r1
 8013676:	4690      	mov	r8, r2
 8013678:	f7ec fdb4 	bl	80001e4 <strlen>
 801367c:	9b01      	ldr	r3, [sp, #4]
 801367e:	f8db 2000 	ldr.w	r2, [fp]
 8013682:	4403      	add	r3, r0
 8013684:	4682      	mov	sl, r0
 8013686:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801368a:	9305      	str	r3, [sp, #20]
 801368c:	1c93      	adds	r3, r2, #2
 801368e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8013692:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8013696:	32fe      	adds	r2, #254	; 0xfe
 8013698:	18d1      	adds	r1, r2, r3
 801369a:	461f      	mov	r7, r3
 801369c:	f813 0b01 	ldrb.w	r0, [r3], #1
 80136a0:	9100      	str	r1, [sp, #0]
 80136a2:	2830      	cmp	r0, #48	; 0x30
 80136a4:	d0f8      	beq.n	8013698 <__gethex+0x3c>
 80136a6:	f7ff ffc4 	bl	8013632 <__hexdig_fun>
 80136aa:	4604      	mov	r4, r0
 80136ac:	2800      	cmp	r0, #0
 80136ae:	d13a      	bne.n	8013726 <__gethex+0xca>
 80136b0:	9901      	ldr	r1, [sp, #4]
 80136b2:	4652      	mov	r2, sl
 80136b4:	4638      	mov	r0, r7
 80136b6:	f001 fa5a 	bl	8014b6e <strncmp>
 80136ba:	4605      	mov	r5, r0
 80136bc:	2800      	cmp	r0, #0
 80136be:	d168      	bne.n	8013792 <__gethex+0x136>
 80136c0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80136c4:	eb07 060a 	add.w	r6, r7, sl
 80136c8:	f7ff ffb3 	bl	8013632 <__hexdig_fun>
 80136cc:	2800      	cmp	r0, #0
 80136ce:	d062      	beq.n	8013796 <__gethex+0x13a>
 80136d0:	4633      	mov	r3, r6
 80136d2:	7818      	ldrb	r0, [r3, #0]
 80136d4:	2830      	cmp	r0, #48	; 0x30
 80136d6:	461f      	mov	r7, r3
 80136d8:	f103 0301 	add.w	r3, r3, #1
 80136dc:	d0f9      	beq.n	80136d2 <__gethex+0x76>
 80136de:	f7ff ffa8 	bl	8013632 <__hexdig_fun>
 80136e2:	2301      	movs	r3, #1
 80136e4:	fab0 f480 	clz	r4, r0
 80136e8:	0964      	lsrs	r4, r4, #5
 80136ea:	4635      	mov	r5, r6
 80136ec:	9300      	str	r3, [sp, #0]
 80136ee:	463a      	mov	r2, r7
 80136f0:	4616      	mov	r6, r2
 80136f2:	3201      	adds	r2, #1
 80136f4:	7830      	ldrb	r0, [r6, #0]
 80136f6:	f7ff ff9c 	bl	8013632 <__hexdig_fun>
 80136fa:	2800      	cmp	r0, #0
 80136fc:	d1f8      	bne.n	80136f0 <__gethex+0x94>
 80136fe:	9901      	ldr	r1, [sp, #4]
 8013700:	4652      	mov	r2, sl
 8013702:	4630      	mov	r0, r6
 8013704:	f001 fa33 	bl	8014b6e <strncmp>
 8013708:	b980      	cbnz	r0, 801372c <__gethex+0xd0>
 801370a:	b94d      	cbnz	r5, 8013720 <__gethex+0xc4>
 801370c:	eb06 050a 	add.w	r5, r6, sl
 8013710:	462a      	mov	r2, r5
 8013712:	4616      	mov	r6, r2
 8013714:	3201      	adds	r2, #1
 8013716:	7830      	ldrb	r0, [r6, #0]
 8013718:	f7ff ff8b 	bl	8013632 <__hexdig_fun>
 801371c:	2800      	cmp	r0, #0
 801371e:	d1f8      	bne.n	8013712 <__gethex+0xb6>
 8013720:	1bad      	subs	r5, r5, r6
 8013722:	00ad      	lsls	r5, r5, #2
 8013724:	e004      	b.n	8013730 <__gethex+0xd4>
 8013726:	2400      	movs	r4, #0
 8013728:	4625      	mov	r5, r4
 801372a:	e7e0      	b.n	80136ee <__gethex+0x92>
 801372c:	2d00      	cmp	r5, #0
 801372e:	d1f7      	bne.n	8013720 <__gethex+0xc4>
 8013730:	7833      	ldrb	r3, [r6, #0]
 8013732:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013736:	2b50      	cmp	r3, #80	; 0x50
 8013738:	d13b      	bne.n	80137b2 <__gethex+0x156>
 801373a:	7873      	ldrb	r3, [r6, #1]
 801373c:	2b2b      	cmp	r3, #43	; 0x2b
 801373e:	d02c      	beq.n	801379a <__gethex+0x13e>
 8013740:	2b2d      	cmp	r3, #45	; 0x2d
 8013742:	d02e      	beq.n	80137a2 <__gethex+0x146>
 8013744:	1c71      	adds	r1, r6, #1
 8013746:	f04f 0900 	mov.w	r9, #0
 801374a:	7808      	ldrb	r0, [r1, #0]
 801374c:	f7ff ff71 	bl	8013632 <__hexdig_fun>
 8013750:	1e43      	subs	r3, r0, #1
 8013752:	b2db      	uxtb	r3, r3
 8013754:	2b18      	cmp	r3, #24
 8013756:	d82c      	bhi.n	80137b2 <__gethex+0x156>
 8013758:	f1a0 0210 	sub.w	r2, r0, #16
 801375c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013760:	f7ff ff67 	bl	8013632 <__hexdig_fun>
 8013764:	1e43      	subs	r3, r0, #1
 8013766:	b2db      	uxtb	r3, r3
 8013768:	2b18      	cmp	r3, #24
 801376a:	d91d      	bls.n	80137a8 <__gethex+0x14c>
 801376c:	f1b9 0f00 	cmp.w	r9, #0
 8013770:	d000      	beq.n	8013774 <__gethex+0x118>
 8013772:	4252      	negs	r2, r2
 8013774:	4415      	add	r5, r2
 8013776:	f8cb 1000 	str.w	r1, [fp]
 801377a:	b1e4      	cbz	r4, 80137b6 <__gethex+0x15a>
 801377c:	9b00      	ldr	r3, [sp, #0]
 801377e:	2b00      	cmp	r3, #0
 8013780:	bf14      	ite	ne
 8013782:	2700      	movne	r7, #0
 8013784:	2706      	moveq	r7, #6
 8013786:	4638      	mov	r0, r7
 8013788:	b009      	add	sp, #36	; 0x24
 801378a:	ecbd 8b02 	vpop	{d8}
 801378e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013792:	463e      	mov	r6, r7
 8013794:	4625      	mov	r5, r4
 8013796:	2401      	movs	r4, #1
 8013798:	e7ca      	b.n	8013730 <__gethex+0xd4>
 801379a:	f04f 0900 	mov.w	r9, #0
 801379e:	1cb1      	adds	r1, r6, #2
 80137a0:	e7d3      	b.n	801374a <__gethex+0xee>
 80137a2:	f04f 0901 	mov.w	r9, #1
 80137a6:	e7fa      	b.n	801379e <__gethex+0x142>
 80137a8:	230a      	movs	r3, #10
 80137aa:	fb03 0202 	mla	r2, r3, r2, r0
 80137ae:	3a10      	subs	r2, #16
 80137b0:	e7d4      	b.n	801375c <__gethex+0x100>
 80137b2:	4631      	mov	r1, r6
 80137b4:	e7df      	b.n	8013776 <__gethex+0x11a>
 80137b6:	1bf3      	subs	r3, r6, r7
 80137b8:	3b01      	subs	r3, #1
 80137ba:	4621      	mov	r1, r4
 80137bc:	2b07      	cmp	r3, #7
 80137be:	dc0b      	bgt.n	80137d8 <__gethex+0x17c>
 80137c0:	ee18 0a10 	vmov	r0, s16
 80137c4:	f000 faf6 	bl	8013db4 <_Balloc>
 80137c8:	4604      	mov	r4, r0
 80137ca:	b940      	cbnz	r0, 80137de <__gethex+0x182>
 80137cc:	4b65      	ldr	r3, [pc, #404]	; (8013964 <__gethex+0x308>)
 80137ce:	4602      	mov	r2, r0
 80137d0:	21de      	movs	r1, #222	; 0xde
 80137d2:	4865      	ldr	r0, [pc, #404]	; (8013968 <__gethex+0x30c>)
 80137d4:	f7fc fe06 	bl	80103e4 <__assert_func>
 80137d8:	3101      	adds	r1, #1
 80137da:	105b      	asrs	r3, r3, #1
 80137dc:	e7ee      	b.n	80137bc <__gethex+0x160>
 80137de:	f100 0914 	add.w	r9, r0, #20
 80137e2:	f04f 0b00 	mov.w	fp, #0
 80137e6:	f1ca 0301 	rsb	r3, sl, #1
 80137ea:	f8cd 9008 	str.w	r9, [sp, #8]
 80137ee:	f8cd b000 	str.w	fp, [sp]
 80137f2:	9306      	str	r3, [sp, #24]
 80137f4:	42b7      	cmp	r7, r6
 80137f6:	d340      	bcc.n	801387a <__gethex+0x21e>
 80137f8:	9802      	ldr	r0, [sp, #8]
 80137fa:	9b00      	ldr	r3, [sp, #0]
 80137fc:	f840 3b04 	str.w	r3, [r0], #4
 8013800:	eba0 0009 	sub.w	r0, r0, r9
 8013804:	1080      	asrs	r0, r0, #2
 8013806:	0146      	lsls	r6, r0, #5
 8013808:	6120      	str	r0, [r4, #16]
 801380a:	4618      	mov	r0, r3
 801380c:	f000 fbc8 	bl	8013fa0 <__hi0bits>
 8013810:	1a30      	subs	r0, r6, r0
 8013812:	f8d8 6000 	ldr.w	r6, [r8]
 8013816:	42b0      	cmp	r0, r6
 8013818:	dd63      	ble.n	80138e2 <__gethex+0x286>
 801381a:	1b87      	subs	r7, r0, r6
 801381c:	4639      	mov	r1, r7
 801381e:	4620      	mov	r0, r4
 8013820:	f000 ff62 	bl	80146e8 <__any_on>
 8013824:	4682      	mov	sl, r0
 8013826:	b1a8      	cbz	r0, 8013854 <__gethex+0x1f8>
 8013828:	1e7b      	subs	r3, r7, #1
 801382a:	1159      	asrs	r1, r3, #5
 801382c:	f003 021f 	and.w	r2, r3, #31
 8013830:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8013834:	f04f 0a01 	mov.w	sl, #1
 8013838:	fa0a f202 	lsl.w	r2, sl, r2
 801383c:	420a      	tst	r2, r1
 801383e:	d009      	beq.n	8013854 <__gethex+0x1f8>
 8013840:	4553      	cmp	r3, sl
 8013842:	dd05      	ble.n	8013850 <__gethex+0x1f4>
 8013844:	1eb9      	subs	r1, r7, #2
 8013846:	4620      	mov	r0, r4
 8013848:	f000 ff4e 	bl	80146e8 <__any_on>
 801384c:	2800      	cmp	r0, #0
 801384e:	d145      	bne.n	80138dc <__gethex+0x280>
 8013850:	f04f 0a02 	mov.w	sl, #2
 8013854:	4639      	mov	r1, r7
 8013856:	4620      	mov	r0, r4
 8013858:	f7ff fe99 	bl	801358e <rshift>
 801385c:	443d      	add	r5, r7
 801385e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013862:	42ab      	cmp	r3, r5
 8013864:	da4c      	bge.n	8013900 <__gethex+0x2a4>
 8013866:	ee18 0a10 	vmov	r0, s16
 801386a:	4621      	mov	r1, r4
 801386c:	f000 fae2 	bl	8013e34 <_Bfree>
 8013870:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013872:	2300      	movs	r3, #0
 8013874:	6013      	str	r3, [r2, #0]
 8013876:	27a3      	movs	r7, #163	; 0xa3
 8013878:	e785      	b.n	8013786 <__gethex+0x12a>
 801387a:	1e73      	subs	r3, r6, #1
 801387c:	9a05      	ldr	r2, [sp, #20]
 801387e:	9303      	str	r3, [sp, #12]
 8013880:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013884:	4293      	cmp	r3, r2
 8013886:	d019      	beq.n	80138bc <__gethex+0x260>
 8013888:	f1bb 0f20 	cmp.w	fp, #32
 801388c:	d107      	bne.n	801389e <__gethex+0x242>
 801388e:	9b02      	ldr	r3, [sp, #8]
 8013890:	9a00      	ldr	r2, [sp, #0]
 8013892:	f843 2b04 	str.w	r2, [r3], #4
 8013896:	9302      	str	r3, [sp, #8]
 8013898:	2300      	movs	r3, #0
 801389a:	9300      	str	r3, [sp, #0]
 801389c:	469b      	mov	fp, r3
 801389e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80138a2:	f7ff fec6 	bl	8013632 <__hexdig_fun>
 80138a6:	9b00      	ldr	r3, [sp, #0]
 80138a8:	f000 000f 	and.w	r0, r0, #15
 80138ac:	fa00 f00b 	lsl.w	r0, r0, fp
 80138b0:	4303      	orrs	r3, r0
 80138b2:	9300      	str	r3, [sp, #0]
 80138b4:	f10b 0b04 	add.w	fp, fp, #4
 80138b8:	9b03      	ldr	r3, [sp, #12]
 80138ba:	e00d      	b.n	80138d8 <__gethex+0x27c>
 80138bc:	9b03      	ldr	r3, [sp, #12]
 80138be:	9a06      	ldr	r2, [sp, #24]
 80138c0:	4413      	add	r3, r2
 80138c2:	42bb      	cmp	r3, r7
 80138c4:	d3e0      	bcc.n	8013888 <__gethex+0x22c>
 80138c6:	4618      	mov	r0, r3
 80138c8:	9901      	ldr	r1, [sp, #4]
 80138ca:	9307      	str	r3, [sp, #28]
 80138cc:	4652      	mov	r2, sl
 80138ce:	f001 f94e 	bl	8014b6e <strncmp>
 80138d2:	9b07      	ldr	r3, [sp, #28]
 80138d4:	2800      	cmp	r0, #0
 80138d6:	d1d7      	bne.n	8013888 <__gethex+0x22c>
 80138d8:	461e      	mov	r6, r3
 80138da:	e78b      	b.n	80137f4 <__gethex+0x198>
 80138dc:	f04f 0a03 	mov.w	sl, #3
 80138e0:	e7b8      	b.n	8013854 <__gethex+0x1f8>
 80138e2:	da0a      	bge.n	80138fa <__gethex+0x29e>
 80138e4:	1a37      	subs	r7, r6, r0
 80138e6:	4621      	mov	r1, r4
 80138e8:	ee18 0a10 	vmov	r0, s16
 80138ec:	463a      	mov	r2, r7
 80138ee:	f000 fcbd 	bl	801426c <__lshift>
 80138f2:	1bed      	subs	r5, r5, r7
 80138f4:	4604      	mov	r4, r0
 80138f6:	f100 0914 	add.w	r9, r0, #20
 80138fa:	f04f 0a00 	mov.w	sl, #0
 80138fe:	e7ae      	b.n	801385e <__gethex+0x202>
 8013900:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8013904:	42a8      	cmp	r0, r5
 8013906:	dd72      	ble.n	80139ee <__gethex+0x392>
 8013908:	1b45      	subs	r5, r0, r5
 801390a:	42ae      	cmp	r6, r5
 801390c:	dc36      	bgt.n	801397c <__gethex+0x320>
 801390e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013912:	2b02      	cmp	r3, #2
 8013914:	d02a      	beq.n	801396c <__gethex+0x310>
 8013916:	2b03      	cmp	r3, #3
 8013918:	d02c      	beq.n	8013974 <__gethex+0x318>
 801391a:	2b01      	cmp	r3, #1
 801391c:	d115      	bne.n	801394a <__gethex+0x2ee>
 801391e:	42ae      	cmp	r6, r5
 8013920:	d113      	bne.n	801394a <__gethex+0x2ee>
 8013922:	2e01      	cmp	r6, #1
 8013924:	d10b      	bne.n	801393e <__gethex+0x2e2>
 8013926:	9a04      	ldr	r2, [sp, #16]
 8013928:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801392c:	6013      	str	r3, [r2, #0]
 801392e:	2301      	movs	r3, #1
 8013930:	6123      	str	r3, [r4, #16]
 8013932:	f8c9 3000 	str.w	r3, [r9]
 8013936:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013938:	2762      	movs	r7, #98	; 0x62
 801393a:	601c      	str	r4, [r3, #0]
 801393c:	e723      	b.n	8013786 <__gethex+0x12a>
 801393e:	1e71      	subs	r1, r6, #1
 8013940:	4620      	mov	r0, r4
 8013942:	f000 fed1 	bl	80146e8 <__any_on>
 8013946:	2800      	cmp	r0, #0
 8013948:	d1ed      	bne.n	8013926 <__gethex+0x2ca>
 801394a:	ee18 0a10 	vmov	r0, s16
 801394e:	4621      	mov	r1, r4
 8013950:	f000 fa70 	bl	8013e34 <_Bfree>
 8013954:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013956:	2300      	movs	r3, #0
 8013958:	6013      	str	r3, [r2, #0]
 801395a:	2750      	movs	r7, #80	; 0x50
 801395c:	e713      	b.n	8013786 <__gethex+0x12a>
 801395e:	bf00      	nop
 8013960:	0805fcc4 	.word	0x0805fcc4
 8013964:	0805fbe4 	.word	0x0805fbe4
 8013968:	0805fc58 	.word	0x0805fc58
 801396c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801396e:	2b00      	cmp	r3, #0
 8013970:	d1eb      	bne.n	801394a <__gethex+0x2ee>
 8013972:	e7d8      	b.n	8013926 <__gethex+0x2ca>
 8013974:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013976:	2b00      	cmp	r3, #0
 8013978:	d1d5      	bne.n	8013926 <__gethex+0x2ca>
 801397a:	e7e6      	b.n	801394a <__gethex+0x2ee>
 801397c:	1e6f      	subs	r7, r5, #1
 801397e:	f1ba 0f00 	cmp.w	sl, #0
 8013982:	d131      	bne.n	80139e8 <__gethex+0x38c>
 8013984:	b127      	cbz	r7, 8013990 <__gethex+0x334>
 8013986:	4639      	mov	r1, r7
 8013988:	4620      	mov	r0, r4
 801398a:	f000 fead 	bl	80146e8 <__any_on>
 801398e:	4682      	mov	sl, r0
 8013990:	117b      	asrs	r3, r7, #5
 8013992:	2101      	movs	r1, #1
 8013994:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8013998:	f007 071f 	and.w	r7, r7, #31
 801399c:	fa01 f707 	lsl.w	r7, r1, r7
 80139a0:	421f      	tst	r7, r3
 80139a2:	4629      	mov	r1, r5
 80139a4:	4620      	mov	r0, r4
 80139a6:	bf18      	it	ne
 80139a8:	f04a 0a02 	orrne.w	sl, sl, #2
 80139ac:	1b76      	subs	r6, r6, r5
 80139ae:	f7ff fdee 	bl	801358e <rshift>
 80139b2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80139b6:	2702      	movs	r7, #2
 80139b8:	f1ba 0f00 	cmp.w	sl, #0
 80139bc:	d048      	beq.n	8013a50 <__gethex+0x3f4>
 80139be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80139c2:	2b02      	cmp	r3, #2
 80139c4:	d015      	beq.n	80139f2 <__gethex+0x396>
 80139c6:	2b03      	cmp	r3, #3
 80139c8:	d017      	beq.n	80139fa <__gethex+0x39e>
 80139ca:	2b01      	cmp	r3, #1
 80139cc:	d109      	bne.n	80139e2 <__gethex+0x386>
 80139ce:	f01a 0f02 	tst.w	sl, #2
 80139d2:	d006      	beq.n	80139e2 <__gethex+0x386>
 80139d4:	f8d9 0000 	ldr.w	r0, [r9]
 80139d8:	ea4a 0a00 	orr.w	sl, sl, r0
 80139dc:	f01a 0f01 	tst.w	sl, #1
 80139e0:	d10e      	bne.n	8013a00 <__gethex+0x3a4>
 80139e2:	f047 0710 	orr.w	r7, r7, #16
 80139e6:	e033      	b.n	8013a50 <__gethex+0x3f4>
 80139e8:	f04f 0a01 	mov.w	sl, #1
 80139ec:	e7d0      	b.n	8013990 <__gethex+0x334>
 80139ee:	2701      	movs	r7, #1
 80139f0:	e7e2      	b.n	80139b8 <__gethex+0x35c>
 80139f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80139f4:	f1c3 0301 	rsb	r3, r3, #1
 80139f8:	9315      	str	r3, [sp, #84]	; 0x54
 80139fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d0f0      	beq.n	80139e2 <__gethex+0x386>
 8013a00:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013a04:	f104 0314 	add.w	r3, r4, #20
 8013a08:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013a0c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8013a10:	f04f 0c00 	mov.w	ip, #0
 8013a14:	4618      	mov	r0, r3
 8013a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a1a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8013a1e:	d01c      	beq.n	8013a5a <__gethex+0x3fe>
 8013a20:	3201      	adds	r2, #1
 8013a22:	6002      	str	r2, [r0, #0]
 8013a24:	2f02      	cmp	r7, #2
 8013a26:	f104 0314 	add.w	r3, r4, #20
 8013a2a:	d13f      	bne.n	8013aac <__gethex+0x450>
 8013a2c:	f8d8 2000 	ldr.w	r2, [r8]
 8013a30:	3a01      	subs	r2, #1
 8013a32:	42b2      	cmp	r2, r6
 8013a34:	d10a      	bne.n	8013a4c <__gethex+0x3f0>
 8013a36:	1171      	asrs	r1, r6, #5
 8013a38:	2201      	movs	r2, #1
 8013a3a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013a3e:	f006 061f 	and.w	r6, r6, #31
 8013a42:	fa02 f606 	lsl.w	r6, r2, r6
 8013a46:	421e      	tst	r6, r3
 8013a48:	bf18      	it	ne
 8013a4a:	4617      	movne	r7, r2
 8013a4c:	f047 0720 	orr.w	r7, r7, #32
 8013a50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013a52:	601c      	str	r4, [r3, #0]
 8013a54:	9b04      	ldr	r3, [sp, #16]
 8013a56:	601d      	str	r5, [r3, #0]
 8013a58:	e695      	b.n	8013786 <__gethex+0x12a>
 8013a5a:	4299      	cmp	r1, r3
 8013a5c:	f843 cc04 	str.w	ip, [r3, #-4]
 8013a60:	d8d8      	bhi.n	8013a14 <__gethex+0x3b8>
 8013a62:	68a3      	ldr	r3, [r4, #8]
 8013a64:	459b      	cmp	fp, r3
 8013a66:	db19      	blt.n	8013a9c <__gethex+0x440>
 8013a68:	6861      	ldr	r1, [r4, #4]
 8013a6a:	ee18 0a10 	vmov	r0, s16
 8013a6e:	3101      	adds	r1, #1
 8013a70:	f000 f9a0 	bl	8013db4 <_Balloc>
 8013a74:	4681      	mov	r9, r0
 8013a76:	b918      	cbnz	r0, 8013a80 <__gethex+0x424>
 8013a78:	4b1a      	ldr	r3, [pc, #104]	; (8013ae4 <__gethex+0x488>)
 8013a7a:	4602      	mov	r2, r0
 8013a7c:	2184      	movs	r1, #132	; 0x84
 8013a7e:	e6a8      	b.n	80137d2 <__gethex+0x176>
 8013a80:	6922      	ldr	r2, [r4, #16]
 8013a82:	3202      	adds	r2, #2
 8013a84:	f104 010c 	add.w	r1, r4, #12
 8013a88:	0092      	lsls	r2, r2, #2
 8013a8a:	300c      	adds	r0, #12
 8013a8c:	f7fc fd0c 	bl	80104a8 <memcpy>
 8013a90:	4621      	mov	r1, r4
 8013a92:	ee18 0a10 	vmov	r0, s16
 8013a96:	f000 f9cd 	bl	8013e34 <_Bfree>
 8013a9a:	464c      	mov	r4, r9
 8013a9c:	6923      	ldr	r3, [r4, #16]
 8013a9e:	1c5a      	adds	r2, r3, #1
 8013aa0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013aa4:	6122      	str	r2, [r4, #16]
 8013aa6:	2201      	movs	r2, #1
 8013aa8:	615a      	str	r2, [r3, #20]
 8013aaa:	e7bb      	b.n	8013a24 <__gethex+0x3c8>
 8013aac:	6922      	ldr	r2, [r4, #16]
 8013aae:	455a      	cmp	r2, fp
 8013ab0:	dd0b      	ble.n	8013aca <__gethex+0x46e>
 8013ab2:	2101      	movs	r1, #1
 8013ab4:	4620      	mov	r0, r4
 8013ab6:	f7ff fd6a 	bl	801358e <rshift>
 8013aba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013abe:	3501      	adds	r5, #1
 8013ac0:	42ab      	cmp	r3, r5
 8013ac2:	f6ff aed0 	blt.w	8013866 <__gethex+0x20a>
 8013ac6:	2701      	movs	r7, #1
 8013ac8:	e7c0      	b.n	8013a4c <__gethex+0x3f0>
 8013aca:	f016 061f 	ands.w	r6, r6, #31
 8013ace:	d0fa      	beq.n	8013ac6 <__gethex+0x46a>
 8013ad0:	449a      	add	sl, r3
 8013ad2:	f1c6 0620 	rsb	r6, r6, #32
 8013ad6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8013ada:	f000 fa61 	bl	8013fa0 <__hi0bits>
 8013ade:	42b0      	cmp	r0, r6
 8013ae0:	dbe7      	blt.n	8013ab2 <__gethex+0x456>
 8013ae2:	e7f0      	b.n	8013ac6 <__gethex+0x46a>
 8013ae4:	0805fbe4 	.word	0x0805fbe4

08013ae8 <L_shift>:
 8013ae8:	f1c2 0208 	rsb	r2, r2, #8
 8013aec:	0092      	lsls	r2, r2, #2
 8013aee:	b570      	push	{r4, r5, r6, lr}
 8013af0:	f1c2 0620 	rsb	r6, r2, #32
 8013af4:	6843      	ldr	r3, [r0, #4]
 8013af6:	6804      	ldr	r4, [r0, #0]
 8013af8:	fa03 f506 	lsl.w	r5, r3, r6
 8013afc:	432c      	orrs	r4, r5
 8013afe:	40d3      	lsrs	r3, r2
 8013b00:	6004      	str	r4, [r0, #0]
 8013b02:	f840 3f04 	str.w	r3, [r0, #4]!
 8013b06:	4288      	cmp	r0, r1
 8013b08:	d3f4      	bcc.n	8013af4 <L_shift+0xc>
 8013b0a:	bd70      	pop	{r4, r5, r6, pc}

08013b0c <__match>:
 8013b0c:	b530      	push	{r4, r5, lr}
 8013b0e:	6803      	ldr	r3, [r0, #0]
 8013b10:	3301      	adds	r3, #1
 8013b12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013b16:	b914      	cbnz	r4, 8013b1e <__match+0x12>
 8013b18:	6003      	str	r3, [r0, #0]
 8013b1a:	2001      	movs	r0, #1
 8013b1c:	bd30      	pop	{r4, r5, pc}
 8013b1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b22:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8013b26:	2d19      	cmp	r5, #25
 8013b28:	bf98      	it	ls
 8013b2a:	3220      	addls	r2, #32
 8013b2c:	42a2      	cmp	r2, r4
 8013b2e:	d0f0      	beq.n	8013b12 <__match+0x6>
 8013b30:	2000      	movs	r0, #0
 8013b32:	e7f3      	b.n	8013b1c <__match+0x10>

08013b34 <__hexnan>:
 8013b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b38:	680b      	ldr	r3, [r1, #0]
 8013b3a:	6801      	ldr	r1, [r0, #0]
 8013b3c:	115e      	asrs	r6, r3, #5
 8013b3e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013b42:	f013 031f 	ands.w	r3, r3, #31
 8013b46:	b087      	sub	sp, #28
 8013b48:	bf18      	it	ne
 8013b4a:	3604      	addne	r6, #4
 8013b4c:	2500      	movs	r5, #0
 8013b4e:	1f37      	subs	r7, r6, #4
 8013b50:	4682      	mov	sl, r0
 8013b52:	4690      	mov	r8, r2
 8013b54:	9301      	str	r3, [sp, #4]
 8013b56:	f846 5c04 	str.w	r5, [r6, #-4]
 8013b5a:	46b9      	mov	r9, r7
 8013b5c:	463c      	mov	r4, r7
 8013b5e:	9502      	str	r5, [sp, #8]
 8013b60:	46ab      	mov	fp, r5
 8013b62:	784a      	ldrb	r2, [r1, #1]
 8013b64:	1c4b      	adds	r3, r1, #1
 8013b66:	9303      	str	r3, [sp, #12]
 8013b68:	b342      	cbz	r2, 8013bbc <__hexnan+0x88>
 8013b6a:	4610      	mov	r0, r2
 8013b6c:	9105      	str	r1, [sp, #20]
 8013b6e:	9204      	str	r2, [sp, #16]
 8013b70:	f7ff fd5f 	bl	8013632 <__hexdig_fun>
 8013b74:	2800      	cmp	r0, #0
 8013b76:	d14f      	bne.n	8013c18 <__hexnan+0xe4>
 8013b78:	9a04      	ldr	r2, [sp, #16]
 8013b7a:	9905      	ldr	r1, [sp, #20]
 8013b7c:	2a20      	cmp	r2, #32
 8013b7e:	d818      	bhi.n	8013bb2 <__hexnan+0x7e>
 8013b80:	9b02      	ldr	r3, [sp, #8]
 8013b82:	459b      	cmp	fp, r3
 8013b84:	dd13      	ble.n	8013bae <__hexnan+0x7a>
 8013b86:	454c      	cmp	r4, r9
 8013b88:	d206      	bcs.n	8013b98 <__hexnan+0x64>
 8013b8a:	2d07      	cmp	r5, #7
 8013b8c:	dc04      	bgt.n	8013b98 <__hexnan+0x64>
 8013b8e:	462a      	mov	r2, r5
 8013b90:	4649      	mov	r1, r9
 8013b92:	4620      	mov	r0, r4
 8013b94:	f7ff ffa8 	bl	8013ae8 <L_shift>
 8013b98:	4544      	cmp	r4, r8
 8013b9a:	d950      	bls.n	8013c3e <__hexnan+0x10a>
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	f1a4 0904 	sub.w	r9, r4, #4
 8013ba2:	f844 3c04 	str.w	r3, [r4, #-4]
 8013ba6:	f8cd b008 	str.w	fp, [sp, #8]
 8013baa:	464c      	mov	r4, r9
 8013bac:	461d      	mov	r5, r3
 8013bae:	9903      	ldr	r1, [sp, #12]
 8013bb0:	e7d7      	b.n	8013b62 <__hexnan+0x2e>
 8013bb2:	2a29      	cmp	r2, #41	; 0x29
 8013bb4:	d156      	bne.n	8013c64 <__hexnan+0x130>
 8013bb6:	3102      	adds	r1, #2
 8013bb8:	f8ca 1000 	str.w	r1, [sl]
 8013bbc:	f1bb 0f00 	cmp.w	fp, #0
 8013bc0:	d050      	beq.n	8013c64 <__hexnan+0x130>
 8013bc2:	454c      	cmp	r4, r9
 8013bc4:	d206      	bcs.n	8013bd4 <__hexnan+0xa0>
 8013bc6:	2d07      	cmp	r5, #7
 8013bc8:	dc04      	bgt.n	8013bd4 <__hexnan+0xa0>
 8013bca:	462a      	mov	r2, r5
 8013bcc:	4649      	mov	r1, r9
 8013bce:	4620      	mov	r0, r4
 8013bd0:	f7ff ff8a 	bl	8013ae8 <L_shift>
 8013bd4:	4544      	cmp	r4, r8
 8013bd6:	d934      	bls.n	8013c42 <__hexnan+0x10e>
 8013bd8:	f1a8 0204 	sub.w	r2, r8, #4
 8013bdc:	4623      	mov	r3, r4
 8013bde:	f853 1b04 	ldr.w	r1, [r3], #4
 8013be2:	f842 1f04 	str.w	r1, [r2, #4]!
 8013be6:	429f      	cmp	r7, r3
 8013be8:	d2f9      	bcs.n	8013bde <__hexnan+0xaa>
 8013bea:	1b3b      	subs	r3, r7, r4
 8013bec:	f023 0303 	bic.w	r3, r3, #3
 8013bf0:	3304      	adds	r3, #4
 8013bf2:	3401      	adds	r4, #1
 8013bf4:	3e03      	subs	r6, #3
 8013bf6:	42b4      	cmp	r4, r6
 8013bf8:	bf88      	it	hi
 8013bfa:	2304      	movhi	r3, #4
 8013bfc:	4443      	add	r3, r8
 8013bfe:	2200      	movs	r2, #0
 8013c00:	f843 2b04 	str.w	r2, [r3], #4
 8013c04:	429f      	cmp	r7, r3
 8013c06:	d2fb      	bcs.n	8013c00 <__hexnan+0xcc>
 8013c08:	683b      	ldr	r3, [r7, #0]
 8013c0a:	b91b      	cbnz	r3, 8013c14 <__hexnan+0xe0>
 8013c0c:	4547      	cmp	r7, r8
 8013c0e:	d127      	bne.n	8013c60 <__hexnan+0x12c>
 8013c10:	2301      	movs	r3, #1
 8013c12:	603b      	str	r3, [r7, #0]
 8013c14:	2005      	movs	r0, #5
 8013c16:	e026      	b.n	8013c66 <__hexnan+0x132>
 8013c18:	3501      	adds	r5, #1
 8013c1a:	2d08      	cmp	r5, #8
 8013c1c:	f10b 0b01 	add.w	fp, fp, #1
 8013c20:	dd06      	ble.n	8013c30 <__hexnan+0xfc>
 8013c22:	4544      	cmp	r4, r8
 8013c24:	d9c3      	bls.n	8013bae <__hexnan+0x7a>
 8013c26:	2300      	movs	r3, #0
 8013c28:	f844 3c04 	str.w	r3, [r4, #-4]
 8013c2c:	2501      	movs	r5, #1
 8013c2e:	3c04      	subs	r4, #4
 8013c30:	6822      	ldr	r2, [r4, #0]
 8013c32:	f000 000f 	and.w	r0, r0, #15
 8013c36:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8013c3a:	6022      	str	r2, [r4, #0]
 8013c3c:	e7b7      	b.n	8013bae <__hexnan+0x7a>
 8013c3e:	2508      	movs	r5, #8
 8013c40:	e7b5      	b.n	8013bae <__hexnan+0x7a>
 8013c42:	9b01      	ldr	r3, [sp, #4]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d0df      	beq.n	8013c08 <__hexnan+0xd4>
 8013c48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013c4c:	f1c3 0320 	rsb	r3, r3, #32
 8013c50:	fa22 f303 	lsr.w	r3, r2, r3
 8013c54:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013c58:	401a      	ands	r2, r3
 8013c5a:	f846 2c04 	str.w	r2, [r6, #-4]
 8013c5e:	e7d3      	b.n	8013c08 <__hexnan+0xd4>
 8013c60:	3f04      	subs	r7, #4
 8013c62:	e7d1      	b.n	8013c08 <__hexnan+0xd4>
 8013c64:	2004      	movs	r0, #4
 8013c66:	b007      	add	sp, #28
 8013c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013c6c <_localeconv_r>:
 8013c6c:	4800      	ldr	r0, [pc, #0]	; (8013c70 <_localeconv_r+0x4>)
 8013c6e:	4770      	bx	lr
 8013c70:	20001038 	.word	0x20001038

08013c74 <__retarget_lock_init_recursive>:
 8013c74:	4770      	bx	lr

08013c76 <__retarget_lock_acquire_recursive>:
 8013c76:	4770      	bx	lr

08013c78 <__retarget_lock_release_recursive>:
 8013c78:	4770      	bx	lr

08013c7a <__swhatbuf_r>:
 8013c7a:	b570      	push	{r4, r5, r6, lr}
 8013c7c:	460e      	mov	r6, r1
 8013c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c82:	2900      	cmp	r1, #0
 8013c84:	b096      	sub	sp, #88	; 0x58
 8013c86:	4614      	mov	r4, r2
 8013c88:	461d      	mov	r5, r3
 8013c8a:	da07      	bge.n	8013c9c <__swhatbuf_r+0x22>
 8013c8c:	2300      	movs	r3, #0
 8013c8e:	602b      	str	r3, [r5, #0]
 8013c90:	89b3      	ldrh	r3, [r6, #12]
 8013c92:	061a      	lsls	r2, r3, #24
 8013c94:	d410      	bmi.n	8013cb8 <__swhatbuf_r+0x3e>
 8013c96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013c9a:	e00e      	b.n	8013cba <__swhatbuf_r+0x40>
 8013c9c:	466a      	mov	r2, sp
 8013c9e:	f000 ffa7 	bl	8014bf0 <_fstat_r>
 8013ca2:	2800      	cmp	r0, #0
 8013ca4:	dbf2      	blt.n	8013c8c <__swhatbuf_r+0x12>
 8013ca6:	9a01      	ldr	r2, [sp, #4]
 8013ca8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013cac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013cb0:	425a      	negs	r2, r3
 8013cb2:	415a      	adcs	r2, r3
 8013cb4:	602a      	str	r2, [r5, #0]
 8013cb6:	e7ee      	b.n	8013c96 <__swhatbuf_r+0x1c>
 8013cb8:	2340      	movs	r3, #64	; 0x40
 8013cba:	2000      	movs	r0, #0
 8013cbc:	6023      	str	r3, [r4, #0]
 8013cbe:	b016      	add	sp, #88	; 0x58
 8013cc0:	bd70      	pop	{r4, r5, r6, pc}
	...

08013cc4 <__smakebuf_r>:
 8013cc4:	898b      	ldrh	r3, [r1, #12]
 8013cc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013cc8:	079d      	lsls	r5, r3, #30
 8013cca:	4606      	mov	r6, r0
 8013ccc:	460c      	mov	r4, r1
 8013cce:	d507      	bpl.n	8013ce0 <__smakebuf_r+0x1c>
 8013cd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013cd4:	6023      	str	r3, [r4, #0]
 8013cd6:	6123      	str	r3, [r4, #16]
 8013cd8:	2301      	movs	r3, #1
 8013cda:	6163      	str	r3, [r4, #20]
 8013cdc:	b002      	add	sp, #8
 8013cde:	bd70      	pop	{r4, r5, r6, pc}
 8013ce0:	ab01      	add	r3, sp, #4
 8013ce2:	466a      	mov	r2, sp
 8013ce4:	f7ff ffc9 	bl	8013c7a <__swhatbuf_r>
 8013ce8:	9900      	ldr	r1, [sp, #0]
 8013cea:	4605      	mov	r5, r0
 8013cec:	4630      	mov	r0, r6
 8013cee:	f7fc fc41 	bl	8010574 <_malloc_r>
 8013cf2:	b948      	cbnz	r0, 8013d08 <__smakebuf_r+0x44>
 8013cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013cf8:	059a      	lsls	r2, r3, #22
 8013cfa:	d4ef      	bmi.n	8013cdc <__smakebuf_r+0x18>
 8013cfc:	f023 0303 	bic.w	r3, r3, #3
 8013d00:	f043 0302 	orr.w	r3, r3, #2
 8013d04:	81a3      	strh	r3, [r4, #12]
 8013d06:	e7e3      	b.n	8013cd0 <__smakebuf_r+0xc>
 8013d08:	4b0d      	ldr	r3, [pc, #52]	; (8013d40 <__smakebuf_r+0x7c>)
 8013d0a:	62b3      	str	r3, [r6, #40]	; 0x28
 8013d0c:	89a3      	ldrh	r3, [r4, #12]
 8013d0e:	6020      	str	r0, [r4, #0]
 8013d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d14:	81a3      	strh	r3, [r4, #12]
 8013d16:	9b00      	ldr	r3, [sp, #0]
 8013d18:	6163      	str	r3, [r4, #20]
 8013d1a:	9b01      	ldr	r3, [sp, #4]
 8013d1c:	6120      	str	r0, [r4, #16]
 8013d1e:	b15b      	cbz	r3, 8013d38 <__smakebuf_r+0x74>
 8013d20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013d24:	4630      	mov	r0, r6
 8013d26:	f000 ff75 	bl	8014c14 <_isatty_r>
 8013d2a:	b128      	cbz	r0, 8013d38 <__smakebuf_r+0x74>
 8013d2c:	89a3      	ldrh	r3, [r4, #12]
 8013d2e:	f023 0303 	bic.w	r3, r3, #3
 8013d32:	f043 0301 	orr.w	r3, r3, #1
 8013d36:	81a3      	strh	r3, [r4, #12]
 8013d38:	89a0      	ldrh	r0, [r4, #12]
 8013d3a:	4305      	orrs	r5, r0
 8013d3c:	81a5      	strh	r5, [r4, #12]
 8013d3e:	e7cd      	b.n	8013cdc <__smakebuf_r+0x18>
 8013d40:	080133ed 	.word	0x080133ed

08013d44 <__ascii_mbtowc>:
 8013d44:	b082      	sub	sp, #8
 8013d46:	b901      	cbnz	r1, 8013d4a <__ascii_mbtowc+0x6>
 8013d48:	a901      	add	r1, sp, #4
 8013d4a:	b142      	cbz	r2, 8013d5e <__ascii_mbtowc+0x1a>
 8013d4c:	b14b      	cbz	r3, 8013d62 <__ascii_mbtowc+0x1e>
 8013d4e:	7813      	ldrb	r3, [r2, #0]
 8013d50:	600b      	str	r3, [r1, #0]
 8013d52:	7812      	ldrb	r2, [r2, #0]
 8013d54:	1e10      	subs	r0, r2, #0
 8013d56:	bf18      	it	ne
 8013d58:	2001      	movne	r0, #1
 8013d5a:	b002      	add	sp, #8
 8013d5c:	4770      	bx	lr
 8013d5e:	4610      	mov	r0, r2
 8013d60:	e7fb      	b.n	8013d5a <__ascii_mbtowc+0x16>
 8013d62:	f06f 0001 	mvn.w	r0, #1
 8013d66:	e7f8      	b.n	8013d5a <__ascii_mbtowc+0x16>

08013d68 <memmove>:
 8013d68:	4288      	cmp	r0, r1
 8013d6a:	b510      	push	{r4, lr}
 8013d6c:	eb01 0402 	add.w	r4, r1, r2
 8013d70:	d902      	bls.n	8013d78 <memmove+0x10>
 8013d72:	4284      	cmp	r4, r0
 8013d74:	4623      	mov	r3, r4
 8013d76:	d807      	bhi.n	8013d88 <memmove+0x20>
 8013d78:	1e43      	subs	r3, r0, #1
 8013d7a:	42a1      	cmp	r1, r4
 8013d7c:	d008      	beq.n	8013d90 <memmove+0x28>
 8013d7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013d82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013d86:	e7f8      	b.n	8013d7a <memmove+0x12>
 8013d88:	4402      	add	r2, r0
 8013d8a:	4601      	mov	r1, r0
 8013d8c:	428a      	cmp	r2, r1
 8013d8e:	d100      	bne.n	8013d92 <memmove+0x2a>
 8013d90:	bd10      	pop	{r4, pc}
 8013d92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013d96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013d9a:	e7f7      	b.n	8013d8c <memmove+0x24>

08013d9c <__malloc_lock>:
 8013d9c:	4801      	ldr	r0, [pc, #4]	; (8013da4 <__malloc_lock+0x8>)
 8013d9e:	f7ff bf6a 	b.w	8013c76 <__retarget_lock_acquire_recursive>
 8013da2:	bf00      	nop
 8013da4:	20013d14 	.word	0x20013d14

08013da8 <__malloc_unlock>:
 8013da8:	4801      	ldr	r0, [pc, #4]	; (8013db0 <__malloc_unlock+0x8>)
 8013daa:	f7ff bf65 	b.w	8013c78 <__retarget_lock_release_recursive>
 8013dae:	bf00      	nop
 8013db0:	20013d14 	.word	0x20013d14

08013db4 <_Balloc>:
 8013db4:	b570      	push	{r4, r5, r6, lr}
 8013db6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013db8:	4604      	mov	r4, r0
 8013dba:	460d      	mov	r5, r1
 8013dbc:	b976      	cbnz	r6, 8013ddc <_Balloc+0x28>
 8013dbe:	2010      	movs	r0, #16
 8013dc0:	f7fc fb6a 	bl	8010498 <malloc>
 8013dc4:	4602      	mov	r2, r0
 8013dc6:	6260      	str	r0, [r4, #36]	; 0x24
 8013dc8:	b920      	cbnz	r0, 8013dd4 <_Balloc+0x20>
 8013dca:	4b18      	ldr	r3, [pc, #96]	; (8013e2c <_Balloc+0x78>)
 8013dcc:	4818      	ldr	r0, [pc, #96]	; (8013e30 <_Balloc+0x7c>)
 8013dce:	2166      	movs	r1, #102	; 0x66
 8013dd0:	f7fc fb08 	bl	80103e4 <__assert_func>
 8013dd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013dd8:	6006      	str	r6, [r0, #0]
 8013dda:	60c6      	str	r6, [r0, #12]
 8013ddc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013dde:	68f3      	ldr	r3, [r6, #12]
 8013de0:	b183      	cbz	r3, 8013e04 <_Balloc+0x50>
 8013de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013de4:	68db      	ldr	r3, [r3, #12]
 8013de6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013dea:	b9b8      	cbnz	r0, 8013e1c <_Balloc+0x68>
 8013dec:	2101      	movs	r1, #1
 8013dee:	fa01 f605 	lsl.w	r6, r1, r5
 8013df2:	1d72      	adds	r2, r6, #5
 8013df4:	0092      	lsls	r2, r2, #2
 8013df6:	4620      	mov	r0, r4
 8013df8:	f000 fc97 	bl	801472a <_calloc_r>
 8013dfc:	b160      	cbz	r0, 8013e18 <_Balloc+0x64>
 8013dfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013e02:	e00e      	b.n	8013e22 <_Balloc+0x6e>
 8013e04:	2221      	movs	r2, #33	; 0x21
 8013e06:	2104      	movs	r1, #4
 8013e08:	4620      	mov	r0, r4
 8013e0a:	f000 fc8e 	bl	801472a <_calloc_r>
 8013e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e10:	60f0      	str	r0, [r6, #12]
 8013e12:	68db      	ldr	r3, [r3, #12]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d1e4      	bne.n	8013de2 <_Balloc+0x2e>
 8013e18:	2000      	movs	r0, #0
 8013e1a:	bd70      	pop	{r4, r5, r6, pc}
 8013e1c:	6802      	ldr	r2, [r0, #0]
 8013e1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013e22:	2300      	movs	r3, #0
 8013e24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013e28:	e7f7      	b.n	8013e1a <_Balloc+0x66>
 8013e2a:	bf00      	nop
 8013e2c:	0805fb6e 	.word	0x0805fb6e
 8013e30:	0805fcd8 	.word	0x0805fcd8

08013e34 <_Bfree>:
 8013e34:	b570      	push	{r4, r5, r6, lr}
 8013e36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013e38:	4605      	mov	r5, r0
 8013e3a:	460c      	mov	r4, r1
 8013e3c:	b976      	cbnz	r6, 8013e5c <_Bfree+0x28>
 8013e3e:	2010      	movs	r0, #16
 8013e40:	f7fc fb2a 	bl	8010498 <malloc>
 8013e44:	4602      	mov	r2, r0
 8013e46:	6268      	str	r0, [r5, #36]	; 0x24
 8013e48:	b920      	cbnz	r0, 8013e54 <_Bfree+0x20>
 8013e4a:	4b09      	ldr	r3, [pc, #36]	; (8013e70 <_Bfree+0x3c>)
 8013e4c:	4809      	ldr	r0, [pc, #36]	; (8013e74 <_Bfree+0x40>)
 8013e4e:	218a      	movs	r1, #138	; 0x8a
 8013e50:	f7fc fac8 	bl	80103e4 <__assert_func>
 8013e54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013e58:	6006      	str	r6, [r0, #0]
 8013e5a:	60c6      	str	r6, [r0, #12]
 8013e5c:	b13c      	cbz	r4, 8013e6e <_Bfree+0x3a>
 8013e5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013e60:	6862      	ldr	r2, [r4, #4]
 8013e62:	68db      	ldr	r3, [r3, #12]
 8013e64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013e68:	6021      	str	r1, [r4, #0]
 8013e6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013e6e:	bd70      	pop	{r4, r5, r6, pc}
 8013e70:	0805fb6e 	.word	0x0805fb6e
 8013e74:	0805fcd8 	.word	0x0805fcd8

08013e78 <__multadd>:
 8013e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e7c:	690e      	ldr	r6, [r1, #16]
 8013e7e:	4607      	mov	r7, r0
 8013e80:	4698      	mov	r8, r3
 8013e82:	460c      	mov	r4, r1
 8013e84:	f101 0014 	add.w	r0, r1, #20
 8013e88:	2300      	movs	r3, #0
 8013e8a:	6805      	ldr	r5, [r0, #0]
 8013e8c:	b2a9      	uxth	r1, r5
 8013e8e:	fb02 8101 	mla	r1, r2, r1, r8
 8013e92:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8013e96:	0c2d      	lsrs	r5, r5, #16
 8013e98:	fb02 c505 	mla	r5, r2, r5, ip
 8013e9c:	b289      	uxth	r1, r1
 8013e9e:	3301      	adds	r3, #1
 8013ea0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8013ea4:	429e      	cmp	r6, r3
 8013ea6:	f840 1b04 	str.w	r1, [r0], #4
 8013eaa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8013eae:	dcec      	bgt.n	8013e8a <__multadd+0x12>
 8013eb0:	f1b8 0f00 	cmp.w	r8, #0
 8013eb4:	d022      	beq.n	8013efc <__multadd+0x84>
 8013eb6:	68a3      	ldr	r3, [r4, #8]
 8013eb8:	42b3      	cmp	r3, r6
 8013eba:	dc19      	bgt.n	8013ef0 <__multadd+0x78>
 8013ebc:	6861      	ldr	r1, [r4, #4]
 8013ebe:	4638      	mov	r0, r7
 8013ec0:	3101      	adds	r1, #1
 8013ec2:	f7ff ff77 	bl	8013db4 <_Balloc>
 8013ec6:	4605      	mov	r5, r0
 8013ec8:	b928      	cbnz	r0, 8013ed6 <__multadd+0x5e>
 8013eca:	4602      	mov	r2, r0
 8013ecc:	4b0d      	ldr	r3, [pc, #52]	; (8013f04 <__multadd+0x8c>)
 8013ece:	480e      	ldr	r0, [pc, #56]	; (8013f08 <__multadd+0x90>)
 8013ed0:	21b5      	movs	r1, #181	; 0xb5
 8013ed2:	f7fc fa87 	bl	80103e4 <__assert_func>
 8013ed6:	6922      	ldr	r2, [r4, #16]
 8013ed8:	3202      	adds	r2, #2
 8013eda:	f104 010c 	add.w	r1, r4, #12
 8013ede:	0092      	lsls	r2, r2, #2
 8013ee0:	300c      	adds	r0, #12
 8013ee2:	f7fc fae1 	bl	80104a8 <memcpy>
 8013ee6:	4621      	mov	r1, r4
 8013ee8:	4638      	mov	r0, r7
 8013eea:	f7ff ffa3 	bl	8013e34 <_Bfree>
 8013eee:	462c      	mov	r4, r5
 8013ef0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8013ef4:	3601      	adds	r6, #1
 8013ef6:	f8c3 8014 	str.w	r8, [r3, #20]
 8013efa:	6126      	str	r6, [r4, #16]
 8013efc:	4620      	mov	r0, r4
 8013efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f02:	bf00      	nop
 8013f04:	0805fbe4 	.word	0x0805fbe4
 8013f08:	0805fcd8 	.word	0x0805fcd8

08013f0c <__s2b>:
 8013f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f10:	460c      	mov	r4, r1
 8013f12:	4615      	mov	r5, r2
 8013f14:	461f      	mov	r7, r3
 8013f16:	2209      	movs	r2, #9
 8013f18:	3308      	adds	r3, #8
 8013f1a:	4606      	mov	r6, r0
 8013f1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8013f20:	2100      	movs	r1, #0
 8013f22:	2201      	movs	r2, #1
 8013f24:	429a      	cmp	r2, r3
 8013f26:	db09      	blt.n	8013f3c <__s2b+0x30>
 8013f28:	4630      	mov	r0, r6
 8013f2a:	f7ff ff43 	bl	8013db4 <_Balloc>
 8013f2e:	b940      	cbnz	r0, 8013f42 <__s2b+0x36>
 8013f30:	4602      	mov	r2, r0
 8013f32:	4b19      	ldr	r3, [pc, #100]	; (8013f98 <__s2b+0x8c>)
 8013f34:	4819      	ldr	r0, [pc, #100]	; (8013f9c <__s2b+0x90>)
 8013f36:	21ce      	movs	r1, #206	; 0xce
 8013f38:	f7fc fa54 	bl	80103e4 <__assert_func>
 8013f3c:	0052      	lsls	r2, r2, #1
 8013f3e:	3101      	adds	r1, #1
 8013f40:	e7f0      	b.n	8013f24 <__s2b+0x18>
 8013f42:	9b08      	ldr	r3, [sp, #32]
 8013f44:	6143      	str	r3, [r0, #20]
 8013f46:	2d09      	cmp	r5, #9
 8013f48:	f04f 0301 	mov.w	r3, #1
 8013f4c:	6103      	str	r3, [r0, #16]
 8013f4e:	dd16      	ble.n	8013f7e <__s2b+0x72>
 8013f50:	f104 0909 	add.w	r9, r4, #9
 8013f54:	46c8      	mov	r8, r9
 8013f56:	442c      	add	r4, r5
 8013f58:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013f5c:	4601      	mov	r1, r0
 8013f5e:	3b30      	subs	r3, #48	; 0x30
 8013f60:	220a      	movs	r2, #10
 8013f62:	4630      	mov	r0, r6
 8013f64:	f7ff ff88 	bl	8013e78 <__multadd>
 8013f68:	45a0      	cmp	r8, r4
 8013f6a:	d1f5      	bne.n	8013f58 <__s2b+0x4c>
 8013f6c:	f1a5 0408 	sub.w	r4, r5, #8
 8013f70:	444c      	add	r4, r9
 8013f72:	1b2d      	subs	r5, r5, r4
 8013f74:	1963      	adds	r3, r4, r5
 8013f76:	42bb      	cmp	r3, r7
 8013f78:	db04      	blt.n	8013f84 <__s2b+0x78>
 8013f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f7e:	340a      	adds	r4, #10
 8013f80:	2509      	movs	r5, #9
 8013f82:	e7f6      	b.n	8013f72 <__s2b+0x66>
 8013f84:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013f88:	4601      	mov	r1, r0
 8013f8a:	3b30      	subs	r3, #48	; 0x30
 8013f8c:	220a      	movs	r2, #10
 8013f8e:	4630      	mov	r0, r6
 8013f90:	f7ff ff72 	bl	8013e78 <__multadd>
 8013f94:	e7ee      	b.n	8013f74 <__s2b+0x68>
 8013f96:	bf00      	nop
 8013f98:	0805fbe4 	.word	0x0805fbe4
 8013f9c:	0805fcd8 	.word	0x0805fcd8

08013fa0 <__hi0bits>:
 8013fa0:	0c03      	lsrs	r3, r0, #16
 8013fa2:	041b      	lsls	r3, r3, #16
 8013fa4:	b9d3      	cbnz	r3, 8013fdc <__hi0bits+0x3c>
 8013fa6:	0400      	lsls	r0, r0, #16
 8013fa8:	2310      	movs	r3, #16
 8013faa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013fae:	bf04      	itt	eq
 8013fb0:	0200      	lsleq	r0, r0, #8
 8013fb2:	3308      	addeq	r3, #8
 8013fb4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013fb8:	bf04      	itt	eq
 8013fba:	0100      	lsleq	r0, r0, #4
 8013fbc:	3304      	addeq	r3, #4
 8013fbe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013fc2:	bf04      	itt	eq
 8013fc4:	0080      	lsleq	r0, r0, #2
 8013fc6:	3302      	addeq	r3, #2
 8013fc8:	2800      	cmp	r0, #0
 8013fca:	db05      	blt.n	8013fd8 <__hi0bits+0x38>
 8013fcc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013fd0:	f103 0301 	add.w	r3, r3, #1
 8013fd4:	bf08      	it	eq
 8013fd6:	2320      	moveq	r3, #32
 8013fd8:	4618      	mov	r0, r3
 8013fda:	4770      	bx	lr
 8013fdc:	2300      	movs	r3, #0
 8013fde:	e7e4      	b.n	8013faa <__hi0bits+0xa>

08013fe0 <__lo0bits>:
 8013fe0:	6803      	ldr	r3, [r0, #0]
 8013fe2:	f013 0207 	ands.w	r2, r3, #7
 8013fe6:	4601      	mov	r1, r0
 8013fe8:	d00b      	beq.n	8014002 <__lo0bits+0x22>
 8013fea:	07da      	lsls	r2, r3, #31
 8013fec:	d424      	bmi.n	8014038 <__lo0bits+0x58>
 8013fee:	0798      	lsls	r0, r3, #30
 8013ff0:	bf49      	itett	mi
 8013ff2:	085b      	lsrmi	r3, r3, #1
 8013ff4:	089b      	lsrpl	r3, r3, #2
 8013ff6:	2001      	movmi	r0, #1
 8013ff8:	600b      	strmi	r3, [r1, #0]
 8013ffa:	bf5c      	itt	pl
 8013ffc:	600b      	strpl	r3, [r1, #0]
 8013ffe:	2002      	movpl	r0, #2
 8014000:	4770      	bx	lr
 8014002:	b298      	uxth	r0, r3
 8014004:	b9b0      	cbnz	r0, 8014034 <__lo0bits+0x54>
 8014006:	0c1b      	lsrs	r3, r3, #16
 8014008:	2010      	movs	r0, #16
 801400a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801400e:	bf04      	itt	eq
 8014010:	0a1b      	lsreq	r3, r3, #8
 8014012:	3008      	addeq	r0, #8
 8014014:	071a      	lsls	r2, r3, #28
 8014016:	bf04      	itt	eq
 8014018:	091b      	lsreq	r3, r3, #4
 801401a:	3004      	addeq	r0, #4
 801401c:	079a      	lsls	r2, r3, #30
 801401e:	bf04      	itt	eq
 8014020:	089b      	lsreq	r3, r3, #2
 8014022:	3002      	addeq	r0, #2
 8014024:	07da      	lsls	r2, r3, #31
 8014026:	d403      	bmi.n	8014030 <__lo0bits+0x50>
 8014028:	085b      	lsrs	r3, r3, #1
 801402a:	f100 0001 	add.w	r0, r0, #1
 801402e:	d005      	beq.n	801403c <__lo0bits+0x5c>
 8014030:	600b      	str	r3, [r1, #0]
 8014032:	4770      	bx	lr
 8014034:	4610      	mov	r0, r2
 8014036:	e7e8      	b.n	801400a <__lo0bits+0x2a>
 8014038:	2000      	movs	r0, #0
 801403a:	4770      	bx	lr
 801403c:	2020      	movs	r0, #32
 801403e:	4770      	bx	lr

08014040 <__i2b>:
 8014040:	b510      	push	{r4, lr}
 8014042:	460c      	mov	r4, r1
 8014044:	2101      	movs	r1, #1
 8014046:	f7ff feb5 	bl	8013db4 <_Balloc>
 801404a:	4602      	mov	r2, r0
 801404c:	b928      	cbnz	r0, 801405a <__i2b+0x1a>
 801404e:	4b05      	ldr	r3, [pc, #20]	; (8014064 <__i2b+0x24>)
 8014050:	4805      	ldr	r0, [pc, #20]	; (8014068 <__i2b+0x28>)
 8014052:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8014056:	f7fc f9c5 	bl	80103e4 <__assert_func>
 801405a:	2301      	movs	r3, #1
 801405c:	6144      	str	r4, [r0, #20]
 801405e:	6103      	str	r3, [r0, #16]
 8014060:	bd10      	pop	{r4, pc}
 8014062:	bf00      	nop
 8014064:	0805fbe4 	.word	0x0805fbe4
 8014068:	0805fcd8 	.word	0x0805fcd8

0801406c <__multiply>:
 801406c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014070:	4614      	mov	r4, r2
 8014072:	690a      	ldr	r2, [r1, #16]
 8014074:	6923      	ldr	r3, [r4, #16]
 8014076:	429a      	cmp	r2, r3
 8014078:	bfb8      	it	lt
 801407a:	460b      	movlt	r3, r1
 801407c:	460d      	mov	r5, r1
 801407e:	bfbc      	itt	lt
 8014080:	4625      	movlt	r5, r4
 8014082:	461c      	movlt	r4, r3
 8014084:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8014088:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801408c:	68ab      	ldr	r3, [r5, #8]
 801408e:	6869      	ldr	r1, [r5, #4]
 8014090:	eb0a 0709 	add.w	r7, sl, r9
 8014094:	42bb      	cmp	r3, r7
 8014096:	b085      	sub	sp, #20
 8014098:	bfb8      	it	lt
 801409a:	3101      	addlt	r1, #1
 801409c:	f7ff fe8a 	bl	8013db4 <_Balloc>
 80140a0:	b930      	cbnz	r0, 80140b0 <__multiply+0x44>
 80140a2:	4602      	mov	r2, r0
 80140a4:	4b42      	ldr	r3, [pc, #264]	; (80141b0 <__multiply+0x144>)
 80140a6:	4843      	ldr	r0, [pc, #268]	; (80141b4 <__multiply+0x148>)
 80140a8:	f240 115d 	movw	r1, #349	; 0x15d
 80140ac:	f7fc f99a 	bl	80103e4 <__assert_func>
 80140b0:	f100 0614 	add.w	r6, r0, #20
 80140b4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80140b8:	4633      	mov	r3, r6
 80140ba:	2200      	movs	r2, #0
 80140bc:	4543      	cmp	r3, r8
 80140be:	d31e      	bcc.n	80140fe <__multiply+0x92>
 80140c0:	f105 0c14 	add.w	ip, r5, #20
 80140c4:	f104 0314 	add.w	r3, r4, #20
 80140c8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80140cc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80140d0:	9202      	str	r2, [sp, #8]
 80140d2:	ebac 0205 	sub.w	r2, ip, r5
 80140d6:	3a15      	subs	r2, #21
 80140d8:	f022 0203 	bic.w	r2, r2, #3
 80140dc:	3204      	adds	r2, #4
 80140de:	f105 0115 	add.w	r1, r5, #21
 80140e2:	458c      	cmp	ip, r1
 80140e4:	bf38      	it	cc
 80140e6:	2204      	movcc	r2, #4
 80140e8:	9201      	str	r2, [sp, #4]
 80140ea:	9a02      	ldr	r2, [sp, #8]
 80140ec:	9303      	str	r3, [sp, #12]
 80140ee:	429a      	cmp	r2, r3
 80140f0:	d808      	bhi.n	8014104 <__multiply+0x98>
 80140f2:	2f00      	cmp	r7, #0
 80140f4:	dc55      	bgt.n	80141a2 <__multiply+0x136>
 80140f6:	6107      	str	r7, [r0, #16]
 80140f8:	b005      	add	sp, #20
 80140fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140fe:	f843 2b04 	str.w	r2, [r3], #4
 8014102:	e7db      	b.n	80140bc <__multiply+0x50>
 8014104:	f8b3 a000 	ldrh.w	sl, [r3]
 8014108:	f1ba 0f00 	cmp.w	sl, #0
 801410c:	d020      	beq.n	8014150 <__multiply+0xe4>
 801410e:	f105 0e14 	add.w	lr, r5, #20
 8014112:	46b1      	mov	r9, r6
 8014114:	2200      	movs	r2, #0
 8014116:	f85e 4b04 	ldr.w	r4, [lr], #4
 801411a:	f8d9 b000 	ldr.w	fp, [r9]
 801411e:	b2a1      	uxth	r1, r4
 8014120:	fa1f fb8b 	uxth.w	fp, fp
 8014124:	fb0a b101 	mla	r1, sl, r1, fp
 8014128:	4411      	add	r1, r2
 801412a:	f8d9 2000 	ldr.w	r2, [r9]
 801412e:	0c24      	lsrs	r4, r4, #16
 8014130:	0c12      	lsrs	r2, r2, #16
 8014132:	fb0a 2404 	mla	r4, sl, r4, r2
 8014136:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801413a:	b289      	uxth	r1, r1
 801413c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8014140:	45f4      	cmp	ip, lr
 8014142:	f849 1b04 	str.w	r1, [r9], #4
 8014146:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801414a:	d8e4      	bhi.n	8014116 <__multiply+0xaa>
 801414c:	9901      	ldr	r1, [sp, #4]
 801414e:	5072      	str	r2, [r6, r1]
 8014150:	9a03      	ldr	r2, [sp, #12]
 8014152:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8014156:	3304      	adds	r3, #4
 8014158:	f1b9 0f00 	cmp.w	r9, #0
 801415c:	d01f      	beq.n	801419e <__multiply+0x132>
 801415e:	6834      	ldr	r4, [r6, #0]
 8014160:	f105 0114 	add.w	r1, r5, #20
 8014164:	46b6      	mov	lr, r6
 8014166:	f04f 0a00 	mov.w	sl, #0
 801416a:	880a      	ldrh	r2, [r1, #0]
 801416c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8014170:	fb09 b202 	mla	r2, r9, r2, fp
 8014174:	4492      	add	sl, r2
 8014176:	b2a4      	uxth	r4, r4
 8014178:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801417c:	f84e 4b04 	str.w	r4, [lr], #4
 8014180:	f851 4b04 	ldr.w	r4, [r1], #4
 8014184:	f8be 2000 	ldrh.w	r2, [lr]
 8014188:	0c24      	lsrs	r4, r4, #16
 801418a:	fb09 2404 	mla	r4, r9, r4, r2
 801418e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8014192:	458c      	cmp	ip, r1
 8014194:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8014198:	d8e7      	bhi.n	801416a <__multiply+0xfe>
 801419a:	9a01      	ldr	r2, [sp, #4]
 801419c:	50b4      	str	r4, [r6, r2]
 801419e:	3604      	adds	r6, #4
 80141a0:	e7a3      	b.n	80140ea <__multiply+0x7e>
 80141a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d1a5      	bne.n	80140f6 <__multiply+0x8a>
 80141aa:	3f01      	subs	r7, #1
 80141ac:	e7a1      	b.n	80140f2 <__multiply+0x86>
 80141ae:	bf00      	nop
 80141b0:	0805fbe4 	.word	0x0805fbe4
 80141b4:	0805fcd8 	.word	0x0805fcd8

080141b8 <__pow5mult>:
 80141b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141bc:	4615      	mov	r5, r2
 80141be:	f012 0203 	ands.w	r2, r2, #3
 80141c2:	4606      	mov	r6, r0
 80141c4:	460f      	mov	r7, r1
 80141c6:	d007      	beq.n	80141d8 <__pow5mult+0x20>
 80141c8:	4c25      	ldr	r4, [pc, #148]	; (8014260 <__pow5mult+0xa8>)
 80141ca:	3a01      	subs	r2, #1
 80141cc:	2300      	movs	r3, #0
 80141ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80141d2:	f7ff fe51 	bl	8013e78 <__multadd>
 80141d6:	4607      	mov	r7, r0
 80141d8:	10ad      	asrs	r5, r5, #2
 80141da:	d03d      	beq.n	8014258 <__pow5mult+0xa0>
 80141dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80141de:	b97c      	cbnz	r4, 8014200 <__pow5mult+0x48>
 80141e0:	2010      	movs	r0, #16
 80141e2:	f7fc f959 	bl	8010498 <malloc>
 80141e6:	4602      	mov	r2, r0
 80141e8:	6270      	str	r0, [r6, #36]	; 0x24
 80141ea:	b928      	cbnz	r0, 80141f8 <__pow5mult+0x40>
 80141ec:	4b1d      	ldr	r3, [pc, #116]	; (8014264 <__pow5mult+0xac>)
 80141ee:	481e      	ldr	r0, [pc, #120]	; (8014268 <__pow5mult+0xb0>)
 80141f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80141f4:	f7fc f8f6 	bl	80103e4 <__assert_func>
 80141f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80141fc:	6004      	str	r4, [r0, #0]
 80141fe:	60c4      	str	r4, [r0, #12]
 8014200:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014204:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014208:	b94c      	cbnz	r4, 801421e <__pow5mult+0x66>
 801420a:	f240 2171 	movw	r1, #625	; 0x271
 801420e:	4630      	mov	r0, r6
 8014210:	f7ff ff16 	bl	8014040 <__i2b>
 8014214:	2300      	movs	r3, #0
 8014216:	f8c8 0008 	str.w	r0, [r8, #8]
 801421a:	4604      	mov	r4, r0
 801421c:	6003      	str	r3, [r0, #0]
 801421e:	f04f 0900 	mov.w	r9, #0
 8014222:	07eb      	lsls	r3, r5, #31
 8014224:	d50a      	bpl.n	801423c <__pow5mult+0x84>
 8014226:	4639      	mov	r1, r7
 8014228:	4622      	mov	r2, r4
 801422a:	4630      	mov	r0, r6
 801422c:	f7ff ff1e 	bl	801406c <__multiply>
 8014230:	4639      	mov	r1, r7
 8014232:	4680      	mov	r8, r0
 8014234:	4630      	mov	r0, r6
 8014236:	f7ff fdfd 	bl	8013e34 <_Bfree>
 801423a:	4647      	mov	r7, r8
 801423c:	106d      	asrs	r5, r5, #1
 801423e:	d00b      	beq.n	8014258 <__pow5mult+0xa0>
 8014240:	6820      	ldr	r0, [r4, #0]
 8014242:	b938      	cbnz	r0, 8014254 <__pow5mult+0x9c>
 8014244:	4622      	mov	r2, r4
 8014246:	4621      	mov	r1, r4
 8014248:	4630      	mov	r0, r6
 801424a:	f7ff ff0f 	bl	801406c <__multiply>
 801424e:	6020      	str	r0, [r4, #0]
 8014250:	f8c0 9000 	str.w	r9, [r0]
 8014254:	4604      	mov	r4, r0
 8014256:	e7e4      	b.n	8014222 <__pow5mult+0x6a>
 8014258:	4638      	mov	r0, r7
 801425a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801425e:	bf00      	nop
 8014260:	0805fe28 	.word	0x0805fe28
 8014264:	0805fb6e 	.word	0x0805fb6e
 8014268:	0805fcd8 	.word	0x0805fcd8

0801426c <__lshift>:
 801426c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014270:	460c      	mov	r4, r1
 8014272:	6849      	ldr	r1, [r1, #4]
 8014274:	6923      	ldr	r3, [r4, #16]
 8014276:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801427a:	68a3      	ldr	r3, [r4, #8]
 801427c:	4607      	mov	r7, r0
 801427e:	4691      	mov	r9, r2
 8014280:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014284:	f108 0601 	add.w	r6, r8, #1
 8014288:	42b3      	cmp	r3, r6
 801428a:	db0b      	blt.n	80142a4 <__lshift+0x38>
 801428c:	4638      	mov	r0, r7
 801428e:	f7ff fd91 	bl	8013db4 <_Balloc>
 8014292:	4605      	mov	r5, r0
 8014294:	b948      	cbnz	r0, 80142aa <__lshift+0x3e>
 8014296:	4602      	mov	r2, r0
 8014298:	4b28      	ldr	r3, [pc, #160]	; (801433c <__lshift+0xd0>)
 801429a:	4829      	ldr	r0, [pc, #164]	; (8014340 <__lshift+0xd4>)
 801429c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80142a0:	f7fc f8a0 	bl	80103e4 <__assert_func>
 80142a4:	3101      	adds	r1, #1
 80142a6:	005b      	lsls	r3, r3, #1
 80142a8:	e7ee      	b.n	8014288 <__lshift+0x1c>
 80142aa:	2300      	movs	r3, #0
 80142ac:	f100 0114 	add.w	r1, r0, #20
 80142b0:	f100 0210 	add.w	r2, r0, #16
 80142b4:	4618      	mov	r0, r3
 80142b6:	4553      	cmp	r3, sl
 80142b8:	db33      	blt.n	8014322 <__lshift+0xb6>
 80142ba:	6920      	ldr	r0, [r4, #16]
 80142bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80142c0:	f104 0314 	add.w	r3, r4, #20
 80142c4:	f019 091f 	ands.w	r9, r9, #31
 80142c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80142cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80142d0:	d02b      	beq.n	801432a <__lshift+0xbe>
 80142d2:	f1c9 0e20 	rsb	lr, r9, #32
 80142d6:	468a      	mov	sl, r1
 80142d8:	2200      	movs	r2, #0
 80142da:	6818      	ldr	r0, [r3, #0]
 80142dc:	fa00 f009 	lsl.w	r0, r0, r9
 80142e0:	4302      	orrs	r2, r0
 80142e2:	f84a 2b04 	str.w	r2, [sl], #4
 80142e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80142ea:	459c      	cmp	ip, r3
 80142ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80142f0:	d8f3      	bhi.n	80142da <__lshift+0x6e>
 80142f2:	ebac 0304 	sub.w	r3, ip, r4
 80142f6:	3b15      	subs	r3, #21
 80142f8:	f023 0303 	bic.w	r3, r3, #3
 80142fc:	3304      	adds	r3, #4
 80142fe:	f104 0015 	add.w	r0, r4, #21
 8014302:	4584      	cmp	ip, r0
 8014304:	bf38      	it	cc
 8014306:	2304      	movcc	r3, #4
 8014308:	50ca      	str	r2, [r1, r3]
 801430a:	b10a      	cbz	r2, 8014310 <__lshift+0xa4>
 801430c:	f108 0602 	add.w	r6, r8, #2
 8014310:	3e01      	subs	r6, #1
 8014312:	4638      	mov	r0, r7
 8014314:	612e      	str	r6, [r5, #16]
 8014316:	4621      	mov	r1, r4
 8014318:	f7ff fd8c 	bl	8013e34 <_Bfree>
 801431c:	4628      	mov	r0, r5
 801431e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014322:	f842 0f04 	str.w	r0, [r2, #4]!
 8014326:	3301      	adds	r3, #1
 8014328:	e7c5      	b.n	80142b6 <__lshift+0x4a>
 801432a:	3904      	subs	r1, #4
 801432c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014330:	f841 2f04 	str.w	r2, [r1, #4]!
 8014334:	459c      	cmp	ip, r3
 8014336:	d8f9      	bhi.n	801432c <__lshift+0xc0>
 8014338:	e7ea      	b.n	8014310 <__lshift+0xa4>
 801433a:	bf00      	nop
 801433c:	0805fbe4 	.word	0x0805fbe4
 8014340:	0805fcd8 	.word	0x0805fcd8

08014344 <__mcmp>:
 8014344:	b530      	push	{r4, r5, lr}
 8014346:	6902      	ldr	r2, [r0, #16]
 8014348:	690c      	ldr	r4, [r1, #16]
 801434a:	1b12      	subs	r2, r2, r4
 801434c:	d10e      	bne.n	801436c <__mcmp+0x28>
 801434e:	f100 0314 	add.w	r3, r0, #20
 8014352:	3114      	adds	r1, #20
 8014354:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014358:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801435c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8014360:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8014364:	42a5      	cmp	r5, r4
 8014366:	d003      	beq.n	8014370 <__mcmp+0x2c>
 8014368:	d305      	bcc.n	8014376 <__mcmp+0x32>
 801436a:	2201      	movs	r2, #1
 801436c:	4610      	mov	r0, r2
 801436e:	bd30      	pop	{r4, r5, pc}
 8014370:	4283      	cmp	r3, r0
 8014372:	d3f3      	bcc.n	801435c <__mcmp+0x18>
 8014374:	e7fa      	b.n	801436c <__mcmp+0x28>
 8014376:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801437a:	e7f7      	b.n	801436c <__mcmp+0x28>

0801437c <__mdiff>:
 801437c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014380:	460c      	mov	r4, r1
 8014382:	4606      	mov	r6, r0
 8014384:	4611      	mov	r1, r2
 8014386:	4620      	mov	r0, r4
 8014388:	4617      	mov	r7, r2
 801438a:	f7ff ffdb 	bl	8014344 <__mcmp>
 801438e:	1e05      	subs	r5, r0, #0
 8014390:	d110      	bne.n	80143b4 <__mdiff+0x38>
 8014392:	4629      	mov	r1, r5
 8014394:	4630      	mov	r0, r6
 8014396:	f7ff fd0d 	bl	8013db4 <_Balloc>
 801439a:	b930      	cbnz	r0, 80143aa <__mdiff+0x2e>
 801439c:	4b39      	ldr	r3, [pc, #228]	; (8014484 <__mdiff+0x108>)
 801439e:	4602      	mov	r2, r0
 80143a0:	f240 2132 	movw	r1, #562	; 0x232
 80143a4:	4838      	ldr	r0, [pc, #224]	; (8014488 <__mdiff+0x10c>)
 80143a6:	f7fc f81d 	bl	80103e4 <__assert_func>
 80143aa:	2301      	movs	r3, #1
 80143ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80143b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143b4:	bfa4      	itt	ge
 80143b6:	463b      	movge	r3, r7
 80143b8:	4627      	movge	r7, r4
 80143ba:	4630      	mov	r0, r6
 80143bc:	6879      	ldr	r1, [r7, #4]
 80143be:	bfa6      	itte	ge
 80143c0:	461c      	movge	r4, r3
 80143c2:	2500      	movge	r5, #0
 80143c4:	2501      	movlt	r5, #1
 80143c6:	f7ff fcf5 	bl	8013db4 <_Balloc>
 80143ca:	b920      	cbnz	r0, 80143d6 <__mdiff+0x5a>
 80143cc:	4b2d      	ldr	r3, [pc, #180]	; (8014484 <__mdiff+0x108>)
 80143ce:	4602      	mov	r2, r0
 80143d0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80143d4:	e7e6      	b.n	80143a4 <__mdiff+0x28>
 80143d6:	693e      	ldr	r6, [r7, #16]
 80143d8:	60c5      	str	r5, [r0, #12]
 80143da:	6925      	ldr	r5, [r4, #16]
 80143dc:	f107 0114 	add.w	r1, r7, #20
 80143e0:	f104 0914 	add.w	r9, r4, #20
 80143e4:	f100 0e14 	add.w	lr, r0, #20
 80143e8:	f107 0210 	add.w	r2, r7, #16
 80143ec:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80143f0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80143f4:	46f2      	mov	sl, lr
 80143f6:	2700      	movs	r7, #0
 80143f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80143fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014400:	fa1f f883 	uxth.w	r8, r3
 8014404:	fa17 f78b 	uxtah	r7, r7, fp
 8014408:	0c1b      	lsrs	r3, r3, #16
 801440a:	eba7 0808 	sub.w	r8, r7, r8
 801440e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014412:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8014416:	fa1f f888 	uxth.w	r8, r8
 801441a:	141f      	asrs	r7, r3, #16
 801441c:	454d      	cmp	r5, r9
 801441e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014422:	f84a 3b04 	str.w	r3, [sl], #4
 8014426:	d8e7      	bhi.n	80143f8 <__mdiff+0x7c>
 8014428:	1b2b      	subs	r3, r5, r4
 801442a:	3b15      	subs	r3, #21
 801442c:	f023 0303 	bic.w	r3, r3, #3
 8014430:	3304      	adds	r3, #4
 8014432:	3415      	adds	r4, #21
 8014434:	42a5      	cmp	r5, r4
 8014436:	bf38      	it	cc
 8014438:	2304      	movcc	r3, #4
 801443a:	4419      	add	r1, r3
 801443c:	4473      	add	r3, lr
 801443e:	469e      	mov	lr, r3
 8014440:	460d      	mov	r5, r1
 8014442:	4565      	cmp	r5, ip
 8014444:	d30e      	bcc.n	8014464 <__mdiff+0xe8>
 8014446:	f10c 0203 	add.w	r2, ip, #3
 801444a:	1a52      	subs	r2, r2, r1
 801444c:	f022 0203 	bic.w	r2, r2, #3
 8014450:	3903      	subs	r1, #3
 8014452:	458c      	cmp	ip, r1
 8014454:	bf38      	it	cc
 8014456:	2200      	movcc	r2, #0
 8014458:	441a      	add	r2, r3
 801445a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801445e:	b17b      	cbz	r3, 8014480 <__mdiff+0x104>
 8014460:	6106      	str	r6, [r0, #16]
 8014462:	e7a5      	b.n	80143b0 <__mdiff+0x34>
 8014464:	f855 8b04 	ldr.w	r8, [r5], #4
 8014468:	fa17 f488 	uxtah	r4, r7, r8
 801446c:	1422      	asrs	r2, r4, #16
 801446e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8014472:	b2a4      	uxth	r4, r4
 8014474:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8014478:	f84e 4b04 	str.w	r4, [lr], #4
 801447c:	1417      	asrs	r7, r2, #16
 801447e:	e7e0      	b.n	8014442 <__mdiff+0xc6>
 8014480:	3e01      	subs	r6, #1
 8014482:	e7ea      	b.n	801445a <__mdiff+0xde>
 8014484:	0805fbe4 	.word	0x0805fbe4
 8014488:	0805fcd8 	.word	0x0805fcd8

0801448c <__ulp>:
 801448c:	b082      	sub	sp, #8
 801448e:	ed8d 0b00 	vstr	d0, [sp]
 8014492:	9b01      	ldr	r3, [sp, #4]
 8014494:	4912      	ldr	r1, [pc, #72]	; (80144e0 <__ulp+0x54>)
 8014496:	4019      	ands	r1, r3
 8014498:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801449c:	2900      	cmp	r1, #0
 801449e:	dd05      	ble.n	80144ac <__ulp+0x20>
 80144a0:	2200      	movs	r2, #0
 80144a2:	460b      	mov	r3, r1
 80144a4:	ec43 2b10 	vmov	d0, r2, r3
 80144a8:	b002      	add	sp, #8
 80144aa:	4770      	bx	lr
 80144ac:	4249      	negs	r1, r1
 80144ae:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80144b2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80144b6:	f04f 0200 	mov.w	r2, #0
 80144ba:	f04f 0300 	mov.w	r3, #0
 80144be:	da04      	bge.n	80144ca <__ulp+0x3e>
 80144c0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80144c4:	fa41 f300 	asr.w	r3, r1, r0
 80144c8:	e7ec      	b.n	80144a4 <__ulp+0x18>
 80144ca:	f1a0 0114 	sub.w	r1, r0, #20
 80144ce:	291e      	cmp	r1, #30
 80144d0:	bfda      	itte	le
 80144d2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80144d6:	fa20 f101 	lsrle.w	r1, r0, r1
 80144da:	2101      	movgt	r1, #1
 80144dc:	460a      	mov	r2, r1
 80144de:	e7e1      	b.n	80144a4 <__ulp+0x18>
 80144e0:	7ff00000 	.word	0x7ff00000

080144e4 <__b2d>:
 80144e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144e6:	6905      	ldr	r5, [r0, #16]
 80144e8:	f100 0714 	add.w	r7, r0, #20
 80144ec:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80144f0:	1f2e      	subs	r6, r5, #4
 80144f2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80144f6:	4620      	mov	r0, r4
 80144f8:	f7ff fd52 	bl	8013fa0 <__hi0bits>
 80144fc:	f1c0 0320 	rsb	r3, r0, #32
 8014500:	280a      	cmp	r0, #10
 8014502:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8014580 <__b2d+0x9c>
 8014506:	600b      	str	r3, [r1, #0]
 8014508:	dc14      	bgt.n	8014534 <__b2d+0x50>
 801450a:	f1c0 0e0b 	rsb	lr, r0, #11
 801450e:	fa24 f10e 	lsr.w	r1, r4, lr
 8014512:	42b7      	cmp	r7, r6
 8014514:	ea41 030c 	orr.w	r3, r1, ip
 8014518:	bf34      	ite	cc
 801451a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801451e:	2100      	movcs	r1, #0
 8014520:	3015      	adds	r0, #21
 8014522:	fa04 f000 	lsl.w	r0, r4, r0
 8014526:	fa21 f10e 	lsr.w	r1, r1, lr
 801452a:	ea40 0201 	orr.w	r2, r0, r1
 801452e:	ec43 2b10 	vmov	d0, r2, r3
 8014532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014534:	42b7      	cmp	r7, r6
 8014536:	bf3a      	itte	cc
 8014538:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801453c:	f1a5 0608 	subcc.w	r6, r5, #8
 8014540:	2100      	movcs	r1, #0
 8014542:	380b      	subs	r0, #11
 8014544:	d017      	beq.n	8014576 <__b2d+0x92>
 8014546:	f1c0 0c20 	rsb	ip, r0, #32
 801454a:	fa04 f500 	lsl.w	r5, r4, r0
 801454e:	42be      	cmp	r6, r7
 8014550:	fa21 f40c 	lsr.w	r4, r1, ip
 8014554:	ea45 0504 	orr.w	r5, r5, r4
 8014558:	bf8c      	ite	hi
 801455a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801455e:	2400      	movls	r4, #0
 8014560:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8014564:	fa01 f000 	lsl.w	r0, r1, r0
 8014568:	fa24 f40c 	lsr.w	r4, r4, ip
 801456c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014570:	ea40 0204 	orr.w	r2, r0, r4
 8014574:	e7db      	b.n	801452e <__b2d+0x4a>
 8014576:	ea44 030c 	orr.w	r3, r4, ip
 801457a:	460a      	mov	r2, r1
 801457c:	e7d7      	b.n	801452e <__b2d+0x4a>
 801457e:	bf00      	nop
 8014580:	3ff00000 	.word	0x3ff00000

08014584 <__d2b>:
 8014584:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014588:	4689      	mov	r9, r1
 801458a:	2101      	movs	r1, #1
 801458c:	ec57 6b10 	vmov	r6, r7, d0
 8014590:	4690      	mov	r8, r2
 8014592:	f7ff fc0f 	bl	8013db4 <_Balloc>
 8014596:	4604      	mov	r4, r0
 8014598:	b930      	cbnz	r0, 80145a8 <__d2b+0x24>
 801459a:	4602      	mov	r2, r0
 801459c:	4b25      	ldr	r3, [pc, #148]	; (8014634 <__d2b+0xb0>)
 801459e:	4826      	ldr	r0, [pc, #152]	; (8014638 <__d2b+0xb4>)
 80145a0:	f240 310a 	movw	r1, #778	; 0x30a
 80145a4:	f7fb ff1e 	bl	80103e4 <__assert_func>
 80145a8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80145ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80145b0:	bb35      	cbnz	r5, 8014600 <__d2b+0x7c>
 80145b2:	2e00      	cmp	r6, #0
 80145b4:	9301      	str	r3, [sp, #4]
 80145b6:	d028      	beq.n	801460a <__d2b+0x86>
 80145b8:	4668      	mov	r0, sp
 80145ba:	9600      	str	r6, [sp, #0]
 80145bc:	f7ff fd10 	bl	8013fe0 <__lo0bits>
 80145c0:	9900      	ldr	r1, [sp, #0]
 80145c2:	b300      	cbz	r0, 8014606 <__d2b+0x82>
 80145c4:	9a01      	ldr	r2, [sp, #4]
 80145c6:	f1c0 0320 	rsb	r3, r0, #32
 80145ca:	fa02 f303 	lsl.w	r3, r2, r3
 80145ce:	430b      	orrs	r3, r1
 80145d0:	40c2      	lsrs	r2, r0
 80145d2:	6163      	str	r3, [r4, #20]
 80145d4:	9201      	str	r2, [sp, #4]
 80145d6:	9b01      	ldr	r3, [sp, #4]
 80145d8:	61a3      	str	r3, [r4, #24]
 80145da:	2b00      	cmp	r3, #0
 80145dc:	bf14      	ite	ne
 80145de:	2202      	movne	r2, #2
 80145e0:	2201      	moveq	r2, #1
 80145e2:	6122      	str	r2, [r4, #16]
 80145e4:	b1d5      	cbz	r5, 801461c <__d2b+0x98>
 80145e6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80145ea:	4405      	add	r5, r0
 80145ec:	f8c9 5000 	str.w	r5, [r9]
 80145f0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80145f4:	f8c8 0000 	str.w	r0, [r8]
 80145f8:	4620      	mov	r0, r4
 80145fa:	b003      	add	sp, #12
 80145fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014600:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014604:	e7d5      	b.n	80145b2 <__d2b+0x2e>
 8014606:	6161      	str	r1, [r4, #20]
 8014608:	e7e5      	b.n	80145d6 <__d2b+0x52>
 801460a:	a801      	add	r0, sp, #4
 801460c:	f7ff fce8 	bl	8013fe0 <__lo0bits>
 8014610:	9b01      	ldr	r3, [sp, #4]
 8014612:	6163      	str	r3, [r4, #20]
 8014614:	2201      	movs	r2, #1
 8014616:	6122      	str	r2, [r4, #16]
 8014618:	3020      	adds	r0, #32
 801461a:	e7e3      	b.n	80145e4 <__d2b+0x60>
 801461c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014620:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014624:	f8c9 0000 	str.w	r0, [r9]
 8014628:	6918      	ldr	r0, [r3, #16]
 801462a:	f7ff fcb9 	bl	8013fa0 <__hi0bits>
 801462e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014632:	e7df      	b.n	80145f4 <__d2b+0x70>
 8014634:	0805fbe4 	.word	0x0805fbe4
 8014638:	0805fcd8 	.word	0x0805fcd8

0801463c <__ratio>:
 801463c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014640:	4688      	mov	r8, r1
 8014642:	4669      	mov	r1, sp
 8014644:	4681      	mov	r9, r0
 8014646:	f7ff ff4d 	bl	80144e4 <__b2d>
 801464a:	a901      	add	r1, sp, #4
 801464c:	4640      	mov	r0, r8
 801464e:	ec55 4b10 	vmov	r4, r5, d0
 8014652:	f7ff ff47 	bl	80144e4 <__b2d>
 8014656:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801465a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801465e:	eba3 0c02 	sub.w	ip, r3, r2
 8014662:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014666:	1a9b      	subs	r3, r3, r2
 8014668:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801466c:	ec51 0b10 	vmov	r0, r1, d0
 8014670:	2b00      	cmp	r3, #0
 8014672:	bfd6      	itet	le
 8014674:	460a      	movle	r2, r1
 8014676:	462a      	movgt	r2, r5
 8014678:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801467c:	468b      	mov	fp, r1
 801467e:	462f      	mov	r7, r5
 8014680:	bfd4      	ite	le
 8014682:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8014686:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801468a:	4620      	mov	r0, r4
 801468c:	ee10 2a10 	vmov	r2, s0
 8014690:	465b      	mov	r3, fp
 8014692:	4639      	mov	r1, r7
 8014694:	f7ec f8ea 	bl	800086c <__aeabi_ddiv>
 8014698:	ec41 0b10 	vmov	d0, r0, r1
 801469c:	b003      	add	sp, #12
 801469e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080146a2 <__copybits>:
 80146a2:	3901      	subs	r1, #1
 80146a4:	b570      	push	{r4, r5, r6, lr}
 80146a6:	1149      	asrs	r1, r1, #5
 80146a8:	6914      	ldr	r4, [r2, #16]
 80146aa:	3101      	adds	r1, #1
 80146ac:	f102 0314 	add.w	r3, r2, #20
 80146b0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80146b4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80146b8:	1f05      	subs	r5, r0, #4
 80146ba:	42a3      	cmp	r3, r4
 80146bc:	d30c      	bcc.n	80146d8 <__copybits+0x36>
 80146be:	1aa3      	subs	r3, r4, r2
 80146c0:	3b11      	subs	r3, #17
 80146c2:	f023 0303 	bic.w	r3, r3, #3
 80146c6:	3211      	adds	r2, #17
 80146c8:	42a2      	cmp	r2, r4
 80146ca:	bf88      	it	hi
 80146cc:	2300      	movhi	r3, #0
 80146ce:	4418      	add	r0, r3
 80146d0:	2300      	movs	r3, #0
 80146d2:	4288      	cmp	r0, r1
 80146d4:	d305      	bcc.n	80146e2 <__copybits+0x40>
 80146d6:	bd70      	pop	{r4, r5, r6, pc}
 80146d8:	f853 6b04 	ldr.w	r6, [r3], #4
 80146dc:	f845 6f04 	str.w	r6, [r5, #4]!
 80146e0:	e7eb      	b.n	80146ba <__copybits+0x18>
 80146e2:	f840 3b04 	str.w	r3, [r0], #4
 80146e6:	e7f4      	b.n	80146d2 <__copybits+0x30>

080146e8 <__any_on>:
 80146e8:	f100 0214 	add.w	r2, r0, #20
 80146ec:	6900      	ldr	r0, [r0, #16]
 80146ee:	114b      	asrs	r3, r1, #5
 80146f0:	4298      	cmp	r0, r3
 80146f2:	b510      	push	{r4, lr}
 80146f4:	db11      	blt.n	801471a <__any_on+0x32>
 80146f6:	dd0a      	ble.n	801470e <__any_on+0x26>
 80146f8:	f011 011f 	ands.w	r1, r1, #31
 80146fc:	d007      	beq.n	801470e <__any_on+0x26>
 80146fe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014702:	fa24 f001 	lsr.w	r0, r4, r1
 8014706:	fa00 f101 	lsl.w	r1, r0, r1
 801470a:	428c      	cmp	r4, r1
 801470c:	d10b      	bne.n	8014726 <__any_on+0x3e>
 801470e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014712:	4293      	cmp	r3, r2
 8014714:	d803      	bhi.n	801471e <__any_on+0x36>
 8014716:	2000      	movs	r0, #0
 8014718:	bd10      	pop	{r4, pc}
 801471a:	4603      	mov	r3, r0
 801471c:	e7f7      	b.n	801470e <__any_on+0x26>
 801471e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014722:	2900      	cmp	r1, #0
 8014724:	d0f5      	beq.n	8014712 <__any_on+0x2a>
 8014726:	2001      	movs	r0, #1
 8014728:	e7f6      	b.n	8014718 <__any_on+0x30>

0801472a <_calloc_r>:
 801472a:	b513      	push	{r0, r1, r4, lr}
 801472c:	434a      	muls	r2, r1
 801472e:	4611      	mov	r1, r2
 8014730:	9201      	str	r2, [sp, #4]
 8014732:	f7fb ff1f 	bl	8010574 <_malloc_r>
 8014736:	4604      	mov	r4, r0
 8014738:	b118      	cbz	r0, 8014742 <_calloc_r+0x18>
 801473a:	9a01      	ldr	r2, [sp, #4]
 801473c:	2100      	movs	r1, #0
 801473e:	f7fb fec1 	bl	80104c4 <memset>
 8014742:	4620      	mov	r0, r4
 8014744:	b002      	add	sp, #8
 8014746:	bd10      	pop	{r4, pc}

08014748 <_realloc_r>:
 8014748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801474a:	4607      	mov	r7, r0
 801474c:	4614      	mov	r4, r2
 801474e:	460e      	mov	r6, r1
 8014750:	b921      	cbnz	r1, 801475c <_realloc_r+0x14>
 8014752:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014756:	4611      	mov	r1, r2
 8014758:	f7fb bf0c 	b.w	8010574 <_malloc_r>
 801475c:	b922      	cbnz	r2, 8014768 <_realloc_r+0x20>
 801475e:	f7fb feb9 	bl	80104d4 <_free_r>
 8014762:	4625      	mov	r5, r4
 8014764:	4628      	mov	r0, r5
 8014766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014768:	f000 fa76 	bl	8014c58 <_malloc_usable_size_r>
 801476c:	42a0      	cmp	r0, r4
 801476e:	d20f      	bcs.n	8014790 <_realloc_r+0x48>
 8014770:	4621      	mov	r1, r4
 8014772:	4638      	mov	r0, r7
 8014774:	f7fb fefe 	bl	8010574 <_malloc_r>
 8014778:	4605      	mov	r5, r0
 801477a:	2800      	cmp	r0, #0
 801477c:	d0f2      	beq.n	8014764 <_realloc_r+0x1c>
 801477e:	4631      	mov	r1, r6
 8014780:	4622      	mov	r2, r4
 8014782:	f7fb fe91 	bl	80104a8 <memcpy>
 8014786:	4631      	mov	r1, r6
 8014788:	4638      	mov	r0, r7
 801478a:	f7fb fea3 	bl	80104d4 <_free_r>
 801478e:	e7e9      	b.n	8014764 <_realloc_r+0x1c>
 8014790:	4635      	mov	r5, r6
 8014792:	e7e7      	b.n	8014764 <_realloc_r+0x1c>

08014794 <__ssputs_r>:
 8014794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014798:	688e      	ldr	r6, [r1, #8]
 801479a:	429e      	cmp	r6, r3
 801479c:	4682      	mov	sl, r0
 801479e:	460c      	mov	r4, r1
 80147a0:	4690      	mov	r8, r2
 80147a2:	461f      	mov	r7, r3
 80147a4:	d838      	bhi.n	8014818 <__ssputs_r+0x84>
 80147a6:	898a      	ldrh	r2, [r1, #12]
 80147a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80147ac:	d032      	beq.n	8014814 <__ssputs_r+0x80>
 80147ae:	6825      	ldr	r5, [r4, #0]
 80147b0:	6909      	ldr	r1, [r1, #16]
 80147b2:	eba5 0901 	sub.w	r9, r5, r1
 80147b6:	6965      	ldr	r5, [r4, #20]
 80147b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80147bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80147c0:	3301      	adds	r3, #1
 80147c2:	444b      	add	r3, r9
 80147c4:	106d      	asrs	r5, r5, #1
 80147c6:	429d      	cmp	r5, r3
 80147c8:	bf38      	it	cc
 80147ca:	461d      	movcc	r5, r3
 80147cc:	0553      	lsls	r3, r2, #21
 80147ce:	d531      	bpl.n	8014834 <__ssputs_r+0xa0>
 80147d0:	4629      	mov	r1, r5
 80147d2:	f7fb fecf 	bl	8010574 <_malloc_r>
 80147d6:	4606      	mov	r6, r0
 80147d8:	b950      	cbnz	r0, 80147f0 <__ssputs_r+0x5c>
 80147da:	230c      	movs	r3, #12
 80147dc:	f8ca 3000 	str.w	r3, [sl]
 80147e0:	89a3      	ldrh	r3, [r4, #12]
 80147e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80147e6:	81a3      	strh	r3, [r4, #12]
 80147e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80147ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147f0:	6921      	ldr	r1, [r4, #16]
 80147f2:	464a      	mov	r2, r9
 80147f4:	f7fb fe58 	bl	80104a8 <memcpy>
 80147f8:	89a3      	ldrh	r3, [r4, #12]
 80147fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80147fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014802:	81a3      	strh	r3, [r4, #12]
 8014804:	6126      	str	r6, [r4, #16]
 8014806:	6165      	str	r5, [r4, #20]
 8014808:	444e      	add	r6, r9
 801480a:	eba5 0509 	sub.w	r5, r5, r9
 801480e:	6026      	str	r6, [r4, #0]
 8014810:	60a5      	str	r5, [r4, #8]
 8014812:	463e      	mov	r6, r7
 8014814:	42be      	cmp	r6, r7
 8014816:	d900      	bls.n	801481a <__ssputs_r+0x86>
 8014818:	463e      	mov	r6, r7
 801481a:	4632      	mov	r2, r6
 801481c:	6820      	ldr	r0, [r4, #0]
 801481e:	4641      	mov	r1, r8
 8014820:	f7ff faa2 	bl	8013d68 <memmove>
 8014824:	68a3      	ldr	r3, [r4, #8]
 8014826:	6822      	ldr	r2, [r4, #0]
 8014828:	1b9b      	subs	r3, r3, r6
 801482a:	4432      	add	r2, r6
 801482c:	60a3      	str	r3, [r4, #8]
 801482e:	6022      	str	r2, [r4, #0]
 8014830:	2000      	movs	r0, #0
 8014832:	e7db      	b.n	80147ec <__ssputs_r+0x58>
 8014834:	462a      	mov	r2, r5
 8014836:	f7ff ff87 	bl	8014748 <_realloc_r>
 801483a:	4606      	mov	r6, r0
 801483c:	2800      	cmp	r0, #0
 801483e:	d1e1      	bne.n	8014804 <__ssputs_r+0x70>
 8014840:	6921      	ldr	r1, [r4, #16]
 8014842:	4650      	mov	r0, sl
 8014844:	f7fb fe46 	bl	80104d4 <_free_r>
 8014848:	e7c7      	b.n	80147da <__ssputs_r+0x46>
	...

0801484c <_svfiprintf_r>:
 801484c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014850:	4698      	mov	r8, r3
 8014852:	898b      	ldrh	r3, [r1, #12]
 8014854:	061b      	lsls	r3, r3, #24
 8014856:	b09d      	sub	sp, #116	; 0x74
 8014858:	4607      	mov	r7, r0
 801485a:	460d      	mov	r5, r1
 801485c:	4614      	mov	r4, r2
 801485e:	d50e      	bpl.n	801487e <_svfiprintf_r+0x32>
 8014860:	690b      	ldr	r3, [r1, #16]
 8014862:	b963      	cbnz	r3, 801487e <_svfiprintf_r+0x32>
 8014864:	2140      	movs	r1, #64	; 0x40
 8014866:	f7fb fe85 	bl	8010574 <_malloc_r>
 801486a:	6028      	str	r0, [r5, #0]
 801486c:	6128      	str	r0, [r5, #16]
 801486e:	b920      	cbnz	r0, 801487a <_svfiprintf_r+0x2e>
 8014870:	230c      	movs	r3, #12
 8014872:	603b      	str	r3, [r7, #0]
 8014874:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014878:	e0d1      	b.n	8014a1e <_svfiprintf_r+0x1d2>
 801487a:	2340      	movs	r3, #64	; 0x40
 801487c:	616b      	str	r3, [r5, #20]
 801487e:	2300      	movs	r3, #0
 8014880:	9309      	str	r3, [sp, #36]	; 0x24
 8014882:	2320      	movs	r3, #32
 8014884:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014888:	f8cd 800c 	str.w	r8, [sp, #12]
 801488c:	2330      	movs	r3, #48	; 0x30
 801488e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8014a38 <_svfiprintf_r+0x1ec>
 8014892:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014896:	f04f 0901 	mov.w	r9, #1
 801489a:	4623      	mov	r3, r4
 801489c:	469a      	mov	sl, r3
 801489e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80148a2:	b10a      	cbz	r2, 80148a8 <_svfiprintf_r+0x5c>
 80148a4:	2a25      	cmp	r2, #37	; 0x25
 80148a6:	d1f9      	bne.n	801489c <_svfiprintf_r+0x50>
 80148a8:	ebba 0b04 	subs.w	fp, sl, r4
 80148ac:	d00b      	beq.n	80148c6 <_svfiprintf_r+0x7a>
 80148ae:	465b      	mov	r3, fp
 80148b0:	4622      	mov	r2, r4
 80148b2:	4629      	mov	r1, r5
 80148b4:	4638      	mov	r0, r7
 80148b6:	f7ff ff6d 	bl	8014794 <__ssputs_r>
 80148ba:	3001      	adds	r0, #1
 80148bc:	f000 80aa 	beq.w	8014a14 <_svfiprintf_r+0x1c8>
 80148c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80148c2:	445a      	add	r2, fp
 80148c4:	9209      	str	r2, [sp, #36]	; 0x24
 80148c6:	f89a 3000 	ldrb.w	r3, [sl]
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	f000 80a2 	beq.w	8014a14 <_svfiprintf_r+0x1c8>
 80148d0:	2300      	movs	r3, #0
 80148d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80148d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80148da:	f10a 0a01 	add.w	sl, sl, #1
 80148de:	9304      	str	r3, [sp, #16]
 80148e0:	9307      	str	r3, [sp, #28]
 80148e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80148e6:	931a      	str	r3, [sp, #104]	; 0x68
 80148e8:	4654      	mov	r4, sl
 80148ea:	2205      	movs	r2, #5
 80148ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148f0:	4851      	ldr	r0, [pc, #324]	; (8014a38 <_svfiprintf_r+0x1ec>)
 80148f2:	f7eb fc85 	bl	8000200 <memchr>
 80148f6:	9a04      	ldr	r2, [sp, #16]
 80148f8:	b9d8      	cbnz	r0, 8014932 <_svfiprintf_r+0xe6>
 80148fa:	06d0      	lsls	r0, r2, #27
 80148fc:	bf44      	itt	mi
 80148fe:	2320      	movmi	r3, #32
 8014900:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014904:	0711      	lsls	r1, r2, #28
 8014906:	bf44      	itt	mi
 8014908:	232b      	movmi	r3, #43	; 0x2b
 801490a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801490e:	f89a 3000 	ldrb.w	r3, [sl]
 8014912:	2b2a      	cmp	r3, #42	; 0x2a
 8014914:	d015      	beq.n	8014942 <_svfiprintf_r+0xf6>
 8014916:	9a07      	ldr	r2, [sp, #28]
 8014918:	4654      	mov	r4, sl
 801491a:	2000      	movs	r0, #0
 801491c:	f04f 0c0a 	mov.w	ip, #10
 8014920:	4621      	mov	r1, r4
 8014922:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014926:	3b30      	subs	r3, #48	; 0x30
 8014928:	2b09      	cmp	r3, #9
 801492a:	d94e      	bls.n	80149ca <_svfiprintf_r+0x17e>
 801492c:	b1b0      	cbz	r0, 801495c <_svfiprintf_r+0x110>
 801492e:	9207      	str	r2, [sp, #28]
 8014930:	e014      	b.n	801495c <_svfiprintf_r+0x110>
 8014932:	eba0 0308 	sub.w	r3, r0, r8
 8014936:	fa09 f303 	lsl.w	r3, r9, r3
 801493a:	4313      	orrs	r3, r2
 801493c:	9304      	str	r3, [sp, #16]
 801493e:	46a2      	mov	sl, r4
 8014940:	e7d2      	b.n	80148e8 <_svfiprintf_r+0x9c>
 8014942:	9b03      	ldr	r3, [sp, #12]
 8014944:	1d19      	adds	r1, r3, #4
 8014946:	681b      	ldr	r3, [r3, #0]
 8014948:	9103      	str	r1, [sp, #12]
 801494a:	2b00      	cmp	r3, #0
 801494c:	bfbb      	ittet	lt
 801494e:	425b      	neglt	r3, r3
 8014950:	f042 0202 	orrlt.w	r2, r2, #2
 8014954:	9307      	strge	r3, [sp, #28]
 8014956:	9307      	strlt	r3, [sp, #28]
 8014958:	bfb8      	it	lt
 801495a:	9204      	strlt	r2, [sp, #16]
 801495c:	7823      	ldrb	r3, [r4, #0]
 801495e:	2b2e      	cmp	r3, #46	; 0x2e
 8014960:	d10c      	bne.n	801497c <_svfiprintf_r+0x130>
 8014962:	7863      	ldrb	r3, [r4, #1]
 8014964:	2b2a      	cmp	r3, #42	; 0x2a
 8014966:	d135      	bne.n	80149d4 <_svfiprintf_r+0x188>
 8014968:	9b03      	ldr	r3, [sp, #12]
 801496a:	1d1a      	adds	r2, r3, #4
 801496c:	681b      	ldr	r3, [r3, #0]
 801496e:	9203      	str	r2, [sp, #12]
 8014970:	2b00      	cmp	r3, #0
 8014972:	bfb8      	it	lt
 8014974:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014978:	3402      	adds	r4, #2
 801497a:	9305      	str	r3, [sp, #20]
 801497c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8014a48 <_svfiprintf_r+0x1fc>
 8014980:	7821      	ldrb	r1, [r4, #0]
 8014982:	2203      	movs	r2, #3
 8014984:	4650      	mov	r0, sl
 8014986:	f7eb fc3b 	bl	8000200 <memchr>
 801498a:	b140      	cbz	r0, 801499e <_svfiprintf_r+0x152>
 801498c:	2340      	movs	r3, #64	; 0x40
 801498e:	eba0 000a 	sub.w	r0, r0, sl
 8014992:	fa03 f000 	lsl.w	r0, r3, r0
 8014996:	9b04      	ldr	r3, [sp, #16]
 8014998:	4303      	orrs	r3, r0
 801499a:	3401      	adds	r4, #1
 801499c:	9304      	str	r3, [sp, #16]
 801499e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149a2:	4826      	ldr	r0, [pc, #152]	; (8014a3c <_svfiprintf_r+0x1f0>)
 80149a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80149a8:	2206      	movs	r2, #6
 80149aa:	f7eb fc29 	bl	8000200 <memchr>
 80149ae:	2800      	cmp	r0, #0
 80149b0:	d038      	beq.n	8014a24 <_svfiprintf_r+0x1d8>
 80149b2:	4b23      	ldr	r3, [pc, #140]	; (8014a40 <_svfiprintf_r+0x1f4>)
 80149b4:	bb1b      	cbnz	r3, 80149fe <_svfiprintf_r+0x1b2>
 80149b6:	9b03      	ldr	r3, [sp, #12]
 80149b8:	3307      	adds	r3, #7
 80149ba:	f023 0307 	bic.w	r3, r3, #7
 80149be:	3308      	adds	r3, #8
 80149c0:	9303      	str	r3, [sp, #12]
 80149c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149c4:	4433      	add	r3, r6
 80149c6:	9309      	str	r3, [sp, #36]	; 0x24
 80149c8:	e767      	b.n	801489a <_svfiprintf_r+0x4e>
 80149ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80149ce:	460c      	mov	r4, r1
 80149d0:	2001      	movs	r0, #1
 80149d2:	e7a5      	b.n	8014920 <_svfiprintf_r+0xd4>
 80149d4:	2300      	movs	r3, #0
 80149d6:	3401      	adds	r4, #1
 80149d8:	9305      	str	r3, [sp, #20]
 80149da:	4619      	mov	r1, r3
 80149dc:	f04f 0c0a 	mov.w	ip, #10
 80149e0:	4620      	mov	r0, r4
 80149e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80149e6:	3a30      	subs	r2, #48	; 0x30
 80149e8:	2a09      	cmp	r2, #9
 80149ea:	d903      	bls.n	80149f4 <_svfiprintf_r+0x1a8>
 80149ec:	2b00      	cmp	r3, #0
 80149ee:	d0c5      	beq.n	801497c <_svfiprintf_r+0x130>
 80149f0:	9105      	str	r1, [sp, #20]
 80149f2:	e7c3      	b.n	801497c <_svfiprintf_r+0x130>
 80149f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80149f8:	4604      	mov	r4, r0
 80149fa:	2301      	movs	r3, #1
 80149fc:	e7f0      	b.n	80149e0 <_svfiprintf_r+0x194>
 80149fe:	ab03      	add	r3, sp, #12
 8014a00:	9300      	str	r3, [sp, #0]
 8014a02:	462a      	mov	r2, r5
 8014a04:	4b0f      	ldr	r3, [pc, #60]	; (8014a44 <_svfiprintf_r+0x1f8>)
 8014a06:	a904      	add	r1, sp, #16
 8014a08:	4638      	mov	r0, r7
 8014a0a:	f7fc f807 	bl	8010a1c <_printf_float>
 8014a0e:	1c42      	adds	r2, r0, #1
 8014a10:	4606      	mov	r6, r0
 8014a12:	d1d6      	bne.n	80149c2 <_svfiprintf_r+0x176>
 8014a14:	89ab      	ldrh	r3, [r5, #12]
 8014a16:	065b      	lsls	r3, r3, #25
 8014a18:	f53f af2c 	bmi.w	8014874 <_svfiprintf_r+0x28>
 8014a1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014a1e:	b01d      	add	sp, #116	; 0x74
 8014a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a24:	ab03      	add	r3, sp, #12
 8014a26:	9300      	str	r3, [sp, #0]
 8014a28:	462a      	mov	r2, r5
 8014a2a:	4b06      	ldr	r3, [pc, #24]	; (8014a44 <_svfiprintf_r+0x1f8>)
 8014a2c:	a904      	add	r1, sp, #16
 8014a2e:	4638      	mov	r0, r7
 8014a30:	f7fc fa98 	bl	8010f64 <_printf_i>
 8014a34:	e7eb      	b.n	8014a0e <_svfiprintf_r+0x1c2>
 8014a36:	bf00      	nop
 8014a38:	0805f9c4 	.word	0x0805f9c4
 8014a3c:	0805f9ce 	.word	0x0805f9ce
 8014a40:	08010a1d 	.word	0x08010a1d
 8014a44:	08014795 	.word	0x08014795
 8014a48:	0805f9ca 	.word	0x0805f9ca
 8014a4c:	00000000 	.word	0x00000000

08014a50 <nan>:
 8014a50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014a58 <nan+0x8>
 8014a54:	4770      	bx	lr
 8014a56:	bf00      	nop
 8014a58:	00000000 	.word	0x00000000
 8014a5c:	7ff80000 	.word	0x7ff80000

08014a60 <_raise_r>:
 8014a60:	291f      	cmp	r1, #31
 8014a62:	b538      	push	{r3, r4, r5, lr}
 8014a64:	4604      	mov	r4, r0
 8014a66:	460d      	mov	r5, r1
 8014a68:	d904      	bls.n	8014a74 <_raise_r+0x14>
 8014a6a:	2316      	movs	r3, #22
 8014a6c:	6003      	str	r3, [r0, #0]
 8014a6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014a72:	bd38      	pop	{r3, r4, r5, pc}
 8014a74:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014a76:	b112      	cbz	r2, 8014a7e <_raise_r+0x1e>
 8014a78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014a7c:	b94b      	cbnz	r3, 8014a92 <_raise_r+0x32>
 8014a7e:	4620      	mov	r0, r4
 8014a80:	f000 f830 	bl	8014ae4 <_getpid_r>
 8014a84:	462a      	mov	r2, r5
 8014a86:	4601      	mov	r1, r0
 8014a88:	4620      	mov	r0, r4
 8014a8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014a8e:	f000 b817 	b.w	8014ac0 <_kill_r>
 8014a92:	2b01      	cmp	r3, #1
 8014a94:	d00a      	beq.n	8014aac <_raise_r+0x4c>
 8014a96:	1c59      	adds	r1, r3, #1
 8014a98:	d103      	bne.n	8014aa2 <_raise_r+0x42>
 8014a9a:	2316      	movs	r3, #22
 8014a9c:	6003      	str	r3, [r0, #0]
 8014a9e:	2001      	movs	r0, #1
 8014aa0:	e7e7      	b.n	8014a72 <_raise_r+0x12>
 8014aa2:	2400      	movs	r4, #0
 8014aa4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014aa8:	4628      	mov	r0, r5
 8014aaa:	4798      	blx	r3
 8014aac:	2000      	movs	r0, #0
 8014aae:	e7e0      	b.n	8014a72 <_raise_r+0x12>

08014ab0 <raise>:
 8014ab0:	4b02      	ldr	r3, [pc, #8]	; (8014abc <raise+0xc>)
 8014ab2:	4601      	mov	r1, r0
 8014ab4:	6818      	ldr	r0, [r3, #0]
 8014ab6:	f7ff bfd3 	b.w	8014a60 <_raise_r>
 8014aba:	bf00      	nop
 8014abc:	20000ee0 	.word	0x20000ee0

08014ac0 <_kill_r>:
 8014ac0:	b538      	push	{r3, r4, r5, lr}
 8014ac2:	4d07      	ldr	r5, [pc, #28]	; (8014ae0 <_kill_r+0x20>)
 8014ac4:	2300      	movs	r3, #0
 8014ac6:	4604      	mov	r4, r0
 8014ac8:	4608      	mov	r0, r1
 8014aca:	4611      	mov	r1, r2
 8014acc:	602b      	str	r3, [r5, #0]
 8014ace:	f002 f96d 	bl	8016dac <_kill>
 8014ad2:	1c43      	adds	r3, r0, #1
 8014ad4:	d102      	bne.n	8014adc <_kill_r+0x1c>
 8014ad6:	682b      	ldr	r3, [r5, #0]
 8014ad8:	b103      	cbz	r3, 8014adc <_kill_r+0x1c>
 8014ada:	6023      	str	r3, [r4, #0]
 8014adc:	bd38      	pop	{r3, r4, r5, pc}
 8014ade:	bf00      	nop
 8014ae0:	20013d1c 	.word	0x20013d1c

08014ae4 <_getpid_r>:
 8014ae4:	f002 b952 	b.w	8016d8c <_getpid>

08014ae8 <__sread>:
 8014ae8:	b510      	push	{r4, lr}
 8014aea:	460c      	mov	r4, r1
 8014aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014af0:	f000 f8ba 	bl	8014c68 <_read_r>
 8014af4:	2800      	cmp	r0, #0
 8014af6:	bfab      	itete	ge
 8014af8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014afa:	89a3      	ldrhlt	r3, [r4, #12]
 8014afc:	181b      	addge	r3, r3, r0
 8014afe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014b02:	bfac      	ite	ge
 8014b04:	6563      	strge	r3, [r4, #84]	; 0x54
 8014b06:	81a3      	strhlt	r3, [r4, #12]
 8014b08:	bd10      	pop	{r4, pc}

08014b0a <__swrite>:
 8014b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b0e:	461f      	mov	r7, r3
 8014b10:	898b      	ldrh	r3, [r1, #12]
 8014b12:	05db      	lsls	r3, r3, #23
 8014b14:	4605      	mov	r5, r0
 8014b16:	460c      	mov	r4, r1
 8014b18:	4616      	mov	r6, r2
 8014b1a:	d505      	bpl.n	8014b28 <__swrite+0x1e>
 8014b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b20:	2302      	movs	r3, #2
 8014b22:	2200      	movs	r2, #0
 8014b24:	f000 f886 	bl	8014c34 <_lseek_r>
 8014b28:	89a3      	ldrh	r3, [r4, #12]
 8014b2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014b2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014b32:	81a3      	strh	r3, [r4, #12]
 8014b34:	4632      	mov	r2, r6
 8014b36:	463b      	mov	r3, r7
 8014b38:	4628      	mov	r0, r5
 8014b3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014b3e:	f000 b835 	b.w	8014bac <_write_r>

08014b42 <__sseek>:
 8014b42:	b510      	push	{r4, lr}
 8014b44:	460c      	mov	r4, r1
 8014b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b4a:	f000 f873 	bl	8014c34 <_lseek_r>
 8014b4e:	1c43      	adds	r3, r0, #1
 8014b50:	89a3      	ldrh	r3, [r4, #12]
 8014b52:	bf15      	itete	ne
 8014b54:	6560      	strne	r0, [r4, #84]	; 0x54
 8014b56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014b5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014b5e:	81a3      	strheq	r3, [r4, #12]
 8014b60:	bf18      	it	ne
 8014b62:	81a3      	strhne	r3, [r4, #12]
 8014b64:	bd10      	pop	{r4, pc}

08014b66 <__sclose>:
 8014b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b6a:	f000 b831 	b.w	8014bd0 <_close_r>

08014b6e <strncmp>:
 8014b6e:	b510      	push	{r4, lr}
 8014b70:	b16a      	cbz	r2, 8014b8e <strncmp+0x20>
 8014b72:	3901      	subs	r1, #1
 8014b74:	1884      	adds	r4, r0, r2
 8014b76:	f810 3b01 	ldrb.w	r3, [r0], #1
 8014b7a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8014b7e:	4293      	cmp	r3, r2
 8014b80:	d103      	bne.n	8014b8a <strncmp+0x1c>
 8014b82:	42a0      	cmp	r0, r4
 8014b84:	d001      	beq.n	8014b8a <strncmp+0x1c>
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d1f5      	bne.n	8014b76 <strncmp+0x8>
 8014b8a:	1a98      	subs	r0, r3, r2
 8014b8c:	bd10      	pop	{r4, pc}
 8014b8e:	4610      	mov	r0, r2
 8014b90:	e7fc      	b.n	8014b8c <strncmp+0x1e>

08014b92 <__ascii_wctomb>:
 8014b92:	b149      	cbz	r1, 8014ba8 <__ascii_wctomb+0x16>
 8014b94:	2aff      	cmp	r2, #255	; 0xff
 8014b96:	bf85      	ittet	hi
 8014b98:	238a      	movhi	r3, #138	; 0x8a
 8014b9a:	6003      	strhi	r3, [r0, #0]
 8014b9c:	700a      	strbls	r2, [r1, #0]
 8014b9e:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8014ba2:	bf98      	it	ls
 8014ba4:	2001      	movls	r0, #1
 8014ba6:	4770      	bx	lr
 8014ba8:	4608      	mov	r0, r1
 8014baa:	4770      	bx	lr

08014bac <_write_r>:
 8014bac:	b538      	push	{r3, r4, r5, lr}
 8014bae:	4d07      	ldr	r5, [pc, #28]	; (8014bcc <_write_r+0x20>)
 8014bb0:	4604      	mov	r4, r0
 8014bb2:	4608      	mov	r0, r1
 8014bb4:	4611      	mov	r1, r2
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	602a      	str	r2, [r5, #0]
 8014bba:	461a      	mov	r2, r3
 8014bbc:	f002 f90e 	bl	8016ddc <_write>
 8014bc0:	1c43      	adds	r3, r0, #1
 8014bc2:	d102      	bne.n	8014bca <_write_r+0x1e>
 8014bc4:	682b      	ldr	r3, [r5, #0]
 8014bc6:	b103      	cbz	r3, 8014bca <_write_r+0x1e>
 8014bc8:	6023      	str	r3, [r4, #0]
 8014bca:	bd38      	pop	{r3, r4, r5, pc}
 8014bcc:	20013d1c 	.word	0x20013d1c

08014bd0 <_close_r>:
 8014bd0:	b538      	push	{r3, r4, r5, lr}
 8014bd2:	4d06      	ldr	r5, [pc, #24]	; (8014bec <_close_r+0x1c>)
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	4604      	mov	r4, r0
 8014bd8:	4608      	mov	r0, r1
 8014bda:	602b      	str	r3, [r5, #0]
 8014bdc:	f002 f8c6 	bl	8016d6c <_close>
 8014be0:	1c43      	adds	r3, r0, #1
 8014be2:	d102      	bne.n	8014bea <_close_r+0x1a>
 8014be4:	682b      	ldr	r3, [r5, #0]
 8014be6:	b103      	cbz	r3, 8014bea <_close_r+0x1a>
 8014be8:	6023      	str	r3, [r4, #0]
 8014bea:	bd38      	pop	{r3, r4, r5, pc}
 8014bec:	20013d1c 	.word	0x20013d1c

08014bf0 <_fstat_r>:
 8014bf0:	b538      	push	{r3, r4, r5, lr}
 8014bf2:	4d07      	ldr	r5, [pc, #28]	; (8014c10 <_fstat_r+0x20>)
 8014bf4:	2300      	movs	r3, #0
 8014bf6:	4604      	mov	r4, r0
 8014bf8:	4608      	mov	r0, r1
 8014bfa:	4611      	mov	r1, r2
 8014bfc:	602b      	str	r3, [r5, #0]
 8014bfe:	f002 f8bd 	bl	8016d7c <_fstat>
 8014c02:	1c43      	adds	r3, r0, #1
 8014c04:	d102      	bne.n	8014c0c <_fstat_r+0x1c>
 8014c06:	682b      	ldr	r3, [r5, #0]
 8014c08:	b103      	cbz	r3, 8014c0c <_fstat_r+0x1c>
 8014c0a:	6023      	str	r3, [r4, #0]
 8014c0c:	bd38      	pop	{r3, r4, r5, pc}
 8014c0e:	bf00      	nop
 8014c10:	20013d1c 	.word	0x20013d1c

08014c14 <_isatty_r>:
 8014c14:	b538      	push	{r3, r4, r5, lr}
 8014c16:	4d06      	ldr	r5, [pc, #24]	; (8014c30 <_isatty_r+0x1c>)
 8014c18:	2300      	movs	r3, #0
 8014c1a:	4604      	mov	r4, r0
 8014c1c:	4608      	mov	r0, r1
 8014c1e:	602b      	str	r3, [r5, #0]
 8014c20:	f002 f8bc 	bl	8016d9c <_isatty>
 8014c24:	1c43      	adds	r3, r0, #1
 8014c26:	d102      	bne.n	8014c2e <_isatty_r+0x1a>
 8014c28:	682b      	ldr	r3, [r5, #0]
 8014c2a:	b103      	cbz	r3, 8014c2e <_isatty_r+0x1a>
 8014c2c:	6023      	str	r3, [r4, #0]
 8014c2e:	bd38      	pop	{r3, r4, r5, pc}
 8014c30:	20013d1c 	.word	0x20013d1c

08014c34 <_lseek_r>:
 8014c34:	b538      	push	{r3, r4, r5, lr}
 8014c36:	4d07      	ldr	r5, [pc, #28]	; (8014c54 <_lseek_r+0x20>)
 8014c38:	4604      	mov	r4, r0
 8014c3a:	4608      	mov	r0, r1
 8014c3c:	4611      	mov	r1, r2
 8014c3e:	2200      	movs	r2, #0
 8014c40:	602a      	str	r2, [r5, #0]
 8014c42:	461a      	mov	r2, r3
 8014c44:	f002 f8ba 	bl	8016dbc <_lseek>
 8014c48:	1c43      	adds	r3, r0, #1
 8014c4a:	d102      	bne.n	8014c52 <_lseek_r+0x1e>
 8014c4c:	682b      	ldr	r3, [r5, #0]
 8014c4e:	b103      	cbz	r3, 8014c52 <_lseek_r+0x1e>
 8014c50:	6023      	str	r3, [r4, #0]
 8014c52:	bd38      	pop	{r3, r4, r5, pc}
 8014c54:	20013d1c 	.word	0x20013d1c

08014c58 <_malloc_usable_size_r>:
 8014c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014c5c:	1f18      	subs	r0, r3, #4
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	bfbc      	itt	lt
 8014c62:	580b      	ldrlt	r3, [r1, r0]
 8014c64:	18c0      	addlt	r0, r0, r3
 8014c66:	4770      	bx	lr

08014c68 <_read_r>:
 8014c68:	b538      	push	{r3, r4, r5, lr}
 8014c6a:	4d07      	ldr	r5, [pc, #28]	; (8014c88 <_read_r+0x20>)
 8014c6c:	4604      	mov	r4, r0
 8014c6e:	4608      	mov	r0, r1
 8014c70:	4611      	mov	r1, r2
 8014c72:	2200      	movs	r2, #0
 8014c74:	602a      	str	r2, [r5, #0]
 8014c76:	461a      	mov	r2, r3
 8014c78:	f002 f8a8 	bl	8016dcc <_read>
 8014c7c:	1c43      	adds	r3, r0, #1
 8014c7e:	d102      	bne.n	8014c86 <_read_r+0x1e>
 8014c80:	682b      	ldr	r3, [r5, #0]
 8014c82:	b103      	cbz	r3, 8014c86 <_read_r+0x1e>
 8014c84:	6023      	str	r3, [r4, #0]
 8014c86:	bd38      	pop	{r3, r4, r5, pc}
 8014c88:	20013d1c 	.word	0x20013d1c
 8014c8c:	00000000 	.word	0x00000000

08014c90 <cos>:
 8014c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014c92:	ec53 2b10 	vmov	r2, r3, d0
 8014c96:	4824      	ldr	r0, [pc, #144]	; (8014d28 <cos+0x98>)
 8014c98:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8014c9c:	4281      	cmp	r1, r0
 8014c9e:	dc06      	bgt.n	8014cae <cos+0x1e>
 8014ca0:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8014d20 <cos+0x90>
 8014ca4:	f001 f9b0 	bl	8016008 <__kernel_cos>
 8014ca8:	ec51 0b10 	vmov	r0, r1, d0
 8014cac:	e007      	b.n	8014cbe <cos+0x2e>
 8014cae:	481f      	ldr	r0, [pc, #124]	; (8014d2c <cos+0x9c>)
 8014cb0:	4281      	cmp	r1, r0
 8014cb2:	dd09      	ble.n	8014cc8 <cos+0x38>
 8014cb4:	ee10 0a10 	vmov	r0, s0
 8014cb8:	4619      	mov	r1, r3
 8014cba:	f7eb faf5 	bl	80002a8 <__aeabi_dsub>
 8014cbe:	ec41 0b10 	vmov	d0, r0, r1
 8014cc2:	b005      	add	sp, #20
 8014cc4:	f85d fb04 	ldr.w	pc, [sp], #4
 8014cc8:	4668      	mov	r0, sp
 8014cca:	f000 f9fd 	bl	80150c8 <__ieee754_rem_pio2>
 8014cce:	f000 0003 	and.w	r0, r0, #3
 8014cd2:	2801      	cmp	r0, #1
 8014cd4:	d007      	beq.n	8014ce6 <cos+0x56>
 8014cd6:	2802      	cmp	r0, #2
 8014cd8:	d012      	beq.n	8014d00 <cos+0x70>
 8014cda:	b9c0      	cbnz	r0, 8014d0e <cos+0x7e>
 8014cdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014ce0:	ed9d 0b00 	vldr	d0, [sp]
 8014ce4:	e7de      	b.n	8014ca4 <cos+0x14>
 8014ce6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014cea:	ed9d 0b00 	vldr	d0, [sp]
 8014cee:	f001 fd93 	bl	8016818 <__kernel_sin>
 8014cf2:	ec53 2b10 	vmov	r2, r3, d0
 8014cf6:	ee10 0a10 	vmov	r0, s0
 8014cfa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8014cfe:	e7de      	b.n	8014cbe <cos+0x2e>
 8014d00:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014d04:	ed9d 0b00 	vldr	d0, [sp]
 8014d08:	f001 f97e 	bl	8016008 <__kernel_cos>
 8014d0c:	e7f1      	b.n	8014cf2 <cos+0x62>
 8014d0e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014d12:	ed9d 0b00 	vldr	d0, [sp]
 8014d16:	2001      	movs	r0, #1
 8014d18:	f001 fd7e 	bl	8016818 <__kernel_sin>
 8014d1c:	e7c4      	b.n	8014ca8 <cos+0x18>
 8014d1e:	bf00      	nop
	...
 8014d28:	3fe921fb 	.word	0x3fe921fb
 8014d2c:	7fefffff 	.word	0x7fefffff

08014d30 <fabsf>:
 8014d30:	ee10 3a10 	vmov	r3, s0
 8014d34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014d38:	ee00 3a10 	vmov	s0, r3
 8014d3c:	4770      	bx	lr
	...

08014d40 <roundf>:
 8014d40:	ee10 0a10 	vmov	r0, s0
 8014d44:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8014d48:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8014d4c:	2a16      	cmp	r2, #22
 8014d4e:	dc15      	bgt.n	8014d7c <roundf+0x3c>
 8014d50:	2a00      	cmp	r2, #0
 8014d52:	da08      	bge.n	8014d66 <roundf+0x26>
 8014d54:	3201      	adds	r2, #1
 8014d56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8014d5a:	d101      	bne.n	8014d60 <roundf+0x20>
 8014d5c:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8014d60:	ee00 3a10 	vmov	s0, r3
 8014d64:	4770      	bx	lr
 8014d66:	4908      	ldr	r1, [pc, #32]	; (8014d88 <roundf+0x48>)
 8014d68:	4111      	asrs	r1, r2
 8014d6a:	4208      	tst	r0, r1
 8014d6c:	d0fa      	beq.n	8014d64 <roundf+0x24>
 8014d6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8014d72:	4113      	asrs	r3, r2
 8014d74:	4403      	add	r3, r0
 8014d76:	ea23 0301 	bic.w	r3, r3, r1
 8014d7a:	e7f1      	b.n	8014d60 <roundf+0x20>
 8014d7c:	2a80      	cmp	r2, #128	; 0x80
 8014d7e:	d1f1      	bne.n	8014d64 <roundf+0x24>
 8014d80:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014d84:	4770      	bx	lr
 8014d86:	bf00      	nop
 8014d88:	007fffff 	.word	0x007fffff

08014d8c <sqrt>:
 8014d8c:	b538      	push	{r3, r4, r5, lr}
 8014d8e:	ed2d 8b02 	vpush	{d8}
 8014d92:	ec55 4b10 	vmov	r4, r5, d0
 8014d96:	f000 fba1 	bl	80154dc <__ieee754_sqrt>
 8014d9a:	4b15      	ldr	r3, [pc, #84]	; (8014df0 <sqrt+0x64>)
 8014d9c:	eeb0 8a40 	vmov.f32	s16, s0
 8014da0:	eef0 8a60 	vmov.f32	s17, s1
 8014da4:	f993 3000 	ldrsb.w	r3, [r3]
 8014da8:	3301      	adds	r3, #1
 8014daa:	d019      	beq.n	8014de0 <sqrt+0x54>
 8014dac:	4622      	mov	r2, r4
 8014dae:	462b      	mov	r3, r5
 8014db0:	4620      	mov	r0, r4
 8014db2:	4629      	mov	r1, r5
 8014db4:	f7eb feca 	bl	8000b4c <__aeabi_dcmpun>
 8014db8:	b990      	cbnz	r0, 8014de0 <sqrt+0x54>
 8014dba:	2200      	movs	r2, #0
 8014dbc:	2300      	movs	r3, #0
 8014dbe:	4620      	mov	r0, r4
 8014dc0:	4629      	mov	r1, r5
 8014dc2:	f7eb fe9b 	bl	8000afc <__aeabi_dcmplt>
 8014dc6:	b158      	cbz	r0, 8014de0 <sqrt+0x54>
 8014dc8:	f7fb fb2a 	bl	8010420 <__errno>
 8014dcc:	2321      	movs	r3, #33	; 0x21
 8014dce:	6003      	str	r3, [r0, #0]
 8014dd0:	2200      	movs	r2, #0
 8014dd2:	2300      	movs	r3, #0
 8014dd4:	4610      	mov	r0, r2
 8014dd6:	4619      	mov	r1, r3
 8014dd8:	f7eb fd48 	bl	800086c <__aeabi_ddiv>
 8014ddc:	ec41 0b18 	vmov	d8, r0, r1
 8014de0:	eeb0 0a48 	vmov.f32	s0, s16
 8014de4:	eef0 0a68 	vmov.f32	s1, s17
 8014de8:	ecbd 8b02 	vpop	{d8}
 8014dec:	bd38      	pop	{r3, r4, r5, pc}
 8014dee:	bf00      	nop
 8014df0:	200010b4 	.word	0x200010b4

08014df4 <expf>:
 8014df4:	b508      	push	{r3, lr}
 8014df6:	ed2d 8b02 	vpush	{d8}
 8014dfa:	eef0 8a40 	vmov.f32	s17, s0
 8014dfe:	f000 fc21 	bl	8015644 <__ieee754_expf>
 8014e02:	4b16      	ldr	r3, [pc, #88]	; (8014e5c <expf+0x68>)
 8014e04:	f993 3000 	ldrsb.w	r3, [r3]
 8014e08:	3301      	adds	r3, #1
 8014e0a:	eeb0 8a40 	vmov.f32	s16, s0
 8014e0e:	d011      	beq.n	8014e34 <expf+0x40>
 8014e10:	eeb0 0a68 	vmov.f32	s0, s17
 8014e14:	f001 fece 	bl	8016bb4 <finitef>
 8014e18:	b160      	cbz	r0, 8014e34 <expf+0x40>
 8014e1a:	eddf 7a11 	vldr	s15, [pc, #68]	; 8014e60 <expf+0x6c>
 8014e1e:	eef4 8ae7 	vcmpe.f32	s17, s15
 8014e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e26:	dd0a      	ble.n	8014e3e <expf+0x4a>
 8014e28:	f7fb fafa 	bl	8010420 <__errno>
 8014e2c:	ed9f 8a0d 	vldr	s16, [pc, #52]	; 8014e64 <expf+0x70>
 8014e30:	2322      	movs	r3, #34	; 0x22
 8014e32:	6003      	str	r3, [r0, #0]
 8014e34:	eeb0 0a48 	vmov.f32	s0, s16
 8014e38:	ecbd 8b02 	vpop	{d8}
 8014e3c:	bd08      	pop	{r3, pc}
 8014e3e:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8014e68 <expf+0x74>
 8014e42:	eef4 8ae7 	vcmpe.f32	s17, s15
 8014e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e4a:	d5f3      	bpl.n	8014e34 <expf+0x40>
 8014e4c:	f7fb fae8 	bl	8010420 <__errno>
 8014e50:	2322      	movs	r3, #34	; 0x22
 8014e52:	ed9f 8a06 	vldr	s16, [pc, #24]	; 8014e6c <expf+0x78>
 8014e56:	6003      	str	r3, [r0, #0]
 8014e58:	e7ec      	b.n	8014e34 <expf+0x40>
 8014e5a:	bf00      	nop
 8014e5c:	200010b4 	.word	0x200010b4
 8014e60:	42b17180 	.word	0x42b17180
 8014e64:	7f800000 	.word	0x7f800000
 8014e68:	c2cff1b5 	.word	0xc2cff1b5
 8014e6c:	00000000 	.word	0x00000000

08014e70 <logf>:
 8014e70:	b508      	push	{r3, lr}
 8014e72:	ed2d 8b02 	vpush	{d8}
 8014e76:	eeb0 8a40 	vmov.f32	s16, s0
 8014e7a:	f000 fcb7 	bl	80157ec <__ieee754_logf>
 8014e7e:	4b14      	ldr	r3, [pc, #80]	; (8014ed0 <logf+0x60>)
 8014e80:	f993 3000 	ldrsb.w	r3, [r3]
 8014e84:	3301      	adds	r3, #1
 8014e86:	d014      	beq.n	8014eb2 <logf+0x42>
 8014e88:	eeb4 8a48 	vcmp.f32	s16, s16
 8014e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e90:	d60f      	bvs.n	8014eb2 <logf+0x42>
 8014e92:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e9a:	dc0a      	bgt.n	8014eb2 <logf+0x42>
 8014e9c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ea4:	d108      	bne.n	8014eb8 <logf+0x48>
 8014ea6:	f7fb fabb 	bl	8010420 <__errno>
 8014eaa:	2322      	movs	r3, #34	; 0x22
 8014eac:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8014ed4 <logf+0x64>
 8014eb0:	6003      	str	r3, [r0, #0]
 8014eb2:	ecbd 8b02 	vpop	{d8}
 8014eb6:	bd08      	pop	{r3, pc}
 8014eb8:	f7fb fab2 	bl	8010420 <__errno>
 8014ebc:	ecbd 8b02 	vpop	{d8}
 8014ec0:	2321      	movs	r3, #33	; 0x21
 8014ec2:	6003      	str	r3, [r0, #0]
 8014ec4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014ec8:	4803      	ldr	r0, [pc, #12]	; (8014ed8 <logf+0x68>)
 8014eca:	f7fc bb91 	b.w	80115f0 <nanf>
 8014ece:	bf00      	nop
 8014ed0:	200010b4 	.word	0x200010b4
 8014ed4:	ff800000 	.word	0xff800000
 8014ed8:	0805f9bf 	.word	0x0805f9bf

08014edc <log10f>:
 8014edc:	b508      	push	{r3, lr}
 8014ede:	ed2d 8b02 	vpush	{d8}
 8014ee2:	eeb0 8a40 	vmov.f32	s16, s0
 8014ee6:	f000 fd71 	bl	80159cc <__ieee754_log10f>
 8014eea:	4b14      	ldr	r3, [pc, #80]	; (8014f3c <log10f+0x60>)
 8014eec:	f993 3000 	ldrsb.w	r3, [r3]
 8014ef0:	3301      	adds	r3, #1
 8014ef2:	d014      	beq.n	8014f1e <log10f+0x42>
 8014ef4:	eeb4 8a48 	vcmp.f32	s16, s16
 8014ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014efc:	d60f      	bvs.n	8014f1e <log10f+0x42>
 8014efe:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f06:	d80a      	bhi.n	8014f1e <log10f+0x42>
 8014f08:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f10:	d108      	bne.n	8014f24 <log10f+0x48>
 8014f12:	f7fb fa85 	bl	8010420 <__errno>
 8014f16:	2322      	movs	r3, #34	; 0x22
 8014f18:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8014f40 <log10f+0x64>
 8014f1c:	6003      	str	r3, [r0, #0]
 8014f1e:	ecbd 8b02 	vpop	{d8}
 8014f22:	bd08      	pop	{r3, pc}
 8014f24:	f7fb fa7c 	bl	8010420 <__errno>
 8014f28:	ecbd 8b02 	vpop	{d8}
 8014f2c:	2321      	movs	r3, #33	; 0x21
 8014f2e:	6003      	str	r3, [r0, #0]
 8014f30:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014f34:	4803      	ldr	r0, [pc, #12]	; (8014f44 <log10f+0x68>)
 8014f36:	f7fc bb5b 	b.w	80115f0 <nanf>
 8014f3a:	bf00      	nop
 8014f3c:	200010b4 	.word	0x200010b4
 8014f40:	ff800000 	.word	0xff800000
 8014f44:	0805f9bf 	.word	0x0805f9bf

08014f48 <powf>:
 8014f48:	b508      	push	{r3, lr}
 8014f4a:	ed2d 8b04 	vpush	{d8-d9}
 8014f4e:	eeb0 9a40 	vmov.f32	s18, s0
 8014f52:	eef0 8a60 	vmov.f32	s17, s1
 8014f56:	f000 fd91 	bl	8015a7c <__ieee754_powf>
 8014f5a:	4b43      	ldr	r3, [pc, #268]	; (8015068 <powf+0x120>)
 8014f5c:	f993 3000 	ldrsb.w	r3, [r3]
 8014f60:	3301      	adds	r3, #1
 8014f62:	eeb0 8a40 	vmov.f32	s16, s0
 8014f66:	d012      	beq.n	8014f8e <powf+0x46>
 8014f68:	eef4 8a68 	vcmp.f32	s17, s17
 8014f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f70:	d60d      	bvs.n	8014f8e <powf+0x46>
 8014f72:	eeb4 9a49 	vcmp.f32	s18, s18
 8014f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f7a:	d70d      	bvc.n	8014f98 <powf+0x50>
 8014f7c:	eef5 8a40 	vcmp.f32	s17, #0.0
 8014f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f84:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014f88:	bf08      	it	eq
 8014f8a:	eeb0 8a67 	vmoveq.f32	s16, s15
 8014f8e:	eeb0 0a48 	vmov.f32	s0, s16
 8014f92:	ecbd 8b04 	vpop	{d8-d9}
 8014f96:	bd08      	pop	{r3, pc}
 8014f98:	eddf 9a34 	vldr	s19, [pc, #208]	; 801506c <powf+0x124>
 8014f9c:	eeb4 9a69 	vcmp.f32	s18, s19
 8014fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fa4:	d116      	bne.n	8014fd4 <powf+0x8c>
 8014fa6:	eef4 8a69 	vcmp.f32	s17, s19
 8014faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fae:	d057      	beq.n	8015060 <powf+0x118>
 8014fb0:	eeb0 0a68 	vmov.f32	s0, s17
 8014fb4:	f001 fdfe 	bl	8016bb4 <finitef>
 8014fb8:	2800      	cmp	r0, #0
 8014fba:	d0e8      	beq.n	8014f8e <powf+0x46>
 8014fbc:	eef4 8ae9 	vcmpe.f32	s17, s19
 8014fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fc4:	d5e3      	bpl.n	8014f8e <powf+0x46>
 8014fc6:	f7fb fa2b 	bl	8010420 <__errno>
 8014fca:	2321      	movs	r3, #33	; 0x21
 8014fcc:	6003      	str	r3, [r0, #0]
 8014fce:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8015070 <powf+0x128>
 8014fd2:	e7dc      	b.n	8014f8e <powf+0x46>
 8014fd4:	f001 fdee 	bl	8016bb4 <finitef>
 8014fd8:	bb50      	cbnz	r0, 8015030 <powf+0xe8>
 8014fda:	eeb0 0a49 	vmov.f32	s0, s18
 8014fde:	f001 fde9 	bl	8016bb4 <finitef>
 8014fe2:	b328      	cbz	r0, 8015030 <powf+0xe8>
 8014fe4:	eeb0 0a68 	vmov.f32	s0, s17
 8014fe8:	f001 fde4 	bl	8016bb4 <finitef>
 8014fec:	b300      	cbz	r0, 8015030 <powf+0xe8>
 8014fee:	eeb4 8a48 	vcmp.f32	s16, s16
 8014ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ff6:	d706      	bvc.n	8015006 <powf+0xbe>
 8014ff8:	f7fb fa12 	bl	8010420 <__errno>
 8014ffc:	2321      	movs	r3, #33	; 0x21
 8014ffe:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 8015002:	6003      	str	r3, [r0, #0]
 8015004:	e7c3      	b.n	8014f8e <powf+0x46>
 8015006:	f7fb fa0b 	bl	8010420 <__errno>
 801500a:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 801500e:	2322      	movs	r3, #34	; 0x22
 8015010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015014:	6003      	str	r3, [r0, #0]
 8015016:	d508      	bpl.n	801502a <powf+0xe2>
 8015018:	eeb0 0a68 	vmov.f32	s0, s17
 801501c:	f001 fdd8 	bl	8016bd0 <rintf>
 8015020:	eeb4 0a68 	vcmp.f32	s0, s17
 8015024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015028:	d1d1      	bne.n	8014fce <powf+0x86>
 801502a:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8015074 <powf+0x12c>
 801502e:	e7ae      	b.n	8014f8e <powf+0x46>
 8015030:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8015034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015038:	d1a9      	bne.n	8014f8e <powf+0x46>
 801503a:	eeb0 0a49 	vmov.f32	s0, s18
 801503e:	f001 fdb9 	bl	8016bb4 <finitef>
 8015042:	2800      	cmp	r0, #0
 8015044:	d0a3      	beq.n	8014f8e <powf+0x46>
 8015046:	eeb0 0a68 	vmov.f32	s0, s17
 801504a:	f001 fdb3 	bl	8016bb4 <finitef>
 801504e:	2800      	cmp	r0, #0
 8015050:	d09d      	beq.n	8014f8e <powf+0x46>
 8015052:	f7fb f9e5 	bl	8010420 <__errno>
 8015056:	2322      	movs	r3, #34	; 0x22
 8015058:	ed9f 8a04 	vldr	s16, [pc, #16]	; 801506c <powf+0x124>
 801505c:	6003      	str	r3, [r0, #0]
 801505e:	e796      	b.n	8014f8e <powf+0x46>
 8015060:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8015064:	e793      	b.n	8014f8e <powf+0x46>
 8015066:	bf00      	nop
 8015068:	200010b4 	.word	0x200010b4
 801506c:	00000000 	.word	0x00000000
 8015070:	ff800000 	.word	0xff800000
 8015074:	7f800000 	.word	0x7f800000

08015078 <sqrtf>:
 8015078:	b508      	push	{r3, lr}
 801507a:	ed2d 8b02 	vpush	{d8}
 801507e:	eeb0 8a40 	vmov.f32	s16, s0
 8015082:	f000 ffbb 	bl	8015ffc <__ieee754_sqrtf>
 8015086:	4b0d      	ldr	r3, [pc, #52]	; (80150bc <sqrtf+0x44>)
 8015088:	f993 3000 	ldrsb.w	r3, [r3]
 801508c:	3301      	adds	r3, #1
 801508e:	d011      	beq.n	80150b4 <sqrtf+0x3c>
 8015090:	eeb4 8a48 	vcmp.f32	s16, s16
 8015094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015098:	d60c      	bvs.n	80150b4 <sqrtf+0x3c>
 801509a:	eddf 8a09 	vldr	s17, [pc, #36]	; 80150c0 <sqrtf+0x48>
 801509e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80150a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150a6:	d505      	bpl.n	80150b4 <sqrtf+0x3c>
 80150a8:	f7fb f9ba 	bl	8010420 <__errno>
 80150ac:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80150b0:	2321      	movs	r3, #33	; 0x21
 80150b2:	6003      	str	r3, [r0, #0]
 80150b4:	ecbd 8b02 	vpop	{d8}
 80150b8:	bd08      	pop	{r3, pc}
 80150ba:	bf00      	nop
 80150bc:	200010b4 	.word	0x200010b4
	...

080150c8 <__ieee754_rem_pio2>:
 80150c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150cc:	ed2d 8b02 	vpush	{d8}
 80150d0:	ec55 4b10 	vmov	r4, r5, d0
 80150d4:	4bca      	ldr	r3, [pc, #808]	; (8015400 <__ieee754_rem_pio2+0x338>)
 80150d6:	b08b      	sub	sp, #44	; 0x2c
 80150d8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80150dc:	4598      	cmp	r8, r3
 80150de:	4682      	mov	sl, r0
 80150e0:	9502      	str	r5, [sp, #8]
 80150e2:	dc08      	bgt.n	80150f6 <__ieee754_rem_pio2+0x2e>
 80150e4:	2200      	movs	r2, #0
 80150e6:	2300      	movs	r3, #0
 80150e8:	ed80 0b00 	vstr	d0, [r0]
 80150ec:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80150f0:	f04f 0b00 	mov.w	fp, #0
 80150f4:	e028      	b.n	8015148 <__ieee754_rem_pio2+0x80>
 80150f6:	4bc3      	ldr	r3, [pc, #780]	; (8015404 <__ieee754_rem_pio2+0x33c>)
 80150f8:	4598      	cmp	r8, r3
 80150fa:	dc78      	bgt.n	80151ee <__ieee754_rem_pio2+0x126>
 80150fc:	9b02      	ldr	r3, [sp, #8]
 80150fe:	4ec2      	ldr	r6, [pc, #776]	; (8015408 <__ieee754_rem_pio2+0x340>)
 8015100:	2b00      	cmp	r3, #0
 8015102:	ee10 0a10 	vmov	r0, s0
 8015106:	a3b0      	add	r3, pc, #704	; (adr r3, 80153c8 <__ieee754_rem_pio2+0x300>)
 8015108:	e9d3 2300 	ldrd	r2, r3, [r3]
 801510c:	4629      	mov	r1, r5
 801510e:	dd39      	ble.n	8015184 <__ieee754_rem_pio2+0xbc>
 8015110:	f7eb f8ca 	bl	80002a8 <__aeabi_dsub>
 8015114:	45b0      	cmp	r8, r6
 8015116:	4604      	mov	r4, r0
 8015118:	460d      	mov	r5, r1
 801511a:	d01b      	beq.n	8015154 <__ieee754_rem_pio2+0x8c>
 801511c:	a3ac      	add	r3, pc, #688	; (adr r3, 80153d0 <__ieee754_rem_pio2+0x308>)
 801511e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015122:	f7eb f8c1 	bl	80002a8 <__aeabi_dsub>
 8015126:	4602      	mov	r2, r0
 8015128:	460b      	mov	r3, r1
 801512a:	e9ca 2300 	strd	r2, r3, [sl]
 801512e:	4620      	mov	r0, r4
 8015130:	4629      	mov	r1, r5
 8015132:	f7eb f8b9 	bl	80002a8 <__aeabi_dsub>
 8015136:	a3a6      	add	r3, pc, #664	; (adr r3, 80153d0 <__ieee754_rem_pio2+0x308>)
 8015138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801513c:	f7eb f8b4 	bl	80002a8 <__aeabi_dsub>
 8015140:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8015144:	f04f 0b01 	mov.w	fp, #1
 8015148:	4658      	mov	r0, fp
 801514a:	b00b      	add	sp, #44	; 0x2c
 801514c:	ecbd 8b02 	vpop	{d8}
 8015150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015154:	a3a0      	add	r3, pc, #640	; (adr r3, 80153d8 <__ieee754_rem_pio2+0x310>)
 8015156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801515a:	f7eb f8a5 	bl	80002a8 <__aeabi_dsub>
 801515e:	a3a0      	add	r3, pc, #640	; (adr r3, 80153e0 <__ieee754_rem_pio2+0x318>)
 8015160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015164:	4604      	mov	r4, r0
 8015166:	460d      	mov	r5, r1
 8015168:	f7eb f89e 	bl	80002a8 <__aeabi_dsub>
 801516c:	4602      	mov	r2, r0
 801516e:	460b      	mov	r3, r1
 8015170:	e9ca 2300 	strd	r2, r3, [sl]
 8015174:	4620      	mov	r0, r4
 8015176:	4629      	mov	r1, r5
 8015178:	f7eb f896 	bl	80002a8 <__aeabi_dsub>
 801517c:	a398      	add	r3, pc, #608	; (adr r3, 80153e0 <__ieee754_rem_pio2+0x318>)
 801517e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015182:	e7db      	b.n	801513c <__ieee754_rem_pio2+0x74>
 8015184:	f7eb f892 	bl	80002ac <__adddf3>
 8015188:	45b0      	cmp	r8, r6
 801518a:	4604      	mov	r4, r0
 801518c:	460d      	mov	r5, r1
 801518e:	d016      	beq.n	80151be <__ieee754_rem_pio2+0xf6>
 8015190:	a38f      	add	r3, pc, #572	; (adr r3, 80153d0 <__ieee754_rem_pio2+0x308>)
 8015192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015196:	f7eb f889 	bl	80002ac <__adddf3>
 801519a:	4602      	mov	r2, r0
 801519c:	460b      	mov	r3, r1
 801519e:	e9ca 2300 	strd	r2, r3, [sl]
 80151a2:	4620      	mov	r0, r4
 80151a4:	4629      	mov	r1, r5
 80151a6:	f7eb f87f 	bl	80002a8 <__aeabi_dsub>
 80151aa:	a389      	add	r3, pc, #548	; (adr r3, 80153d0 <__ieee754_rem_pio2+0x308>)
 80151ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151b0:	f7eb f87c 	bl	80002ac <__adddf3>
 80151b4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80151b8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80151bc:	e7c4      	b.n	8015148 <__ieee754_rem_pio2+0x80>
 80151be:	a386      	add	r3, pc, #536	; (adr r3, 80153d8 <__ieee754_rem_pio2+0x310>)
 80151c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151c4:	f7eb f872 	bl	80002ac <__adddf3>
 80151c8:	a385      	add	r3, pc, #532	; (adr r3, 80153e0 <__ieee754_rem_pio2+0x318>)
 80151ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151ce:	4604      	mov	r4, r0
 80151d0:	460d      	mov	r5, r1
 80151d2:	f7eb f86b 	bl	80002ac <__adddf3>
 80151d6:	4602      	mov	r2, r0
 80151d8:	460b      	mov	r3, r1
 80151da:	e9ca 2300 	strd	r2, r3, [sl]
 80151de:	4620      	mov	r0, r4
 80151e0:	4629      	mov	r1, r5
 80151e2:	f7eb f861 	bl	80002a8 <__aeabi_dsub>
 80151e6:	a37e      	add	r3, pc, #504	; (adr r3, 80153e0 <__ieee754_rem_pio2+0x318>)
 80151e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151ec:	e7e0      	b.n	80151b0 <__ieee754_rem_pio2+0xe8>
 80151ee:	4b87      	ldr	r3, [pc, #540]	; (801540c <__ieee754_rem_pio2+0x344>)
 80151f0:	4598      	cmp	r8, r3
 80151f2:	f300 80d9 	bgt.w	80153a8 <__ieee754_rem_pio2+0x2e0>
 80151f6:	f001 fbcd 	bl	8016994 <fabs>
 80151fa:	ec55 4b10 	vmov	r4, r5, d0
 80151fe:	ee10 0a10 	vmov	r0, s0
 8015202:	a379      	add	r3, pc, #484	; (adr r3, 80153e8 <__ieee754_rem_pio2+0x320>)
 8015204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015208:	4629      	mov	r1, r5
 801520a:	f7eb fa05 	bl	8000618 <__aeabi_dmul>
 801520e:	4b80      	ldr	r3, [pc, #512]	; (8015410 <__ieee754_rem_pio2+0x348>)
 8015210:	2200      	movs	r2, #0
 8015212:	f7eb f84b 	bl	80002ac <__adddf3>
 8015216:	f7eb fcaf 	bl	8000b78 <__aeabi_d2iz>
 801521a:	4683      	mov	fp, r0
 801521c:	f7eb f992 	bl	8000544 <__aeabi_i2d>
 8015220:	4602      	mov	r2, r0
 8015222:	460b      	mov	r3, r1
 8015224:	ec43 2b18 	vmov	d8, r2, r3
 8015228:	a367      	add	r3, pc, #412	; (adr r3, 80153c8 <__ieee754_rem_pio2+0x300>)
 801522a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801522e:	f7eb f9f3 	bl	8000618 <__aeabi_dmul>
 8015232:	4602      	mov	r2, r0
 8015234:	460b      	mov	r3, r1
 8015236:	4620      	mov	r0, r4
 8015238:	4629      	mov	r1, r5
 801523a:	f7eb f835 	bl	80002a8 <__aeabi_dsub>
 801523e:	a364      	add	r3, pc, #400	; (adr r3, 80153d0 <__ieee754_rem_pio2+0x308>)
 8015240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015244:	4606      	mov	r6, r0
 8015246:	460f      	mov	r7, r1
 8015248:	ec51 0b18 	vmov	r0, r1, d8
 801524c:	f7eb f9e4 	bl	8000618 <__aeabi_dmul>
 8015250:	f1bb 0f1f 	cmp.w	fp, #31
 8015254:	4604      	mov	r4, r0
 8015256:	460d      	mov	r5, r1
 8015258:	dc0d      	bgt.n	8015276 <__ieee754_rem_pio2+0x1ae>
 801525a:	4b6e      	ldr	r3, [pc, #440]	; (8015414 <__ieee754_rem_pio2+0x34c>)
 801525c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8015260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015264:	4543      	cmp	r3, r8
 8015266:	d006      	beq.n	8015276 <__ieee754_rem_pio2+0x1ae>
 8015268:	4622      	mov	r2, r4
 801526a:	462b      	mov	r3, r5
 801526c:	4630      	mov	r0, r6
 801526e:	4639      	mov	r1, r7
 8015270:	f7eb f81a 	bl	80002a8 <__aeabi_dsub>
 8015274:	e00f      	b.n	8015296 <__ieee754_rem_pio2+0x1ce>
 8015276:	462b      	mov	r3, r5
 8015278:	4622      	mov	r2, r4
 801527a:	4630      	mov	r0, r6
 801527c:	4639      	mov	r1, r7
 801527e:	f7eb f813 	bl	80002a8 <__aeabi_dsub>
 8015282:	ea4f 5328 	mov.w	r3, r8, asr #20
 8015286:	9303      	str	r3, [sp, #12]
 8015288:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801528c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8015290:	f1b8 0f10 	cmp.w	r8, #16
 8015294:	dc02      	bgt.n	801529c <__ieee754_rem_pio2+0x1d4>
 8015296:	e9ca 0100 	strd	r0, r1, [sl]
 801529a:	e039      	b.n	8015310 <__ieee754_rem_pio2+0x248>
 801529c:	a34e      	add	r3, pc, #312	; (adr r3, 80153d8 <__ieee754_rem_pio2+0x310>)
 801529e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152a2:	ec51 0b18 	vmov	r0, r1, d8
 80152a6:	f7eb f9b7 	bl	8000618 <__aeabi_dmul>
 80152aa:	4604      	mov	r4, r0
 80152ac:	460d      	mov	r5, r1
 80152ae:	4602      	mov	r2, r0
 80152b0:	460b      	mov	r3, r1
 80152b2:	4630      	mov	r0, r6
 80152b4:	4639      	mov	r1, r7
 80152b6:	f7ea fff7 	bl	80002a8 <__aeabi_dsub>
 80152ba:	4602      	mov	r2, r0
 80152bc:	460b      	mov	r3, r1
 80152be:	4680      	mov	r8, r0
 80152c0:	4689      	mov	r9, r1
 80152c2:	4630      	mov	r0, r6
 80152c4:	4639      	mov	r1, r7
 80152c6:	f7ea ffef 	bl	80002a8 <__aeabi_dsub>
 80152ca:	4622      	mov	r2, r4
 80152cc:	462b      	mov	r3, r5
 80152ce:	f7ea ffeb 	bl	80002a8 <__aeabi_dsub>
 80152d2:	a343      	add	r3, pc, #268	; (adr r3, 80153e0 <__ieee754_rem_pio2+0x318>)
 80152d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152d8:	4604      	mov	r4, r0
 80152da:	460d      	mov	r5, r1
 80152dc:	ec51 0b18 	vmov	r0, r1, d8
 80152e0:	f7eb f99a 	bl	8000618 <__aeabi_dmul>
 80152e4:	4622      	mov	r2, r4
 80152e6:	462b      	mov	r3, r5
 80152e8:	f7ea ffde 	bl	80002a8 <__aeabi_dsub>
 80152ec:	4602      	mov	r2, r0
 80152ee:	460b      	mov	r3, r1
 80152f0:	4604      	mov	r4, r0
 80152f2:	460d      	mov	r5, r1
 80152f4:	4640      	mov	r0, r8
 80152f6:	4649      	mov	r1, r9
 80152f8:	f7ea ffd6 	bl	80002a8 <__aeabi_dsub>
 80152fc:	9a03      	ldr	r2, [sp, #12]
 80152fe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015302:	1ad3      	subs	r3, r2, r3
 8015304:	2b31      	cmp	r3, #49	; 0x31
 8015306:	dc24      	bgt.n	8015352 <__ieee754_rem_pio2+0x28a>
 8015308:	e9ca 0100 	strd	r0, r1, [sl]
 801530c:	4646      	mov	r6, r8
 801530e:	464f      	mov	r7, r9
 8015310:	e9da 8900 	ldrd	r8, r9, [sl]
 8015314:	4630      	mov	r0, r6
 8015316:	4642      	mov	r2, r8
 8015318:	464b      	mov	r3, r9
 801531a:	4639      	mov	r1, r7
 801531c:	f7ea ffc4 	bl	80002a8 <__aeabi_dsub>
 8015320:	462b      	mov	r3, r5
 8015322:	4622      	mov	r2, r4
 8015324:	f7ea ffc0 	bl	80002a8 <__aeabi_dsub>
 8015328:	9b02      	ldr	r3, [sp, #8]
 801532a:	2b00      	cmp	r3, #0
 801532c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8015330:	f6bf af0a 	bge.w	8015148 <__ieee754_rem_pio2+0x80>
 8015334:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8015338:	f8ca 3004 	str.w	r3, [sl, #4]
 801533c:	f8ca 8000 	str.w	r8, [sl]
 8015340:	f8ca 0008 	str.w	r0, [sl, #8]
 8015344:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015348:	f8ca 300c 	str.w	r3, [sl, #12]
 801534c:	f1cb 0b00 	rsb	fp, fp, #0
 8015350:	e6fa      	b.n	8015148 <__ieee754_rem_pio2+0x80>
 8015352:	a327      	add	r3, pc, #156	; (adr r3, 80153f0 <__ieee754_rem_pio2+0x328>)
 8015354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015358:	ec51 0b18 	vmov	r0, r1, d8
 801535c:	f7eb f95c 	bl	8000618 <__aeabi_dmul>
 8015360:	4604      	mov	r4, r0
 8015362:	460d      	mov	r5, r1
 8015364:	4602      	mov	r2, r0
 8015366:	460b      	mov	r3, r1
 8015368:	4640      	mov	r0, r8
 801536a:	4649      	mov	r1, r9
 801536c:	f7ea ff9c 	bl	80002a8 <__aeabi_dsub>
 8015370:	4602      	mov	r2, r0
 8015372:	460b      	mov	r3, r1
 8015374:	4606      	mov	r6, r0
 8015376:	460f      	mov	r7, r1
 8015378:	4640      	mov	r0, r8
 801537a:	4649      	mov	r1, r9
 801537c:	f7ea ff94 	bl	80002a8 <__aeabi_dsub>
 8015380:	4622      	mov	r2, r4
 8015382:	462b      	mov	r3, r5
 8015384:	f7ea ff90 	bl	80002a8 <__aeabi_dsub>
 8015388:	a31b      	add	r3, pc, #108	; (adr r3, 80153f8 <__ieee754_rem_pio2+0x330>)
 801538a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801538e:	4604      	mov	r4, r0
 8015390:	460d      	mov	r5, r1
 8015392:	ec51 0b18 	vmov	r0, r1, d8
 8015396:	f7eb f93f 	bl	8000618 <__aeabi_dmul>
 801539a:	4622      	mov	r2, r4
 801539c:	462b      	mov	r3, r5
 801539e:	f7ea ff83 	bl	80002a8 <__aeabi_dsub>
 80153a2:	4604      	mov	r4, r0
 80153a4:	460d      	mov	r5, r1
 80153a6:	e75f      	b.n	8015268 <__ieee754_rem_pio2+0x1a0>
 80153a8:	4b1b      	ldr	r3, [pc, #108]	; (8015418 <__ieee754_rem_pio2+0x350>)
 80153aa:	4598      	cmp	r8, r3
 80153ac:	dd36      	ble.n	801541c <__ieee754_rem_pio2+0x354>
 80153ae:	ee10 2a10 	vmov	r2, s0
 80153b2:	462b      	mov	r3, r5
 80153b4:	4620      	mov	r0, r4
 80153b6:	4629      	mov	r1, r5
 80153b8:	f7ea ff76 	bl	80002a8 <__aeabi_dsub>
 80153bc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80153c0:	e9ca 0100 	strd	r0, r1, [sl]
 80153c4:	e694      	b.n	80150f0 <__ieee754_rem_pio2+0x28>
 80153c6:	bf00      	nop
 80153c8:	54400000 	.word	0x54400000
 80153cc:	3ff921fb 	.word	0x3ff921fb
 80153d0:	1a626331 	.word	0x1a626331
 80153d4:	3dd0b461 	.word	0x3dd0b461
 80153d8:	1a600000 	.word	0x1a600000
 80153dc:	3dd0b461 	.word	0x3dd0b461
 80153e0:	2e037073 	.word	0x2e037073
 80153e4:	3ba3198a 	.word	0x3ba3198a
 80153e8:	6dc9c883 	.word	0x6dc9c883
 80153ec:	3fe45f30 	.word	0x3fe45f30
 80153f0:	2e000000 	.word	0x2e000000
 80153f4:	3ba3198a 	.word	0x3ba3198a
 80153f8:	252049c1 	.word	0x252049c1
 80153fc:	397b839a 	.word	0x397b839a
 8015400:	3fe921fb 	.word	0x3fe921fb
 8015404:	4002d97b 	.word	0x4002d97b
 8015408:	3ff921fb 	.word	0x3ff921fb
 801540c:	413921fb 	.word	0x413921fb
 8015410:	3fe00000 	.word	0x3fe00000
 8015414:	0805fe34 	.word	0x0805fe34
 8015418:	7fefffff 	.word	0x7fefffff
 801541c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8015420:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8015424:	ee10 0a10 	vmov	r0, s0
 8015428:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 801542c:	ee10 6a10 	vmov	r6, s0
 8015430:	460f      	mov	r7, r1
 8015432:	f7eb fba1 	bl	8000b78 <__aeabi_d2iz>
 8015436:	f7eb f885 	bl	8000544 <__aeabi_i2d>
 801543a:	4602      	mov	r2, r0
 801543c:	460b      	mov	r3, r1
 801543e:	4630      	mov	r0, r6
 8015440:	4639      	mov	r1, r7
 8015442:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015446:	f7ea ff2f 	bl	80002a8 <__aeabi_dsub>
 801544a:	4b22      	ldr	r3, [pc, #136]	; (80154d4 <__ieee754_rem_pio2+0x40c>)
 801544c:	2200      	movs	r2, #0
 801544e:	f7eb f8e3 	bl	8000618 <__aeabi_dmul>
 8015452:	460f      	mov	r7, r1
 8015454:	4606      	mov	r6, r0
 8015456:	f7eb fb8f 	bl	8000b78 <__aeabi_d2iz>
 801545a:	f7eb f873 	bl	8000544 <__aeabi_i2d>
 801545e:	4602      	mov	r2, r0
 8015460:	460b      	mov	r3, r1
 8015462:	4630      	mov	r0, r6
 8015464:	4639      	mov	r1, r7
 8015466:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801546a:	f7ea ff1d 	bl	80002a8 <__aeabi_dsub>
 801546e:	4b19      	ldr	r3, [pc, #100]	; (80154d4 <__ieee754_rem_pio2+0x40c>)
 8015470:	2200      	movs	r2, #0
 8015472:	f7eb f8d1 	bl	8000618 <__aeabi_dmul>
 8015476:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801547a:	ad04      	add	r5, sp, #16
 801547c:	f04f 0803 	mov.w	r8, #3
 8015480:	46a9      	mov	r9, r5
 8015482:	2600      	movs	r6, #0
 8015484:	2700      	movs	r7, #0
 8015486:	4632      	mov	r2, r6
 8015488:	463b      	mov	r3, r7
 801548a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 801548e:	46c3      	mov	fp, r8
 8015490:	3d08      	subs	r5, #8
 8015492:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8015496:	f7eb fb27 	bl	8000ae8 <__aeabi_dcmpeq>
 801549a:	2800      	cmp	r0, #0
 801549c:	d1f3      	bne.n	8015486 <__ieee754_rem_pio2+0x3be>
 801549e:	4b0e      	ldr	r3, [pc, #56]	; (80154d8 <__ieee754_rem_pio2+0x410>)
 80154a0:	9301      	str	r3, [sp, #4]
 80154a2:	2302      	movs	r3, #2
 80154a4:	9300      	str	r3, [sp, #0]
 80154a6:	4622      	mov	r2, r4
 80154a8:	465b      	mov	r3, fp
 80154aa:	4651      	mov	r1, sl
 80154ac:	4648      	mov	r0, r9
 80154ae:	f000 fe73 	bl	8016198 <__kernel_rem_pio2>
 80154b2:	9b02      	ldr	r3, [sp, #8]
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	4683      	mov	fp, r0
 80154b8:	f6bf ae46 	bge.w	8015148 <__ieee754_rem_pio2+0x80>
 80154bc:	f8da 3004 	ldr.w	r3, [sl, #4]
 80154c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80154c4:	f8ca 3004 	str.w	r3, [sl, #4]
 80154c8:	f8da 300c 	ldr.w	r3, [sl, #12]
 80154cc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80154d0:	e73a      	b.n	8015348 <__ieee754_rem_pio2+0x280>
 80154d2:	bf00      	nop
 80154d4:	41700000 	.word	0x41700000
 80154d8:	0805feb4 	.word	0x0805feb4

080154dc <__ieee754_sqrt>:
 80154dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154e0:	ec55 4b10 	vmov	r4, r5, d0
 80154e4:	4e56      	ldr	r6, [pc, #344]	; (8015640 <__ieee754_sqrt+0x164>)
 80154e6:	43ae      	bics	r6, r5
 80154e8:	ee10 0a10 	vmov	r0, s0
 80154ec:	ee10 3a10 	vmov	r3, s0
 80154f0:	4629      	mov	r1, r5
 80154f2:	462a      	mov	r2, r5
 80154f4:	d110      	bne.n	8015518 <__ieee754_sqrt+0x3c>
 80154f6:	ee10 2a10 	vmov	r2, s0
 80154fa:	462b      	mov	r3, r5
 80154fc:	f7eb f88c 	bl	8000618 <__aeabi_dmul>
 8015500:	4602      	mov	r2, r0
 8015502:	460b      	mov	r3, r1
 8015504:	4620      	mov	r0, r4
 8015506:	4629      	mov	r1, r5
 8015508:	f7ea fed0 	bl	80002ac <__adddf3>
 801550c:	4604      	mov	r4, r0
 801550e:	460d      	mov	r5, r1
 8015510:	ec45 4b10 	vmov	d0, r4, r5
 8015514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015518:	2d00      	cmp	r5, #0
 801551a:	dc10      	bgt.n	801553e <__ieee754_sqrt+0x62>
 801551c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8015520:	4330      	orrs	r0, r6
 8015522:	d0f5      	beq.n	8015510 <__ieee754_sqrt+0x34>
 8015524:	b15d      	cbz	r5, 801553e <__ieee754_sqrt+0x62>
 8015526:	ee10 2a10 	vmov	r2, s0
 801552a:	462b      	mov	r3, r5
 801552c:	ee10 0a10 	vmov	r0, s0
 8015530:	f7ea feba 	bl	80002a8 <__aeabi_dsub>
 8015534:	4602      	mov	r2, r0
 8015536:	460b      	mov	r3, r1
 8015538:	f7eb f998 	bl	800086c <__aeabi_ddiv>
 801553c:	e7e6      	b.n	801550c <__ieee754_sqrt+0x30>
 801553e:	1509      	asrs	r1, r1, #20
 8015540:	d076      	beq.n	8015630 <__ieee754_sqrt+0x154>
 8015542:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8015546:	07ce      	lsls	r6, r1, #31
 8015548:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801554c:	bf5e      	ittt	pl
 801554e:	0fda      	lsrpl	r2, r3, #31
 8015550:	005b      	lslpl	r3, r3, #1
 8015552:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8015556:	0fda      	lsrs	r2, r3, #31
 8015558:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801555c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8015560:	2000      	movs	r0, #0
 8015562:	106d      	asrs	r5, r5, #1
 8015564:	005b      	lsls	r3, r3, #1
 8015566:	f04f 0e16 	mov.w	lr, #22
 801556a:	4684      	mov	ip, r0
 801556c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8015570:	eb0c 0401 	add.w	r4, ip, r1
 8015574:	4294      	cmp	r4, r2
 8015576:	bfde      	ittt	le
 8015578:	1b12      	suble	r2, r2, r4
 801557a:	eb04 0c01 	addle.w	ip, r4, r1
 801557e:	1840      	addle	r0, r0, r1
 8015580:	0052      	lsls	r2, r2, #1
 8015582:	f1be 0e01 	subs.w	lr, lr, #1
 8015586:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801558a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801558e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015592:	d1ed      	bne.n	8015570 <__ieee754_sqrt+0x94>
 8015594:	4671      	mov	r1, lr
 8015596:	2720      	movs	r7, #32
 8015598:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801559c:	4562      	cmp	r2, ip
 801559e:	eb04 060e 	add.w	r6, r4, lr
 80155a2:	dc02      	bgt.n	80155aa <__ieee754_sqrt+0xce>
 80155a4:	d113      	bne.n	80155ce <__ieee754_sqrt+0xf2>
 80155a6:	429e      	cmp	r6, r3
 80155a8:	d811      	bhi.n	80155ce <__ieee754_sqrt+0xf2>
 80155aa:	2e00      	cmp	r6, #0
 80155ac:	eb06 0e04 	add.w	lr, r6, r4
 80155b0:	da43      	bge.n	801563a <__ieee754_sqrt+0x15e>
 80155b2:	f1be 0f00 	cmp.w	lr, #0
 80155b6:	db40      	blt.n	801563a <__ieee754_sqrt+0x15e>
 80155b8:	f10c 0801 	add.w	r8, ip, #1
 80155bc:	eba2 020c 	sub.w	r2, r2, ip
 80155c0:	429e      	cmp	r6, r3
 80155c2:	bf88      	it	hi
 80155c4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80155c8:	1b9b      	subs	r3, r3, r6
 80155ca:	4421      	add	r1, r4
 80155cc:	46c4      	mov	ip, r8
 80155ce:	0052      	lsls	r2, r2, #1
 80155d0:	3f01      	subs	r7, #1
 80155d2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80155d6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80155da:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80155de:	d1dd      	bne.n	801559c <__ieee754_sqrt+0xc0>
 80155e0:	4313      	orrs	r3, r2
 80155e2:	d006      	beq.n	80155f2 <__ieee754_sqrt+0x116>
 80155e4:	1c4c      	adds	r4, r1, #1
 80155e6:	bf13      	iteet	ne
 80155e8:	3101      	addne	r1, #1
 80155ea:	3001      	addeq	r0, #1
 80155ec:	4639      	moveq	r1, r7
 80155ee:	f021 0101 	bicne.w	r1, r1, #1
 80155f2:	1043      	asrs	r3, r0, #1
 80155f4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80155f8:	0849      	lsrs	r1, r1, #1
 80155fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80155fe:	07c2      	lsls	r2, r0, #31
 8015600:	bf48      	it	mi
 8015602:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8015606:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801560a:	460c      	mov	r4, r1
 801560c:	463d      	mov	r5, r7
 801560e:	e77f      	b.n	8015510 <__ieee754_sqrt+0x34>
 8015610:	0ada      	lsrs	r2, r3, #11
 8015612:	3815      	subs	r0, #21
 8015614:	055b      	lsls	r3, r3, #21
 8015616:	2a00      	cmp	r2, #0
 8015618:	d0fa      	beq.n	8015610 <__ieee754_sqrt+0x134>
 801561a:	02d7      	lsls	r7, r2, #11
 801561c:	d50a      	bpl.n	8015634 <__ieee754_sqrt+0x158>
 801561e:	f1c1 0420 	rsb	r4, r1, #32
 8015622:	fa23 f404 	lsr.w	r4, r3, r4
 8015626:	1e4d      	subs	r5, r1, #1
 8015628:	408b      	lsls	r3, r1
 801562a:	4322      	orrs	r2, r4
 801562c:	1b41      	subs	r1, r0, r5
 801562e:	e788      	b.n	8015542 <__ieee754_sqrt+0x66>
 8015630:	4608      	mov	r0, r1
 8015632:	e7f0      	b.n	8015616 <__ieee754_sqrt+0x13a>
 8015634:	0052      	lsls	r2, r2, #1
 8015636:	3101      	adds	r1, #1
 8015638:	e7ef      	b.n	801561a <__ieee754_sqrt+0x13e>
 801563a:	46e0      	mov	r8, ip
 801563c:	e7be      	b.n	80155bc <__ieee754_sqrt+0xe0>
 801563e:	bf00      	nop
 8015640:	7ff00000 	.word	0x7ff00000

08015644 <__ieee754_expf>:
 8015644:	ee10 2a10 	vmov	r2, s0
 8015648:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 801564c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8015650:	d902      	bls.n	8015658 <__ieee754_expf+0x14>
 8015652:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015656:	4770      	bx	lr
 8015658:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 801565c:	d106      	bne.n	801566c <__ieee754_expf+0x28>
 801565e:	eddf 7a51 	vldr	s15, [pc, #324]	; 80157a4 <__ieee754_expf+0x160>
 8015662:	2b00      	cmp	r3, #0
 8015664:	bf18      	it	ne
 8015666:	eeb0 0a67 	vmovne.f32	s0, s15
 801566a:	4770      	bx	lr
 801566c:	484e      	ldr	r0, [pc, #312]	; (80157a8 <__ieee754_expf+0x164>)
 801566e:	4282      	cmp	r2, r0
 8015670:	dd04      	ble.n	801567c <__ieee754_expf+0x38>
 8015672:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 80157ac <__ieee754_expf+0x168>
 8015676:	ee20 0a00 	vmul.f32	s0, s0, s0
 801567a:	4770      	bx	lr
 801567c:	2a00      	cmp	r2, #0
 801567e:	da03      	bge.n	8015688 <__ieee754_expf+0x44>
 8015680:	4a4b      	ldr	r2, [pc, #300]	; (80157b0 <__ieee754_expf+0x16c>)
 8015682:	4291      	cmp	r1, r2
 8015684:	f200 808a 	bhi.w	801579c <__ieee754_expf+0x158>
 8015688:	4a4a      	ldr	r2, [pc, #296]	; (80157b4 <__ieee754_expf+0x170>)
 801568a:	4291      	cmp	r1, r2
 801568c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8015690:	d954      	bls.n	801573c <__ieee754_expf+0xf8>
 8015692:	4a49      	ldr	r2, [pc, #292]	; (80157b8 <__ieee754_expf+0x174>)
 8015694:	4291      	cmp	r1, r2
 8015696:	ea4f 0283 	mov.w	r2, r3, lsl #2
 801569a:	d836      	bhi.n	801570a <__ieee754_expf+0xc6>
 801569c:	4947      	ldr	r1, [pc, #284]	; (80157bc <__ieee754_expf+0x178>)
 801569e:	4411      	add	r1, r2
 80156a0:	ed91 7a00 	vldr	s14, [r1]
 80156a4:	4946      	ldr	r1, [pc, #280]	; (80157c0 <__ieee754_expf+0x17c>)
 80156a6:	440a      	add	r2, r1
 80156a8:	edd2 7a00 	vldr	s15, [r2]
 80156ac:	ee30 7a47 	vsub.f32	s14, s0, s14
 80156b0:	f1c3 0201 	rsb	r2, r3, #1
 80156b4:	1ad2      	subs	r2, r2, r3
 80156b6:	ee37 0a67 	vsub.f32	s0, s14, s15
 80156ba:	ee60 6a00 	vmul.f32	s13, s0, s0
 80156be:	eddf 5a41 	vldr	s11, [pc, #260]	; 80157c4 <__ieee754_expf+0x180>
 80156c2:	ed9f 5a41 	vldr	s10, [pc, #260]	; 80157c8 <__ieee754_expf+0x184>
 80156c6:	eea6 5aa5 	vfma.f32	s10, s13, s11
 80156ca:	eddf 5a40 	vldr	s11, [pc, #256]	; 80157cc <__ieee754_expf+0x188>
 80156ce:	eee5 5a26 	vfma.f32	s11, s10, s13
 80156d2:	ed9f 5a3f 	vldr	s10, [pc, #252]	; 80157d0 <__ieee754_expf+0x18c>
 80156d6:	eea5 5aa6 	vfma.f32	s10, s11, s13
 80156da:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80157d4 <__ieee754_expf+0x190>
 80156de:	eee5 5a26 	vfma.f32	s11, s10, s13
 80156e2:	eeb0 5a40 	vmov.f32	s10, s0
 80156e6:	eea5 5ae6 	vfms.f32	s10, s11, s13
 80156ea:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80156ee:	eef0 6a45 	vmov.f32	s13, s10
 80156f2:	ee20 5a05 	vmul.f32	s10, s0, s10
 80156f6:	bb92      	cbnz	r2, 801575e <__ieee754_expf+0x11a>
 80156f8:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80156fc:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8015700:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8015704:	ee36 0a40 	vsub.f32	s0, s12, s0
 8015708:	4770      	bx	lr
 801570a:	4b33      	ldr	r3, [pc, #204]	; (80157d8 <__ieee754_expf+0x194>)
 801570c:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80157dc <__ieee754_expf+0x198>
 8015710:	4413      	add	r3, r2
 8015712:	edd3 7a00 	vldr	s15, [r3]
 8015716:	eee0 7a07 	vfma.f32	s15, s0, s14
 801571a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80157e0 <__ieee754_expf+0x19c>
 801571e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015722:	ee17 2a90 	vmov	r2, s15
 8015726:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801572a:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801572e:	eeb0 7a40 	vmov.f32	s14, s0
 8015732:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80157e4 <__ieee754_expf+0x1a0>
 8015736:	ee67 7a80 	vmul.f32	s15, s15, s0
 801573a:	e7bc      	b.n	80156b6 <__ieee754_expf+0x72>
 801573c:	f1b1 5f46 	cmp.w	r1, #830472192	; 0x31800000
 8015740:	d20b      	bcs.n	801575a <__ieee754_expf+0x116>
 8015742:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80157ac <__ieee754_expf+0x168>
 8015746:	ee70 6a26 	vadd.f32	s13, s0, s13
 801574a:	eef4 6ac6 	vcmpe.f32	s13, s12
 801574e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015752:	dd02      	ble.n	801575a <__ieee754_expf+0x116>
 8015754:	ee30 0a06 	vadd.f32	s0, s0, s12
 8015758:	4770      	bx	lr
 801575a:	2200      	movs	r2, #0
 801575c:	e7ad      	b.n	80156ba <__ieee754_expf+0x76>
 801575e:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8015762:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8015766:	ee85 0a26 	vdiv.f32	s0, s10, s13
 801576a:	bfb8      	it	lt
 801576c:	3264      	addlt	r2, #100	; 0x64
 801576e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015772:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8015776:	ee76 7a40 	vsub.f32	s15, s12, s0
 801577a:	ee17 3a90 	vmov	r3, s15
 801577e:	bfab      	itete	ge
 8015780:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8015784:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8015788:	ee00 3a10 	vmovge	s0, r3
 801578c:	eddf 7a16 	vldrlt	s15, [pc, #88]	; 80157e8 <__ieee754_expf+0x1a4>
 8015790:	bfbc      	itt	lt
 8015792:	ee00 3a10 	vmovlt	s0, r3
 8015796:	ee20 0a27 	vmullt.f32	s0, s0, s15
 801579a:	4770      	bx	lr
 801579c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80157a4 <__ieee754_expf+0x160>
 80157a0:	4770      	bx	lr
 80157a2:	bf00      	nop
 80157a4:	00000000 	.word	0x00000000
 80157a8:	42b17217 	.word	0x42b17217
 80157ac:	7149f2ca 	.word	0x7149f2ca
 80157b0:	42cff1b5 	.word	0x42cff1b5
 80157b4:	3eb17218 	.word	0x3eb17218
 80157b8:	3f851591 	.word	0x3f851591
 80157bc:	0805ffc4 	.word	0x0805ffc4
 80157c0:	0805ffcc 	.word	0x0805ffcc
 80157c4:	3331bb4c 	.word	0x3331bb4c
 80157c8:	b5ddea0e 	.word	0xb5ddea0e
 80157cc:	388ab355 	.word	0x388ab355
 80157d0:	bb360b61 	.word	0xbb360b61
 80157d4:	3e2aaaab 	.word	0x3e2aaaab
 80157d8:	0805ffbc 	.word	0x0805ffbc
 80157dc:	3fb8aa3b 	.word	0x3fb8aa3b
 80157e0:	3f317180 	.word	0x3f317180
 80157e4:	3717f7d1 	.word	0x3717f7d1
 80157e8:	0d800000 	.word	0x0d800000

080157ec <__ieee754_logf>:
 80157ec:	ee10 3a10 	vmov	r3, s0
 80157f0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80157f4:	d106      	bne.n	8015804 <__ieee754_logf+0x18>
 80157f6:	ed9f 7a65 	vldr	s14, [pc, #404]	; 801598c <__ieee754_logf+0x1a0>
 80157fa:	eddf 7a65 	vldr	s15, [pc, #404]	; 8015990 <__ieee754_logf+0x1a4>
 80157fe:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8015802:	4770      	bx	lr
 8015804:	2b00      	cmp	r3, #0
 8015806:	da02      	bge.n	801580e <__ieee754_logf+0x22>
 8015808:	ee30 7a40 	vsub.f32	s14, s0, s0
 801580c:	e7f5      	b.n	80157fa <__ieee754_logf+0xe>
 801580e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8015812:	db02      	blt.n	801581a <__ieee754_logf+0x2e>
 8015814:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015818:	4770      	bx	lr
 801581a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801581e:	bfb8      	it	lt
 8015820:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 8015994 <__ieee754_logf+0x1a8>
 8015824:	485c      	ldr	r0, [pc, #368]	; (8015998 <__ieee754_logf+0x1ac>)
 8015826:	bfbe      	ittt	lt
 8015828:	ee60 7a27 	vmullt.f32	s15, s0, s15
 801582c:	f06f 0118 	mvnlt.w	r1, #24
 8015830:	ee17 3a90 	vmovlt	r3, s15
 8015834:	ea4f 52e3 	mov.w	r2, r3, asr #23
 8015838:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801583c:	4418      	add	r0, r3
 801583e:	bfa8      	it	ge
 8015840:	2100      	movge	r1, #0
 8015842:	3a7f      	subs	r2, #127	; 0x7f
 8015844:	440a      	add	r2, r1
 8015846:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 801584a:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 801584e:	4319      	orrs	r1, r3
 8015850:	ee00 1a10 	vmov	s0, r1
 8015854:	4951      	ldr	r1, [pc, #324]	; (801599c <__ieee754_logf+0x1b0>)
 8015856:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 801585a:	f103 000f 	add.w	r0, r3, #15
 801585e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8015862:	4001      	ands	r1, r0
 8015864:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015868:	bb89      	cbnz	r1, 80158ce <__ieee754_logf+0xe2>
 801586a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 801586e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015872:	d10f      	bne.n	8015894 <__ieee754_logf+0xa8>
 8015874:	2a00      	cmp	r2, #0
 8015876:	f000 8085 	beq.w	8015984 <__ieee754_logf+0x198>
 801587a:	ee07 2a90 	vmov	s15, r2
 801587e:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80159a0 <__ieee754_logf+0x1b4>
 8015882:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80159a4 <__ieee754_logf+0x1b8>
 8015886:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801588a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801588e:	eea7 0a87 	vfma.f32	s0, s15, s14
 8015892:	4770      	bx	lr
 8015894:	eddf 6a44 	vldr	s13, [pc, #272]	; 80159a8 <__ieee754_logf+0x1bc>
 8015898:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801589c:	eee0 7a66 	vfms.f32	s15, s0, s13
 80158a0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80158a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80158a8:	b912      	cbnz	r2, 80158b0 <__ieee754_logf+0xc4>
 80158aa:	ee30 0a47 	vsub.f32	s0, s0, s14
 80158ae:	4770      	bx	lr
 80158b0:	ee07 2a90 	vmov	s15, r2
 80158b4:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80159a0 <__ieee754_logf+0x1b4>
 80158b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80158bc:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80158c0:	ee37 0a40 	vsub.f32	s0, s14, s0
 80158c4:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80159a4 <__ieee754_logf+0x1b8>
 80158c8:	ee97 0a87 	vfnms.f32	s0, s15, s14
 80158cc:	4770      	bx	lr
 80158ce:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80158d2:	ee70 7a27 	vadd.f32	s15, s0, s15
 80158d6:	eddf 5a35 	vldr	s11, [pc, #212]	; 80159ac <__ieee754_logf+0x1c0>
 80158da:	eddf 4a35 	vldr	s9, [pc, #212]	; 80159b0 <__ieee754_logf+0x1c4>
 80158de:	4935      	ldr	r1, [pc, #212]	; (80159b4 <__ieee754_logf+0x1c8>)
 80158e0:	ee80 6a27 	vdiv.f32	s12, s0, s15
 80158e4:	4419      	add	r1, r3
 80158e6:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 80158ea:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80158ee:	430b      	orrs	r3, r1
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	ee07 2a90 	vmov	s15, r2
 80158f6:	ee26 5a06 	vmul.f32	s10, s12, s12
 80158fa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80158fe:	ee25 7a05 	vmul.f32	s14, s10, s10
 8015902:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80159b8 <__ieee754_logf+0x1cc>
 8015906:	eee7 7a25 	vfma.f32	s15, s14, s11
 801590a:	eddf 5a2c 	vldr	s11, [pc, #176]	; 80159bc <__ieee754_logf+0x1d0>
 801590e:	eee7 5a87 	vfma.f32	s11, s15, s14
 8015912:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80159c0 <__ieee754_logf+0x1d4>
 8015916:	eee7 7a24 	vfma.f32	s15, s14, s9
 801591a:	eddf 4a2a 	vldr	s9, [pc, #168]	; 80159c4 <__ieee754_logf+0x1d8>
 801591e:	eee7 4a87 	vfma.f32	s9, s15, s14
 8015922:	eddf 7a29 	vldr	s15, [pc, #164]	; 80159c8 <__ieee754_logf+0x1dc>
 8015926:	eee4 7a87 	vfma.f32	s15, s9, s14
 801592a:	ee67 7a85 	vmul.f32	s15, s15, s10
 801592e:	eee5 7a87 	vfma.f32	s15, s11, s14
 8015932:	dd1c      	ble.n	801596e <__ieee754_logf+0x182>
 8015934:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8015938:	ee20 7a07 	vmul.f32	s14, s0, s14
 801593c:	ee27 7a00 	vmul.f32	s14, s14, s0
 8015940:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015944:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015948:	b922      	cbnz	r2, 8015954 <__ieee754_logf+0x168>
 801594a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801594e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015952:	4770      	bx	lr
 8015954:	ed9f 6a12 	vldr	s12, [pc, #72]	; 80159a0 <__ieee754_logf+0x1b4>
 8015958:	eee6 7a86 	vfma.f32	s15, s13, s12
 801595c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015960:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8015964:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80159a4 <__ieee754_logf+0x1b8>
 8015968:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 801596c:	4770      	bx	lr
 801596e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8015972:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015976:	2a00      	cmp	r2, #0
 8015978:	d0e9      	beq.n	801594e <__ieee754_logf+0x162>
 801597a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80159a0 <__ieee754_logf+0x1b4>
 801597e:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8015982:	e7ed      	b.n	8015960 <__ieee754_logf+0x174>
 8015984:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8015990 <__ieee754_logf+0x1a4>
 8015988:	4770      	bx	lr
 801598a:	bf00      	nop
 801598c:	cc000000 	.word	0xcc000000
 8015990:	00000000 	.word	0x00000000
 8015994:	4c000000 	.word	0x4c000000
 8015998:	004afb20 	.word	0x004afb20
 801599c:	007ffff0 	.word	0x007ffff0
 80159a0:	3717f7d1 	.word	0x3717f7d1
 80159a4:	3f317180 	.word	0x3f317180
 80159a8:	3eaaaaab 	.word	0x3eaaaaab
 80159ac:	3e1cd04f 	.word	0x3e1cd04f
 80159b0:	3e178897 	.word	0x3e178897
 80159b4:	ffcf5c30 	.word	0xffcf5c30
 80159b8:	3e638e29 	.word	0x3e638e29
 80159bc:	3ecccccd 	.word	0x3ecccccd
 80159c0:	3e3a3325 	.word	0x3e3a3325
 80159c4:	3e924925 	.word	0x3e924925
 80159c8:	3f2aaaab 	.word	0x3f2aaaab

080159cc <__ieee754_log10f>:
 80159cc:	b508      	push	{r3, lr}
 80159ce:	ee10 2a10 	vmov	r2, s0
 80159d2:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 80159d6:	ed2d 8b02 	vpush	{d8}
 80159da:	d108      	bne.n	80159ee <__ieee754_log10f+0x22>
 80159dc:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8015a64 <__ieee754_log10f+0x98>
 80159e0:	eddf 7a21 	vldr	s15, [pc, #132]	; 8015a68 <__ieee754_log10f+0x9c>
 80159e4:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80159e8:	ecbd 8b02 	vpop	{d8}
 80159ec:	bd08      	pop	{r3, pc}
 80159ee:	2a00      	cmp	r2, #0
 80159f0:	da02      	bge.n	80159f8 <__ieee754_log10f+0x2c>
 80159f2:	ee30 7a40 	vsub.f32	s14, s0, s0
 80159f6:	e7f3      	b.n	80159e0 <__ieee754_log10f+0x14>
 80159f8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80159fc:	db02      	blt.n	8015a04 <__ieee754_log10f+0x38>
 80159fe:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015a02:	e7f1      	b.n	80159e8 <__ieee754_log10f+0x1c>
 8015a04:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8015a08:	bfbf      	itttt	lt
 8015a0a:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 8015a6c <__ieee754_log10f+0xa0>
 8015a0e:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8015a12:	f06f 0118 	mvnlt.w	r1, #24
 8015a16:	ee17 2a90 	vmovlt	r2, s15
 8015a1a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8015a1e:	bfa8      	it	ge
 8015a20:	2100      	movge	r1, #0
 8015a22:	3b7f      	subs	r3, #127	; 0x7f
 8015a24:	440b      	add	r3, r1
 8015a26:	0fd9      	lsrs	r1, r3, #31
 8015a28:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8015a2c:	ee07 3a90 	vmov	s15, r3
 8015a30:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8015a34:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 8015a38:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8015a3c:	ee00 3a10 	vmov	s0, r3
 8015a40:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8015a44:	f7ff fed2 	bl	80157ec <__ieee754_logf>
 8015a48:	eddf 7a09 	vldr	s15, [pc, #36]	; 8015a70 <__ieee754_log10f+0xa4>
 8015a4c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015a50:	eddf 7a08 	vldr	s15, [pc, #32]	; 8015a74 <__ieee754_log10f+0xa8>
 8015a54:	eea8 0a27 	vfma.f32	s0, s16, s15
 8015a58:	eddf 7a07 	vldr	s15, [pc, #28]	; 8015a78 <__ieee754_log10f+0xac>
 8015a5c:	eea8 0a27 	vfma.f32	s0, s16, s15
 8015a60:	e7c2      	b.n	80159e8 <__ieee754_log10f+0x1c>
 8015a62:	bf00      	nop
 8015a64:	cc000000 	.word	0xcc000000
 8015a68:	00000000 	.word	0x00000000
 8015a6c:	4c000000 	.word	0x4c000000
 8015a70:	3ede5bd9 	.word	0x3ede5bd9
 8015a74:	355427db 	.word	0x355427db
 8015a78:	3e9a2080 	.word	0x3e9a2080

08015a7c <__ieee754_powf>:
 8015a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a80:	ee10 5a90 	vmov	r5, s1
 8015a84:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8015a88:	ed2d 8b02 	vpush	{d8}
 8015a8c:	eeb0 8a40 	vmov.f32	s16, s0
 8015a90:	eef0 8a60 	vmov.f32	s17, s1
 8015a94:	f000 8291 	beq.w	8015fba <__ieee754_powf+0x53e>
 8015a98:	ee10 8a10 	vmov	r8, s0
 8015a9c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8015aa0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8015aa4:	dc06      	bgt.n	8015ab4 <__ieee754_powf+0x38>
 8015aa6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8015aaa:	dd0a      	ble.n	8015ac2 <__ieee754_powf+0x46>
 8015aac:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8015ab0:	f000 8283 	beq.w	8015fba <__ieee754_powf+0x53e>
 8015ab4:	ecbd 8b02 	vpop	{d8}
 8015ab8:	48d8      	ldr	r0, [pc, #864]	; (8015e1c <__ieee754_powf+0x3a0>)
 8015aba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015abe:	f7fb bd97 	b.w	80115f0 <nanf>
 8015ac2:	f1b8 0f00 	cmp.w	r8, #0
 8015ac6:	da1f      	bge.n	8015b08 <__ieee754_powf+0x8c>
 8015ac8:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8015acc:	da2e      	bge.n	8015b2c <__ieee754_powf+0xb0>
 8015ace:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8015ad2:	f2c0 827b 	blt.w	8015fcc <__ieee754_powf+0x550>
 8015ad6:	15fb      	asrs	r3, r7, #23
 8015ad8:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8015adc:	fa47 f603 	asr.w	r6, r7, r3
 8015ae0:	fa06 f303 	lsl.w	r3, r6, r3
 8015ae4:	42bb      	cmp	r3, r7
 8015ae6:	f040 8271 	bne.w	8015fcc <__ieee754_powf+0x550>
 8015aea:	f006 0601 	and.w	r6, r6, #1
 8015aee:	f1c6 0602 	rsb	r6, r6, #2
 8015af2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8015af6:	d120      	bne.n	8015b3a <__ieee754_powf+0xbe>
 8015af8:	2d00      	cmp	r5, #0
 8015afa:	f280 8264 	bge.w	8015fc6 <__ieee754_powf+0x54a>
 8015afe:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8015b02:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8015b06:	e00d      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015b08:	2600      	movs	r6, #0
 8015b0a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8015b0e:	d1f0      	bne.n	8015af2 <__ieee754_powf+0x76>
 8015b10:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8015b14:	f000 8251 	beq.w	8015fba <__ieee754_powf+0x53e>
 8015b18:	dd0a      	ble.n	8015b30 <__ieee754_powf+0xb4>
 8015b1a:	2d00      	cmp	r5, #0
 8015b1c:	f280 8250 	bge.w	8015fc0 <__ieee754_powf+0x544>
 8015b20:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8015e20 <__ieee754_powf+0x3a4>
 8015b24:	ecbd 8b02 	vpop	{d8}
 8015b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b2c:	2602      	movs	r6, #2
 8015b2e:	e7ec      	b.n	8015b0a <__ieee754_powf+0x8e>
 8015b30:	2d00      	cmp	r5, #0
 8015b32:	daf5      	bge.n	8015b20 <__ieee754_powf+0xa4>
 8015b34:	eeb1 0a68 	vneg.f32	s0, s17
 8015b38:	e7f4      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015b3a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8015b3e:	d102      	bne.n	8015b46 <__ieee754_powf+0xca>
 8015b40:	ee28 0a08 	vmul.f32	s0, s16, s16
 8015b44:	e7ee      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015b46:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8015b4a:	eeb0 0a48 	vmov.f32	s0, s16
 8015b4e:	d108      	bne.n	8015b62 <__ieee754_powf+0xe6>
 8015b50:	f1b8 0f00 	cmp.w	r8, #0
 8015b54:	db05      	blt.n	8015b62 <__ieee754_powf+0xe6>
 8015b56:	ecbd 8b02 	vpop	{d8}
 8015b5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015b5e:	f000 ba4d 	b.w	8015ffc <__ieee754_sqrtf>
 8015b62:	f7ff f8e5 	bl	8014d30 <fabsf>
 8015b66:	b124      	cbz	r4, 8015b72 <__ieee754_powf+0xf6>
 8015b68:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8015b6c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8015b70:	d117      	bne.n	8015ba2 <__ieee754_powf+0x126>
 8015b72:	2d00      	cmp	r5, #0
 8015b74:	bfbc      	itt	lt
 8015b76:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8015b7a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8015b7e:	f1b8 0f00 	cmp.w	r8, #0
 8015b82:	dacf      	bge.n	8015b24 <__ieee754_powf+0xa8>
 8015b84:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8015b88:	ea54 0306 	orrs.w	r3, r4, r6
 8015b8c:	d104      	bne.n	8015b98 <__ieee754_powf+0x11c>
 8015b8e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8015b92:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8015b96:	e7c5      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015b98:	2e01      	cmp	r6, #1
 8015b9a:	d1c3      	bne.n	8015b24 <__ieee754_powf+0xa8>
 8015b9c:	eeb1 0a40 	vneg.f32	s0, s0
 8015ba0:	e7c0      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015ba2:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8015ba6:	3801      	subs	r0, #1
 8015ba8:	ea56 0300 	orrs.w	r3, r6, r0
 8015bac:	d104      	bne.n	8015bb8 <__ieee754_powf+0x13c>
 8015bae:	ee38 8a48 	vsub.f32	s16, s16, s16
 8015bb2:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8015bb6:	e7b5      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015bb8:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8015bbc:	dd6b      	ble.n	8015c96 <__ieee754_powf+0x21a>
 8015bbe:	4b99      	ldr	r3, [pc, #612]	; (8015e24 <__ieee754_powf+0x3a8>)
 8015bc0:	429c      	cmp	r4, r3
 8015bc2:	dc06      	bgt.n	8015bd2 <__ieee754_powf+0x156>
 8015bc4:	2d00      	cmp	r5, #0
 8015bc6:	daab      	bge.n	8015b20 <__ieee754_powf+0xa4>
 8015bc8:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8015e28 <__ieee754_powf+0x3ac>
 8015bcc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8015bd0:	e7a8      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015bd2:	4b96      	ldr	r3, [pc, #600]	; (8015e2c <__ieee754_powf+0x3b0>)
 8015bd4:	429c      	cmp	r4, r3
 8015bd6:	dd02      	ble.n	8015bde <__ieee754_powf+0x162>
 8015bd8:	2d00      	cmp	r5, #0
 8015bda:	dcf5      	bgt.n	8015bc8 <__ieee754_powf+0x14c>
 8015bdc:	e7a0      	b.n	8015b20 <__ieee754_powf+0xa4>
 8015bde:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8015be2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015be6:	eddf 6a92 	vldr	s13, [pc, #584]	; 8015e30 <__ieee754_powf+0x3b4>
 8015bea:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8015bee:	eee0 6a67 	vfms.f32	s13, s0, s15
 8015bf2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8015bf6:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8015bfa:	ee20 7a00 	vmul.f32	s14, s0, s0
 8015bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015c02:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8015e34 <__ieee754_powf+0x3b8>
 8015c06:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8015c0a:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8015e38 <__ieee754_powf+0x3bc>
 8015c0e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8015c12:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8015e3c <__ieee754_powf+0x3c0>
 8015c16:	eef0 6a67 	vmov.f32	s13, s15
 8015c1a:	eee0 6a07 	vfma.f32	s13, s0, s14
 8015c1e:	ee16 3a90 	vmov	r3, s13
 8015c22:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8015c26:	f023 030f 	bic.w	r3, r3, #15
 8015c2a:	ee00 3a90 	vmov	s1, r3
 8015c2e:	eee0 0a47 	vfms.f32	s1, s0, s14
 8015c32:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8015c36:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8015c3a:	f025 050f 	bic.w	r5, r5, #15
 8015c3e:	ee07 5a10 	vmov	s14, r5
 8015c42:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8015c46:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8015c4a:	ee07 3a90 	vmov	s15, r3
 8015c4e:	eee7 0a27 	vfma.f32	s1, s14, s15
 8015c52:	3e01      	subs	r6, #1
 8015c54:	ea56 0200 	orrs.w	r2, r6, r0
 8015c58:	ee07 5a10 	vmov	s14, r5
 8015c5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015c60:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8015c64:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8015c68:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8015c6c:	ee17 4a10 	vmov	r4, s14
 8015c70:	bf08      	it	eq
 8015c72:	eeb0 8a40 	vmoveq.f32	s16, s0
 8015c76:	2c00      	cmp	r4, #0
 8015c78:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8015c7c:	f340 8184 	ble.w	8015f88 <__ieee754_powf+0x50c>
 8015c80:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8015c84:	f340 80fc 	ble.w	8015e80 <__ieee754_powf+0x404>
 8015c88:	eddf 7a67 	vldr	s15, [pc, #412]	; 8015e28 <__ieee754_powf+0x3ac>
 8015c8c:	ee28 0a27 	vmul.f32	s0, s16, s15
 8015c90:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015c94:	e746      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015c96:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8015c9a:	bf01      	itttt	eq
 8015c9c:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8015e40 <__ieee754_powf+0x3c4>
 8015ca0:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8015ca4:	f06f 0217 	mvneq.w	r2, #23
 8015ca8:	ee17 4a90 	vmoveq	r4, s15
 8015cac:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8015cb0:	bf18      	it	ne
 8015cb2:	2200      	movne	r2, #0
 8015cb4:	3b7f      	subs	r3, #127	; 0x7f
 8015cb6:	4413      	add	r3, r2
 8015cb8:	4a62      	ldr	r2, [pc, #392]	; (8015e44 <__ieee754_powf+0x3c8>)
 8015cba:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8015cbe:	4294      	cmp	r4, r2
 8015cc0:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8015cc4:	dd06      	ble.n	8015cd4 <__ieee754_powf+0x258>
 8015cc6:	4a60      	ldr	r2, [pc, #384]	; (8015e48 <__ieee754_powf+0x3cc>)
 8015cc8:	4294      	cmp	r4, r2
 8015cca:	f340 80a4 	ble.w	8015e16 <__ieee754_powf+0x39a>
 8015cce:	3301      	adds	r3, #1
 8015cd0:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8015cd4:	2400      	movs	r4, #0
 8015cd6:	4a5d      	ldr	r2, [pc, #372]	; (8015e4c <__ieee754_powf+0x3d0>)
 8015cd8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8015cdc:	ee07 1a90 	vmov	s15, r1
 8015ce0:	ed92 7a00 	vldr	s14, [r2]
 8015ce4:	4a5a      	ldr	r2, [pc, #360]	; (8015e50 <__ieee754_powf+0x3d4>)
 8015ce6:	ee37 6a27 	vadd.f32	s12, s14, s15
 8015cea:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8015cee:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8015cf2:	1049      	asrs	r1, r1, #1
 8015cf4:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8015cf8:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8015cfc:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8015d00:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8015d04:	ee06 1a10 	vmov	s12, r1
 8015d08:	ee65 4a26 	vmul.f32	s9, s10, s13
 8015d0c:	ee36 7a47 	vsub.f32	s14, s12, s14
 8015d10:	ee14 7a90 	vmov	r7, s9
 8015d14:	4017      	ands	r7, r2
 8015d16:	ee05 7a90 	vmov	s11, r7
 8015d1a:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8015d1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015d22:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8015e54 <__ieee754_powf+0x3d8>
 8015d26:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8015d2a:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8015d2e:	ee25 6a26 	vmul.f32	s12, s10, s13
 8015d32:	eddf 6a49 	vldr	s13, [pc, #292]	; 8015e58 <__ieee754_powf+0x3dc>
 8015d36:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8015d3a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8015e5c <__ieee754_powf+0x3e0>
 8015d3e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8015d42:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8015e30 <__ieee754_powf+0x3b4>
 8015d46:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8015d4a:	eddf 6a45 	vldr	s13, [pc, #276]	; 8015e60 <__ieee754_powf+0x3e4>
 8015d4e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8015d52:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8015e64 <__ieee754_powf+0x3e8>
 8015d56:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8015d5a:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8015d5e:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8015d62:	ee66 6a86 	vmul.f32	s13, s13, s12
 8015d66:	eee5 6a07 	vfma.f32	s13, s10, s14
 8015d6a:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8015d6e:	eef0 7a45 	vmov.f32	s15, s10
 8015d72:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8015d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015d7a:	ee17 1a90 	vmov	r1, s15
 8015d7e:	4011      	ands	r1, r2
 8015d80:	ee07 1a90 	vmov	s15, r1
 8015d84:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8015d88:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8015d8c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8015d90:	ee27 7a24 	vmul.f32	s14, s14, s9
 8015d94:	eea6 7a27 	vfma.f32	s14, s12, s15
 8015d98:	eeb0 6a47 	vmov.f32	s12, s14
 8015d9c:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8015da0:	ee16 1a10 	vmov	r1, s12
 8015da4:	4011      	ands	r1, r2
 8015da6:	ee06 1a90 	vmov	s13, r1
 8015daa:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8015dae:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8015e68 <__ieee754_powf+0x3ec>
 8015db2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8015e6c <__ieee754_powf+0x3f0>
 8015db6:	ee37 7a66 	vsub.f32	s14, s14, s13
 8015dba:	ee06 1a10 	vmov	s12, r1
 8015dbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015dc2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8015e70 <__ieee754_powf+0x3f4>
 8015dc6:	492b      	ldr	r1, [pc, #172]	; (8015e74 <__ieee754_powf+0x3f8>)
 8015dc8:	eea6 7a27 	vfma.f32	s14, s12, s15
 8015dcc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015dd0:	edd1 7a00 	vldr	s15, [r1]
 8015dd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015dd8:	ee07 3a90 	vmov	s15, r3
 8015ddc:	4b26      	ldr	r3, [pc, #152]	; (8015e78 <__ieee754_powf+0x3fc>)
 8015dde:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8015de2:	eef0 7a47 	vmov.f32	s15, s14
 8015de6:	eee6 7a25 	vfma.f32	s15, s12, s11
 8015dea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015dee:	edd4 0a00 	vldr	s1, [r4]
 8015df2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8015df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015dfa:	ee17 3a90 	vmov	r3, s15
 8015dfe:	4013      	ands	r3, r2
 8015e00:	ee07 3a90 	vmov	s15, r3
 8015e04:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8015e08:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8015e0c:	eee6 6a65 	vfms.f32	s13, s12, s11
 8015e10:	ee77 7a66 	vsub.f32	s15, s14, s13
 8015e14:	e70f      	b.n	8015c36 <__ieee754_powf+0x1ba>
 8015e16:	2401      	movs	r4, #1
 8015e18:	e75d      	b.n	8015cd6 <__ieee754_powf+0x25a>
 8015e1a:	bf00      	nop
 8015e1c:	0805f9bf 	.word	0x0805f9bf
 8015e20:	00000000 	.word	0x00000000
 8015e24:	3f7ffff7 	.word	0x3f7ffff7
 8015e28:	7149f2ca 	.word	0x7149f2ca
 8015e2c:	3f800007 	.word	0x3f800007
 8015e30:	3eaaaaab 	.word	0x3eaaaaab
 8015e34:	3fb8aa3b 	.word	0x3fb8aa3b
 8015e38:	36eca570 	.word	0x36eca570
 8015e3c:	3fb8aa00 	.word	0x3fb8aa00
 8015e40:	4b800000 	.word	0x4b800000
 8015e44:	001cc471 	.word	0x001cc471
 8015e48:	005db3d6 	.word	0x005db3d6
 8015e4c:	0805ffd4 	.word	0x0805ffd4
 8015e50:	fffff000 	.word	0xfffff000
 8015e54:	3e6c3255 	.word	0x3e6c3255
 8015e58:	3e53f142 	.word	0x3e53f142
 8015e5c:	3e8ba305 	.word	0x3e8ba305
 8015e60:	3edb6db7 	.word	0x3edb6db7
 8015e64:	3f19999a 	.word	0x3f19999a
 8015e68:	3f76384f 	.word	0x3f76384f
 8015e6c:	3f763800 	.word	0x3f763800
 8015e70:	369dc3a0 	.word	0x369dc3a0
 8015e74:	0805ffe4 	.word	0x0805ffe4
 8015e78:	0805ffdc 	.word	0x0805ffdc
 8015e7c:	3338aa3c 	.word	0x3338aa3c
 8015e80:	f040 8092 	bne.w	8015fa8 <__ieee754_powf+0x52c>
 8015e84:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8015e7c <__ieee754_powf+0x400>
 8015e88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015e8c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8015e90:	eef4 6ac7 	vcmpe.f32	s13, s14
 8015e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e98:	f73f aef6 	bgt.w	8015c88 <__ieee754_powf+0x20c>
 8015e9c:	15db      	asrs	r3, r3, #23
 8015e9e:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8015ea2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8015ea6:	4103      	asrs	r3, r0
 8015ea8:	4423      	add	r3, r4
 8015eaa:	4949      	ldr	r1, [pc, #292]	; (8015fd0 <__ieee754_powf+0x554>)
 8015eac:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015eb0:	3a7f      	subs	r2, #127	; 0x7f
 8015eb2:	4111      	asrs	r1, r2
 8015eb4:	ea23 0101 	bic.w	r1, r3, r1
 8015eb8:	ee07 1a10 	vmov	s14, r1
 8015ebc:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8015ec0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8015ec4:	f1c2 0217 	rsb	r2, r2, #23
 8015ec8:	4110      	asrs	r0, r2
 8015eca:	2c00      	cmp	r4, #0
 8015ecc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015ed0:	bfb8      	it	lt
 8015ed2:	4240      	neglt	r0, r0
 8015ed4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8015ed8:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8015fd4 <__ieee754_powf+0x558>
 8015edc:	ee17 3a10 	vmov	r3, s14
 8015ee0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8015ee4:	f023 030f 	bic.w	r3, r3, #15
 8015ee8:	ee07 3a10 	vmov	s14, r3
 8015eec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ef0:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8015ef4:	eddf 7a38 	vldr	s15, [pc, #224]	; 8015fd8 <__ieee754_powf+0x55c>
 8015ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015efc:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8015f00:	eddf 6a36 	vldr	s13, [pc, #216]	; 8015fdc <__ieee754_powf+0x560>
 8015f04:	eeb0 0a67 	vmov.f32	s0, s15
 8015f08:	eea7 0a26 	vfma.f32	s0, s14, s13
 8015f0c:	eeb0 6a40 	vmov.f32	s12, s0
 8015f10:	eea7 6a66 	vfms.f32	s12, s14, s13
 8015f14:	ee20 7a00 	vmul.f32	s14, s0, s0
 8015f18:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8015f1c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8015fe0 <__ieee754_powf+0x564>
 8015f20:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8015fe4 <__ieee754_powf+0x568>
 8015f24:	eea7 6a26 	vfma.f32	s12, s14, s13
 8015f28:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8015fe8 <__ieee754_powf+0x56c>
 8015f2c:	eee6 6a07 	vfma.f32	s13, s12, s14
 8015f30:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8015fec <__ieee754_powf+0x570>
 8015f34:	eea6 6a87 	vfma.f32	s12, s13, s14
 8015f38:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8015ff0 <__ieee754_powf+0x574>
 8015f3c:	eee6 6a07 	vfma.f32	s13, s12, s14
 8015f40:	eeb0 6a40 	vmov.f32	s12, s0
 8015f44:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8015f48:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8015f4c:	eeb0 7a46 	vmov.f32	s14, s12
 8015f50:	ee77 6a66 	vsub.f32	s13, s14, s13
 8015f54:	ee20 6a06 	vmul.f32	s12, s0, s12
 8015f58:	eee0 7a27 	vfma.f32	s15, s0, s15
 8015f5c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8015f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015f64:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8015f68:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8015f6c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8015f70:	ee10 3a10 	vmov	r3, s0
 8015f74:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8015f78:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8015f7c:	da1a      	bge.n	8015fb4 <__ieee754_powf+0x538>
 8015f7e:	f000 fe83 	bl	8016c88 <scalbnf>
 8015f82:	ee20 0a08 	vmul.f32	s0, s0, s16
 8015f86:	e5cd      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015f88:	4a1a      	ldr	r2, [pc, #104]	; (8015ff4 <__ieee754_powf+0x578>)
 8015f8a:	4293      	cmp	r3, r2
 8015f8c:	dd02      	ble.n	8015f94 <__ieee754_powf+0x518>
 8015f8e:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8015ff8 <__ieee754_powf+0x57c>
 8015f92:	e67b      	b.n	8015c8c <__ieee754_powf+0x210>
 8015f94:	d108      	bne.n	8015fa8 <__ieee754_powf+0x52c>
 8015f96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015f9a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8015f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fa2:	f6ff af7b 	blt.w	8015e9c <__ieee754_powf+0x420>
 8015fa6:	e7f2      	b.n	8015f8e <__ieee754_powf+0x512>
 8015fa8:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8015fac:	f73f af76 	bgt.w	8015e9c <__ieee754_powf+0x420>
 8015fb0:	2000      	movs	r0, #0
 8015fb2:	e78f      	b.n	8015ed4 <__ieee754_powf+0x458>
 8015fb4:	ee00 3a10 	vmov	s0, r3
 8015fb8:	e7e3      	b.n	8015f82 <__ieee754_powf+0x506>
 8015fba:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8015fbe:	e5b1      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015fc0:	eeb0 0a68 	vmov.f32	s0, s17
 8015fc4:	e5ae      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015fc6:	eeb0 0a48 	vmov.f32	s0, s16
 8015fca:	e5ab      	b.n	8015b24 <__ieee754_powf+0xa8>
 8015fcc:	2600      	movs	r6, #0
 8015fce:	e590      	b.n	8015af2 <__ieee754_powf+0x76>
 8015fd0:	007fffff 	.word	0x007fffff
 8015fd4:	3f317218 	.word	0x3f317218
 8015fd8:	35bfbe8c 	.word	0x35bfbe8c
 8015fdc:	3f317200 	.word	0x3f317200
 8015fe0:	3331bb4c 	.word	0x3331bb4c
 8015fe4:	b5ddea0e 	.word	0xb5ddea0e
 8015fe8:	388ab355 	.word	0x388ab355
 8015fec:	bb360b61 	.word	0xbb360b61
 8015ff0:	3e2aaaab 	.word	0x3e2aaaab
 8015ff4:	43160000 	.word	0x43160000
 8015ff8:	0da24260 	.word	0x0da24260

08015ffc <__ieee754_sqrtf>:
 8015ffc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8016000:	4770      	bx	lr
 8016002:	0000      	movs	r0, r0
 8016004:	0000      	movs	r0, r0
	...

08016008 <__kernel_cos>:
 8016008:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801600c:	ec57 6b10 	vmov	r6, r7, d0
 8016010:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8016014:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8016018:	ed8d 1b00 	vstr	d1, [sp]
 801601c:	da07      	bge.n	801602e <__kernel_cos+0x26>
 801601e:	ee10 0a10 	vmov	r0, s0
 8016022:	4639      	mov	r1, r7
 8016024:	f7ea fda8 	bl	8000b78 <__aeabi_d2iz>
 8016028:	2800      	cmp	r0, #0
 801602a:	f000 8088 	beq.w	801613e <__kernel_cos+0x136>
 801602e:	4632      	mov	r2, r6
 8016030:	463b      	mov	r3, r7
 8016032:	4630      	mov	r0, r6
 8016034:	4639      	mov	r1, r7
 8016036:	f7ea faef 	bl	8000618 <__aeabi_dmul>
 801603a:	4b51      	ldr	r3, [pc, #324]	; (8016180 <__kernel_cos+0x178>)
 801603c:	2200      	movs	r2, #0
 801603e:	4604      	mov	r4, r0
 8016040:	460d      	mov	r5, r1
 8016042:	f7ea fae9 	bl	8000618 <__aeabi_dmul>
 8016046:	a340      	add	r3, pc, #256	; (adr r3, 8016148 <__kernel_cos+0x140>)
 8016048:	e9d3 2300 	ldrd	r2, r3, [r3]
 801604c:	4682      	mov	sl, r0
 801604e:	468b      	mov	fp, r1
 8016050:	4620      	mov	r0, r4
 8016052:	4629      	mov	r1, r5
 8016054:	f7ea fae0 	bl	8000618 <__aeabi_dmul>
 8016058:	a33d      	add	r3, pc, #244	; (adr r3, 8016150 <__kernel_cos+0x148>)
 801605a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801605e:	f7ea f925 	bl	80002ac <__adddf3>
 8016062:	4622      	mov	r2, r4
 8016064:	462b      	mov	r3, r5
 8016066:	f7ea fad7 	bl	8000618 <__aeabi_dmul>
 801606a:	a33b      	add	r3, pc, #236	; (adr r3, 8016158 <__kernel_cos+0x150>)
 801606c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016070:	f7ea f91a 	bl	80002a8 <__aeabi_dsub>
 8016074:	4622      	mov	r2, r4
 8016076:	462b      	mov	r3, r5
 8016078:	f7ea face 	bl	8000618 <__aeabi_dmul>
 801607c:	a338      	add	r3, pc, #224	; (adr r3, 8016160 <__kernel_cos+0x158>)
 801607e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016082:	f7ea f913 	bl	80002ac <__adddf3>
 8016086:	4622      	mov	r2, r4
 8016088:	462b      	mov	r3, r5
 801608a:	f7ea fac5 	bl	8000618 <__aeabi_dmul>
 801608e:	a336      	add	r3, pc, #216	; (adr r3, 8016168 <__kernel_cos+0x160>)
 8016090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016094:	f7ea f908 	bl	80002a8 <__aeabi_dsub>
 8016098:	4622      	mov	r2, r4
 801609a:	462b      	mov	r3, r5
 801609c:	f7ea fabc 	bl	8000618 <__aeabi_dmul>
 80160a0:	a333      	add	r3, pc, #204	; (adr r3, 8016170 <__kernel_cos+0x168>)
 80160a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160a6:	f7ea f901 	bl	80002ac <__adddf3>
 80160aa:	4622      	mov	r2, r4
 80160ac:	462b      	mov	r3, r5
 80160ae:	f7ea fab3 	bl	8000618 <__aeabi_dmul>
 80160b2:	4622      	mov	r2, r4
 80160b4:	462b      	mov	r3, r5
 80160b6:	f7ea faaf 	bl	8000618 <__aeabi_dmul>
 80160ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80160be:	4604      	mov	r4, r0
 80160c0:	460d      	mov	r5, r1
 80160c2:	4630      	mov	r0, r6
 80160c4:	4639      	mov	r1, r7
 80160c6:	f7ea faa7 	bl	8000618 <__aeabi_dmul>
 80160ca:	460b      	mov	r3, r1
 80160cc:	4602      	mov	r2, r0
 80160ce:	4629      	mov	r1, r5
 80160d0:	4620      	mov	r0, r4
 80160d2:	f7ea f8e9 	bl	80002a8 <__aeabi_dsub>
 80160d6:	4b2b      	ldr	r3, [pc, #172]	; (8016184 <__kernel_cos+0x17c>)
 80160d8:	4598      	cmp	r8, r3
 80160da:	4606      	mov	r6, r0
 80160dc:	460f      	mov	r7, r1
 80160de:	dc10      	bgt.n	8016102 <__kernel_cos+0xfa>
 80160e0:	4602      	mov	r2, r0
 80160e2:	460b      	mov	r3, r1
 80160e4:	4650      	mov	r0, sl
 80160e6:	4659      	mov	r1, fp
 80160e8:	f7ea f8de 	bl	80002a8 <__aeabi_dsub>
 80160ec:	460b      	mov	r3, r1
 80160ee:	4926      	ldr	r1, [pc, #152]	; (8016188 <__kernel_cos+0x180>)
 80160f0:	4602      	mov	r2, r0
 80160f2:	2000      	movs	r0, #0
 80160f4:	f7ea f8d8 	bl	80002a8 <__aeabi_dsub>
 80160f8:	ec41 0b10 	vmov	d0, r0, r1
 80160fc:	b003      	add	sp, #12
 80160fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016102:	4b22      	ldr	r3, [pc, #136]	; (801618c <__kernel_cos+0x184>)
 8016104:	4920      	ldr	r1, [pc, #128]	; (8016188 <__kernel_cos+0x180>)
 8016106:	4598      	cmp	r8, r3
 8016108:	bfcc      	ite	gt
 801610a:	4d21      	ldrgt	r5, [pc, #132]	; (8016190 <__kernel_cos+0x188>)
 801610c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8016110:	2400      	movs	r4, #0
 8016112:	4622      	mov	r2, r4
 8016114:	462b      	mov	r3, r5
 8016116:	2000      	movs	r0, #0
 8016118:	f7ea f8c6 	bl	80002a8 <__aeabi_dsub>
 801611c:	4622      	mov	r2, r4
 801611e:	4680      	mov	r8, r0
 8016120:	4689      	mov	r9, r1
 8016122:	462b      	mov	r3, r5
 8016124:	4650      	mov	r0, sl
 8016126:	4659      	mov	r1, fp
 8016128:	f7ea f8be 	bl	80002a8 <__aeabi_dsub>
 801612c:	4632      	mov	r2, r6
 801612e:	463b      	mov	r3, r7
 8016130:	f7ea f8ba 	bl	80002a8 <__aeabi_dsub>
 8016134:	4602      	mov	r2, r0
 8016136:	460b      	mov	r3, r1
 8016138:	4640      	mov	r0, r8
 801613a:	4649      	mov	r1, r9
 801613c:	e7da      	b.n	80160f4 <__kernel_cos+0xec>
 801613e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8016178 <__kernel_cos+0x170>
 8016142:	e7db      	b.n	80160fc <__kernel_cos+0xf4>
 8016144:	f3af 8000 	nop.w
 8016148:	be8838d4 	.word	0xbe8838d4
 801614c:	bda8fae9 	.word	0xbda8fae9
 8016150:	bdb4b1c4 	.word	0xbdb4b1c4
 8016154:	3e21ee9e 	.word	0x3e21ee9e
 8016158:	809c52ad 	.word	0x809c52ad
 801615c:	3e927e4f 	.word	0x3e927e4f
 8016160:	19cb1590 	.word	0x19cb1590
 8016164:	3efa01a0 	.word	0x3efa01a0
 8016168:	16c15177 	.word	0x16c15177
 801616c:	3f56c16c 	.word	0x3f56c16c
 8016170:	5555554c 	.word	0x5555554c
 8016174:	3fa55555 	.word	0x3fa55555
 8016178:	00000000 	.word	0x00000000
 801617c:	3ff00000 	.word	0x3ff00000
 8016180:	3fe00000 	.word	0x3fe00000
 8016184:	3fd33332 	.word	0x3fd33332
 8016188:	3ff00000 	.word	0x3ff00000
 801618c:	3fe90000 	.word	0x3fe90000
 8016190:	3fd20000 	.word	0x3fd20000
 8016194:	00000000 	.word	0x00000000

08016198 <__kernel_rem_pio2>:
 8016198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801619c:	ed2d 8b02 	vpush	{d8}
 80161a0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80161a4:	f112 0f14 	cmn.w	r2, #20
 80161a8:	9308      	str	r3, [sp, #32]
 80161aa:	9101      	str	r1, [sp, #4]
 80161ac:	4bc6      	ldr	r3, [pc, #792]	; (80164c8 <__kernel_rem_pio2+0x330>)
 80161ae:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80161b0:	9009      	str	r0, [sp, #36]	; 0x24
 80161b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80161b6:	9304      	str	r3, [sp, #16]
 80161b8:	9b08      	ldr	r3, [sp, #32]
 80161ba:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80161be:	bfa8      	it	ge
 80161c0:	1ed4      	subge	r4, r2, #3
 80161c2:	9306      	str	r3, [sp, #24]
 80161c4:	bfb2      	itee	lt
 80161c6:	2400      	movlt	r4, #0
 80161c8:	2318      	movge	r3, #24
 80161ca:	fb94 f4f3 	sdivge	r4, r4, r3
 80161ce:	f06f 0317 	mvn.w	r3, #23
 80161d2:	fb04 3303 	mla	r3, r4, r3, r3
 80161d6:	eb03 0a02 	add.w	sl, r3, r2
 80161da:	9b04      	ldr	r3, [sp, #16]
 80161dc:	9a06      	ldr	r2, [sp, #24]
 80161de:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80164b8 <__kernel_rem_pio2+0x320>
 80161e2:	eb03 0802 	add.w	r8, r3, r2
 80161e6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80161e8:	1aa7      	subs	r7, r4, r2
 80161ea:	ae20      	add	r6, sp, #128	; 0x80
 80161ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80161f0:	2500      	movs	r5, #0
 80161f2:	4545      	cmp	r5, r8
 80161f4:	dd18      	ble.n	8016228 <__kernel_rem_pio2+0x90>
 80161f6:	9b08      	ldr	r3, [sp, #32]
 80161f8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80161fc:	aa20      	add	r2, sp, #128	; 0x80
 80161fe:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80164b8 <__kernel_rem_pio2+0x320>
 8016202:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8016206:	f1c3 0301 	rsb	r3, r3, #1
 801620a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801620e:	9307      	str	r3, [sp, #28]
 8016210:	9b07      	ldr	r3, [sp, #28]
 8016212:	9a04      	ldr	r2, [sp, #16]
 8016214:	4443      	add	r3, r8
 8016216:	429a      	cmp	r2, r3
 8016218:	db2f      	blt.n	801627a <__kernel_rem_pio2+0xe2>
 801621a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801621e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8016222:	462f      	mov	r7, r5
 8016224:	2600      	movs	r6, #0
 8016226:	e01b      	b.n	8016260 <__kernel_rem_pio2+0xc8>
 8016228:	42ef      	cmn	r7, r5
 801622a:	d407      	bmi.n	801623c <__kernel_rem_pio2+0xa4>
 801622c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8016230:	f7ea f988 	bl	8000544 <__aeabi_i2d>
 8016234:	e8e6 0102 	strd	r0, r1, [r6], #8
 8016238:	3501      	adds	r5, #1
 801623a:	e7da      	b.n	80161f2 <__kernel_rem_pio2+0x5a>
 801623c:	ec51 0b18 	vmov	r0, r1, d8
 8016240:	e7f8      	b.n	8016234 <__kernel_rem_pio2+0x9c>
 8016242:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016246:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801624a:	f7ea f9e5 	bl	8000618 <__aeabi_dmul>
 801624e:	4602      	mov	r2, r0
 8016250:	460b      	mov	r3, r1
 8016252:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016256:	f7ea f829 	bl	80002ac <__adddf3>
 801625a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801625e:	3601      	adds	r6, #1
 8016260:	9b06      	ldr	r3, [sp, #24]
 8016262:	429e      	cmp	r6, r3
 8016264:	f1a7 0708 	sub.w	r7, r7, #8
 8016268:	ddeb      	ble.n	8016242 <__kernel_rem_pio2+0xaa>
 801626a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801626e:	3508      	adds	r5, #8
 8016270:	ecab 7b02 	vstmia	fp!, {d7}
 8016274:	f108 0801 	add.w	r8, r8, #1
 8016278:	e7ca      	b.n	8016210 <__kernel_rem_pio2+0x78>
 801627a:	9b04      	ldr	r3, [sp, #16]
 801627c:	aa0c      	add	r2, sp, #48	; 0x30
 801627e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016282:	930b      	str	r3, [sp, #44]	; 0x2c
 8016284:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8016286:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801628a:	9c04      	ldr	r4, [sp, #16]
 801628c:	930a      	str	r3, [sp, #40]	; 0x28
 801628e:	ab98      	add	r3, sp, #608	; 0x260
 8016290:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016294:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8016298:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 801629c:	f8cd b008 	str.w	fp, [sp, #8]
 80162a0:	4625      	mov	r5, r4
 80162a2:	2d00      	cmp	r5, #0
 80162a4:	dc78      	bgt.n	8016398 <__kernel_rem_pio2+0x200>
 80162a6:	ec47 6b10 	vmov	d0, r6, r7
 80162aa:	4650      	mov	r0, sl
 80162ac:	f000 fbfc 	bl	8016aa8 <scalbn>
 80162b0:	ec57 6b10 	vmov	r6, r7, d0
 80162b4:	2200      	movs	r2, #0
 80162b6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80162ba:	ee10 0a10 	vmov	r0, s0
 80162be:	4639      	mov	r1, r7
 80162c0:	f7ea f9aa 	bl	8000618 <__aeabi_dmul>
 80162c4:	ec41 0b10 	vmov	d0, r0, r1
 80162c8:	f000 fb6e 	bl	80169a8 <floor>
 80162cc:	4b7f      	ldr	r3, [pc, #508]	; (80164cc <__kernel_rem_pio2+0x334>)
 80162ce:	ec51 0b10 	vmov	r0, r1, d0
 80162d2:	2200      	movs	r2, #0
 80162d4:	f7ea f9a0 	bl	8000618 <__aeabi_dmul>
 80162d8:	4602      	mov	r2, r0
 80162da:	460b      	mov	r3, r1
 80162dc:	4630      	mov	r0, r6
 80162de:	4639      	mov	r1, r7
 80162e0:	f7e9 ffe2 	bl	80002a8 <__aeabi_dsub>
 80162e4:	460f      	mov	r7, r1
 80162e6:	4606      	mov	r6, r0
 80162e8:	f7ea fc46 	bl	8000b78 <__aeabi_d2iz>
 80162ec:	9007      	str	r0, [sp, #28]
 80162ee:	f7ea f929 	bl	8000544 <__aeabi_i2d>
 80162f2:	4602      	mov	r2, r0
 80162f4:	460b      	mov	r3, r1
 80162f6:	4630      	mov	r0, r6
 80162f8:	4639      	mov	r1, r7
 80162fa:	f7e9 ffd5 	bl	80002a8 <__aeabi_dsub>
 80162fe:	f1ba 0f00 	cmp.w	sl, #0
 8016302:	4606      	mov	r6, r0
 8016304:	460f      	mov	r7, r1
 8016306:	dd70      	ble.n	80163ea <__kernel_rem_pio2+0x252>
 8016308:	1e62      	subs	r2, r4, #1
 801630a:	ab0c      	add	r3, sp, #48	; 0x30
 801630c:	9d07      	ldr	r5, [sp, #28]
 801630e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8016312:	f1ca 0118 	rsb	r1, sl, #24
 8016316:	fa40 f301 	asr.w	r3, r0, r1
 801631a:	441d      	add	r5, r3
 801631c:	408b      	lsls	r3, r1
 801631e:	1ac0      	subs	r0, r0, r3
 8016320:	ab0c      	add	r3, sp, #48	; 0x30
 8016322:	9507      	str	r5, [sp, #28]
 8016324:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8016328:	f1ca 0317 	rsb	r3, sl, #23
 801632c:	fa40 f303 	asr.w	r3, r0, r3
 8016330:	9302      	str	r3, [sp, #8]
 8016332:	9b02      	ldr	r3, [sp, #8]
 8016334:	2b00      	cmp	r3, #0
 8016336:	dd66      	ble.n	8016406 <__kernel_rem_pio2+0x26e>
 8016338:	9b07      	ldr	r3, [sp, #28]
 801633a:	2200      	movs	r2, #0
 801633c:	3301      	adds	r3, #1
 801633e:	9307      	str	r3, [sp, #28]
 8016340:	4615      	mov	r5, r2
 8016342:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8016346:	4294      	cmp	r4, r2
 8016348:	f300 8099 	bgt.w	801647e <__kernel_rem_pio2+0x2e6>
 801634c:	f1ba 0f00 	cmp.w	sl, #0
 8016350:	dd07      	ble.n	8016362 <__kernel_rem_pio2+0x1ca>
 8016352:	f1ba 0f01 	cmp.w	sl, #1
 8016356:	f000 80a5 	beq.w	80164a4 <__kernel_rem_pio2+0x30c>
 801635a:	f1ba 0f02 	cmp.w	sl, #2
 801635e:	f000 80c1 	beq.w	80164e4 <__kernel_rem_pio2+0x34c>
 8016362:	9b02      	ldr	r3, [sp, #8]
 8016364:	2b02      	cmp	r3, #2
 8016366:	d14e      	bne.n	8016406 <__kernel_rem_pio2+0x26e>
 8016368:	4632      	mov	r2, r6
 801636a:	463b      	mov	r3, r7
 801636c:	4958      	ldr	r1, [pc, #352]	; (80164d0 <__kernel_rem_pio2+0x338>)
 801636e:	2000      	movs	r0, #0
 8016370:	f7e9 ff9a 	bl	80002a8 <__aeabi_dsub>
 8016374:	4606      	mov	r6, r0
 8016376:	460f      	mov	r7, r1
 8016378:	2d00      	cmp	r5, #0
 801637a:	d044      	beq.n	8016406 <__kernel_rem_pio2+0x26e>
 801637c:	4650      	mov	r0, sl
 801637e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80164c0 <__kernel_rem_pio2+0x328>
 8016382:	f000 fb91 	bl	8016aa8 <scalbn>
 8016386:	4630      	mov	r0, r6
 8016388:	4639      	mov	r1, r7
 801638a:	ec53 2b10 	vmov	r2, r3, d0
 801638e:	f7e9 ff8b 	bl	80002a8 <__aeabi_dsub>
 8016392:	4606      	mov	r6, r0
 8016394:	460f      	mov	r7, r1
 8016396:	e036      	b.n	8016406 <__kernel_rem_pio2+0x26e>
 8016398:	4b4e      	ldr	r3, [pc, #312]	; (80164d4 <__kernel_rem_pio2+0x33c>)
 801639a:	2200      	movs	r2, #0
 801639c:	4630      	mov	r0, r6
 801639e:	4639      	mov	r1, r7
 80163a0:	f7ea f93a 	bl	8000618 <__aeabi_dmul>
 80163a4:	f7ea fbe8 	bl	8000b78 <__aeabi_d2iz>
 80163a8:	f7ea f8cc 	bl	8000544 <__aeabi_i2d>
 80163ac:	4b4a      	ldr	r3, [pc, #296]	; (80164d8 <__kernel_rem_pio2+0x340>)
 80163ae:	2200      	movs	r2, #0
 80163b0:	4680      	mov	r8, r0
 80163b2:	4689      	mov	r9, r1
 80163b4:	f7ea f930 	bl	8000618 <__aeabi_dmul>
 80163b8:	4602      	mov	r2, r0
 80163ba:	460b      	mov	r3, r1
 80163bc:	4630      	mov	r0, r6
 80163be:	4639      	mov	r1, r7
 80163c0:	f7e9 ff72 	bl	80002a8 <__aeabi_dsub>
 80163c4:	f7ea fbd8 	bl	8000b78 <__aeabi_d2iz>
 80163c8:	9b02      	ldr	r3, [sp, #8]
 80163ca:	f843 0b04 	str.w	r0, [r3], #4
 80163ce:	3d01      	subs	r5, #1
 80163d0:	9302      	str	r3, [sp, #8]
 80163d2:	ab70      	add	r3, sp, #448	; 0x1c0
 80163d4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80163d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163dc:	4640      	mov	r0, r8
 80163de:	4649      	mov	r1, r9
 80163e0:	f7e9 ff64 	bl	80002ac <__adddf3>
 80163e4:	4606      	mov	r6, r0
 80163e6:	460f      	mov	r7, r1
 80163e8:	e75b      	b.n	80162a2 <__kernel_rem_pio2+0x10a>
 80163ea:	d105      	bne.n	80163f8 <__kernel_rem_pio2+0x260>
 80163ec:	1e63      	subs	r3, r4, #1
 80163ee:	aa0c      	add	r2, sp, #48	; 0x30
 80163f0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80163f4:	15c3      	asrs	r3, r0, #23
 80163f6:	e79b      	b.n	8016330 <__kernel_rem_pio2+0x198>
 80163f8:	4b38      	ldr	r3, [pc, #224]	; (80164dc <__kernel_rem_pio2+0x344>)
 80163fa:	2200      	movs	r2, #0
 80163fc:	f7ea fb92 	bl	8000b24 <__aeabi_dcmpge>
 8016400:	2800      	cmp	r0, #0
 8016402:	d139      	bne.n	8016478 <__kernel_rem_pio2+0x2e0>
 8016404:	9002      	str	r0, [sp, #8]
 8016406:	2200      	movs	r2, #0
 8016408:	2300      	movs	r3, #0
 801640a:	4630      	mov	r0, r6
 801640c:	4639      	mov	r1, r7
 801640e:	f7ea fb6b 	bl	8000ae8 <__aeabi_dcmpeq>
 8016412:	2800      	cmp	r0, #0
 8016414:	f000 80b4 	beq.w	8016580 <__kernel_rem_pio2+0x3e8>
 8016418:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 801641c:	465b      	mov	r3, fp
 801641e:	2200      	movs	r2, #0
 8016420:	9904      	ldr	r1, [sp, #16]
 8016422:	428b      	cmp	r3, r1
 8016424:	da65      	bge.n	80164f2 <__kernel_rem_pio2+0x35a>
 8016426:	2a00      	cmp	r2, #0
 8016428:	d07b      	beq.n	8016522 <__kernel_rem_pio2+0x38a>
 801642a:	ab0c      	add	r3, sp, #48	; 0x30
 801642c:	f1aa 0a18 	sub.w	sl, sl, #24
 8016430:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8016434:	2b00      	cmp	r3, #0
 8016436:	f000 80a0 	beq.w	801657a <__kernel_rem_pio2+0x3e2>
 801643a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80164c0 <__kernel_rem_pio2+0x328>
 801643e:	4650      	mov	r0, sl
 8016440:	f000 fb32 	bl	8016aa8 <scalbn>
 8016444:	4f23      	ldr	r7, [pc, #140]	; (80164d4 <__kernel_rem_pio2+0x33c>)
 8016446:	ec55 4b10 	vmov	r4, r5, d0
 801644a:	46d8      	mov	r8, fp
 801644c:	2600      	movs	r6, #0
 801644e:	f1b8 0f00 	cmp.w	r8, #0
 8016452:	f280 80cf 	bge.w	80165f4 <__kernel_rem_pio2+0x45c>
 8016456:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80164b8 <__kernel_rem_pio2+0x320>
 801645a:	465f      	mov	r7, fp
 801645c:	f04f 0800 	mov.w	r8, #0
 8016460:	2f00      	cmp	r7, #0
 8016462:	f2c0 80fd 	blt.w	8016660 <__kernel_rem_pio2+0x4c8>
 8016466:	ab70      	add	r3, sp, #448	; 0x1c0
 8016468:	f8df a074 	ldr.w	sl, [pc, #116]	; 80164e0 <__kernel_rem_pio2+0x348>
 801646c:	ec55 4b18 	vmov	r4, r5, d8
 8016470:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8016474:	2600      	movs	r6, #0
 8016476:	e0e5      	b.n	8016644 <__kernel_rem_pio2+0x4ac>
 8016478:	2302      	movs	r3, #2
 801647a:	9302      	str	r3, [sp, #8]
 801647c:	e75c      	b.n	8016338 <__kernel_rem_pio2+0x1a0>
 801647e:	f8db 3000 	ldr.w	r3, [fp]
 8016482:	b955      	cbnz	r5, 801649a <__kernel_rem_pio2+0x302>
 8016484:	b123      	cbz	r3, 8016490 <__kernel_rem_pio2+0x2f8>
 8016486:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801648a:	f8cb 3000 	str.w	r3, [fp]
 801648e:	2301      	movs	r3, #1
 8016490:	3201      	adds	r2, #1
 8016492:	f10b 0b04 	add.w	fp, fp, #4
 8016496:	461d      	mov	r5, r3
 8016498:	e755      	b.n	8016346 <__kernel_rem_pio2+0x1ae>
 801649a:	1acb      	subs	r3, r1, r3
 801649c:	f8cb 3000 	str.w	r3, [fp]
 80164a0:	462b      	mov	r3, r5
 80164a2:	e7f5      	b.n	8016490 <__kernel_rem_pio2+0x2f8>
 80164a4:	1e62      	subs	r2, r4, #1
 80164a6:	ab0c      	add	r3, sp, #48	; 0x30
 80164a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80164ac:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80164b0:	a90c      	add	r1, sp, #48	; 0x30
 80164b2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80164b6:	e754      	b.n	8016362 <__kernel_rem_pio2+0x1ca>
	...
 80164c4:	3ff00000 	.word	0x3ff00000
 80164c8:	08060030 	.word	0x08060030
 80164cc:	40200000 	.word	0x40200000
 80164d0:	3ff00000 	.word	0x3ff00000
 80164d4:	3e700000 	.word	0x3e700000
 80164d8:	41700000 	.word	0x41700000
 80164dc:	3fe00000 	.word	0x3fe00000
 80164e0:	0805fff0 	.word	0x0805fff0
 80164e4:	1e62      	subs	r2, r4, #1
 80164e6:	ab0c      	add	r3, sp, #48	; 0x30
 80164e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80164ec:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80164f0:	e7de      	b.n	80164b0 <__kernel_rem_pio2+0x318>
 80164f2:	a90c      	add	r1, sp, #48	; 0x30
 80164f4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80164f8:	3b01      	subs	r3, #1
 80164fa:	430a      	orrs	r2, r1
 80164fc:	e790      	b.n	8016420 <__kernel_rem_pio2+0x288>
 80164fe:	3301      	adds	r3, #1
 8016500:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8016504:	2900      	cmp	r1, #0
 8016506:	d0fa      	beq.n	80164fe <__kernel_rem_pio2+0x366>
 8016508:	9a08      	ldr	r2, [sp, #32]
 801650a:	18e3      	adds	r3, r4, r3
 801650c:	18a6      	adds	r6, r4, r2
 801650e:	aa20      	add	r2, sp, #128	; 0x80
 8016510:	1c65      	adds	r5, r4, #1
 8016512:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8016516:	9302      	str	r3, [sp, #8]
 8016518:	9b02      	ldr	r3, [sp, #8]
 801651a:	42ab      	cmp	r3, r5
 801651c:	da04      	bge.n	8016528 <__kernel_rem_pio2+0x390>
 801651e:	461c      	mov	r4, r3
 8016520:	e6b5      	b.n	801628e <__kernel_rem_pio2+0xf6>
 8016522:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016524:	2301      	movs	r3, #1
 8016526:	e7eb      	b.n	8016500 <__kernel_rem_pio2+0x368>
 8016528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801652a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801652e:	f7ea f809 	bl	8000544 <__aeabi_i2d>
 8016532:	e8e6 0102 	strd	r0, r1, [r6], #8
 8016536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016538:	46b3      	mov	fp, r6
 801653a:	461c      	mov	r4, r3
 801653c:	2700      	movs	r7, #0
 801653e:	f04f 0800 	mov.w	r8, #0
 8016542:	f04f 0900 	mov.w	r9, #0
 8016546:	9b06      	ldr	r3, [sp, #24]
 8016548:	429f      	cmp	r7, r3
 801654a:	dd06      	ble.n	801655a <__kernel_rem_pio2+0x3c2>
 801654c:	ab70      	add	r3, sp, #448	; 0x1c0
 801654e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8016552:	e9c3 8900 	strd	r8, r9, [r3]
 8016556:	3501      	adds	r5, #1
 8016558:	e7de      	b.n	8016518 <__kernel_rem_pio2+0x380>
 801655a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801655e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8016562:	f7ea f859 	bl	8000618 <__aeabi_dmul>
 8016566:	4602      	mov	r2, r0
 8016568:	460b      	mov	r3, r1
 801656a:	4640      	mov	r0, r8
 801656c:	4649      	mov	r1, r9
 801656e:	f7e9 fe9d 	bl	80002ac <__adddf3>
 8016572:	3701      	adds	r7, #1
 8016574:	4680      	mov	r8, r0
 8016576:	4689      	mov	r9, r1
 8016578:	e7e5      	b.n	8016546 <__kernel_rem_pio2+0x3ae>
 801657a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801657e:	e754      	b.n	801642a <__kernel_rem_pio2+0x292>
 8016580:	ec47 6b10 	vmov	d0, r6, r7
 8016584:	f1ca 0000 	rsb	r0, sl, #0
 8016588:	f000 fa8e 	bl	8016aa8 <scalbn>
 801658c:	ec57 6b10 	vmov	r6, r7, d0
 8016590:	4b9f      	ldr	r3, [pc, #636]	; (8016810 <__kernel_rem_pio2+0x678>)
 8016592:	ee10 0a10 	vmov	r0, s0
 8016596:	2200      	movs	r2, #0
 8016598:	4639      	mov	r1, r7
 801659a:	f7ea fac3 	bl	8000b24 <__aeabi_dcmpge>
 801659e:	b300      	cbz	r0, 80165e2 <__kernel_rem_pio2+0x44a>
 80165a0:	4b9c      	ldr	r3, [pc, #624]	; (8016814 <__kernel_rem_pio2+0x67c>)
 80165a2:	2200      	movs	r2, #0
 80165a4:	4630      	mov	r0, r6
 80165a6:	4639      	mov	r1, r7
 80165a8:	f7ea f836 	bl	8000618 <__aeabi_dmul>
 80165ac:	f7ea fae4 	bl	8000b78 <__aeabi_d2iz>
 80165b0:	4605      	mov	r5, r0
 80165b2:	f7e9 ffc7 	bl	8000544 <__aeabi_i2d>
 80165b6:	4b96      	ldr	r3, [pc, #600]	; (8016810 <__kernel_rem_pio2+0x678>)
 80165b8:	2200      	movs	r2, #0
 80165ba:	f7ea f82d 	bl	8000618 <__aeabi_dmul>
 80165be:	460b      	mov	r3, r1
 80165c0:	4602      	mov	r2, r0
 80165c2:	4639      	mov	r1, r7
 80165c4:	4630      	mov	r0, r6
 80165c6:	f7e9 fe6f 	bl	80002a8 <__aeabi_dsub>
 80165ca:	f7ea fad5 	bl	8000b78 <__aeabi_d2iz>
 80165ce:	f104 0b01 	add.w	fp, r4, #1
 80165d2:	ab0c      	add	r3, sp, #48	; 0x30
 80165d4:	f10a 0a18 	add.w	sl, sl, #24
 80165d8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80165dc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 80165e0:	e72b      	b.n	801643a <__kernel_rem_pio2+0x2a2>
 80165e2:	4630      	mov	r0, r6
 80165e4:	4639      	mov	r1, r7
 80165e6:	f7ea fac7 	bl	8000b78 <__aeabi_d2iz>
 80165ea:	ab0c      	add	r3, sp, #48	; 0x30
 80165ec:	46a3      	mov	fp, r4
 80165ee:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80165f2:	e722      	b.n	801643a <__kernel_rem_pio2+0x2a2>
 80165f4:	ab70      	add	r3, sp, #448	; 0x1c0
 80165f6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 80165fa:	ab0c      	add	r3, sp, #48	; 0x30
 80165fc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8016600:	f7e9 ffa0 	bl	8000544 <__aeabi_i2d>
 8016604:	4622      	mov	r2, r4
 8016606:	462b      	mov	r3, r5
 8016608:	f7ea f806 	bl	8000618 <__aeabi_dmul>
 801660c:	4632      	mov	r2, r6
 801660e:	e9c9 0100 	strd	r0, r1, [r9]
 8016612:	463b      	mov	r3, r7
 8016614:	4620      	mov	r0, r4
 8016616:	4629      	mov	r1, r5
 8016618:	f7e9 fffe 	bl	8000618 <__aeabi_dmul>
 801661c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8016620:	4604      	mov	r4, r0
 8016622:	460d      	mov	r5, r1
 8016624:	e713      	b.n	801644e <__kernel_rem_pio2+0x2b6>
 8016626:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 801662a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 801662e:	f7e9 fff3 	bl	8000618 <__aeabi_dmul>
 8016632:	4602      	mov	r2, r0
 8016634:	460b      	mov	r3, r1
 8016636:	4620      	mov	r0, r4
 8016638:	4629      	mov	r1, r5
 801663a:	f7e9 fe37 	bl	80002ac <__adddf3>
 801663e:	3601      	adds	r6, #1
 8016640:	4604      	mov	r4, r0
 8016642:	460d      	mov	r5, r1
 8016644:	9b04      	ldr	r3, [sp, #16]
 8016646:	429e      	cmp	r6, r3
 8016648:	dc01      	bgt.n	801664e <__kernel_rem_pio2+0x4b6>
 801664a:	45b0      	cmp	r8, r6
 801664c:	daeb      	bge.n	8016626 <__kernel_rem_pio2+0x48e>
 801664e:	ab48      	add	r3, sp, #288	; 0x120
 8016650:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016654:	e9c3 4500 	strd	r4, r5, [r3]
 8016658:	3f01      	subs	r7, #1
 801665a:	f108 0801 	add.w	r8, r8, #1
 801665e:	e6ff      	b.n	8016460 <__kernel_rem_pio2+0x2c8>
 8016660:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8016662:	2b02      	cmp	r3, #2
 8016664:	dc0b      	bgt.n	801667e <__kernel_rem_pio2+0x4e6>
 8016666:	2b00      	cmp	r3, #0
 8016668:	dc6e      	bgt.n	8016748 <__kernel_rem_pio2+0x5b0>
 801666a:	d045      	beq.n	80166f8 <__kernel_rem_pio2+0x560>
 801666c:	9b07      	ldr	r3, [sp, #28]
 801666e:	f003 0007 	and.w	r0, r3, #7
 8016672:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8016676:	ecbd 8b02 	vpop	{d8}
 801667a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801667e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8016680:	2b03      	cmp	r3, #3
 8016682:	d1f3      	bne.n	801666c <__kernel_rem_pio2+0x4d4>
 8016684:	ab48      	add	r3, sp, #288	; 0x120
 8016686:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 801668a:	46d0      	mov	r8, sl
 801668c:	46d9      	mov	r9, fp
 801668e:	f1b9 0f00 	cmp.w	r9, #0
 8016692:	f1a8 0808 	sub.w	r8, r8, #8
 8016696:	dc64      	bgt.n	8016762 <__kernel_rem_pio2+0x5ca>
 8016698:	465c      	mov	r4, fp
 801669a:	2c01      	cmp	r4, #1
 801669c:	f1aa 0a08 	sub.w	sl, sl, #8
 80166a0:	dc7e      	bgt.n	80167a0 <__kernel_rem_pio2+0x608>
 80166a2:	2000      	movs	r0, #0
 80166a4:	2100      	movs	r1, #0
 80166a6:	f1bb 0f01 	cmp.w	fp, #1
 80166aa:	f300 8097 	bgt.w	80167dc <__kernel_rem_pio2+0x644>
 80166ae:	9b02      	ldr	r3, [sp, #8]
 80166b0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80166b4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	f040 8099 	bne.w	80167f0 <__kernel_rem_pio2+0x658>
 80166be:	9b01      	ldr	r3, [sp, #4]
 80166c0:	e9c3 5600 	strd	r5, r6, [r3]
 80166c4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80166c8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80166cc:	e7ce      	b.n	801666c <__kernel_rem_pio2+0x4d4>
 80166ce:	ab48      	add	r3, sp, #288	; 0x120
 80166d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80166d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166d8:	f7e9 fde8 	bl	80002ac <__adddf3>
 80166dc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80166e0:	f1bb 0f00 	cmp.w	fp, #0
 80166e4:	daf3      	bge.n	80166ce <__kernel_rem_pio2+0x536>
 80166e6:	9b02      	ldr	r3, [sp, #8]
 80166e8:	b113      	cbz	r3, 80166f0 <__kernel_rem_pio2+0x558>
 80166ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80166ee:	4619      	mov	r1, r3
 80166f0:	9b01      	ldr	r3, [sp, #4]
 80166f2:	e9c3 0100 	strd	r0, r1, [r3]
 80166f6:	e7b9      	b.n	801666c <__kernel_rem_pio2+0x4d4>
 80166f8:	2000      	movs	r0, #0
 80166fa:	2100      	movs	r1, #0
 80166fc:	e7f0      	b.n	80166e0 <__kernel_rem_pio2+0x548>
 80166fe:	ab48      	add	r3, sp, #288	; 0x120
 8016700:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016708:	f7e9 fdd0 	bl	80002ac <__adddf3>
 801670c:	3c01      	subs	r4, #1
 801670e:	2c00      	cmp	r4, #0
 8016710:	daf5      	bge.n	80166fe <__kernel_rem_pio2+0x566>
 8016712:	9b02      	ldr	r3, [sp, #8]
 8016714:	b1e3      	cbz	r3, 8016750 <__kernel_rem_pio2+0x5b8>
 8016716:	4602      	mov	r2, r0
 8016718:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801671c:	9c01      	ldr	r4, [sp, #4]
 801671e:	e9c4 2300 	strd	r2, r3, [r4]
 8016722:	4602      	mov	r2, r0
 8016724:	460b      	mov	r3, r1
 8016726:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 801672a:	f7e9 fdbd 	bl	80002a8 <__aeabi_dsub>
 801672e:	ad4a      	add	r5, sp, #296	; 0x128
 8016730:	2401      	movs	r4, #1
 8016732:	45a3      	cmp	fp, r4
 8016734:	da0f      	bge.n	8016756 <__kernel_rem_pio2+0x5be>
 8016736:	9b02      	ldr	r3, [sp, #8]
 8016738:	b113      	cbz	r3, 8016740 <__kernel_rem_pio2+0x5a8>
 801673a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801673e:	4619      	mov	r1, r3
 8016740:	9b01      	ldr	r3, [sp, #4]
 8016742:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8016746:	e791      	b.n	801666c <__kernel_rem_pio2+0x4d4>
 8016748:	465c      	mov	r4, fp
 801674a:	2000      	movs	r0, #0
 801674c:	2100      	movs	r1, #0
 801674e:	e7de      	b.n	801670e <__kernel_rem_pio2+0x576>
 8016750:	4602      	mov	r2, r0
 8016752:	460b      	mov	r3, r1
 8016754:	e7e2      	b.n	801671c <__kernel_rem_pio2+0x584>
 8016756:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801675a:	f7e9 fda7 	bl	80002ac <__adddf3>
 801675e:	3401      	adds	r4, #1
 8016760:	e7e7      	b.n	8016732 <__kernel_rem_pio2+0x59a>
 8016762:	e9d8 4500 	ldrd	r4, r5, [r8]
 8016766:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 801676a:	4620      	mov	r0, r4
 801676c:	4632      	mov	r2, r6
 801676e:	463b      	mov	r3, r7
 8016770:	4629      	mov	r1, r5
 8016772:	f7e9 fd9b 	bl	80002ac <__adddf3>
 8016776:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801677a:	4602      	mov	r2, r0
 801677c:	460b      	mov	r3, r1
 801677e:	4620      	mov	r0, r4
 8016780:	4629      	mov	r1, r5
 8016782:	f7e9 fd91 	bl	80002a8 <__aeabi_dsub>
 8016786:	4632      	mov	r2, r6
 8016788:	463b      	mov	r3, r7
 801678a:	f7e9 fd8f 	bl	80002ac <__adddf3>
 801678e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8016792:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8016796:	ed88 7b00 	vstr	d7, [r8]
 801679a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 801679e:	e776      	b.n	801668e <__kernel_rem_pio2+0x4f6>
 80167a0:	e9da 8900 	ldrd	r8, r9, [sl]
 80167a4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80167a8:	4640      	mov	r0, r8
 80167aa:	4632      	mov	r2, r6
 80167ac:	463b      	mov	r3, r7
 80167ae:	4649      	mov	r1, r9
 80167b0:	f7e9 fd7c 	bl	80002ac <__adddf3>
 80167b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80167b8:	4602      	mov	r2, r0
 80167ba:	460b      	mov	r3, r1
 80167bc:	4640      	mov	r0, r8
 80167be:	4649      	mov	r1, r9
 80167c0:	f7e9 fd72 	bl	80002a8 <__aeabi_dsub>
 80167c4:	4632      	mov	r2, r6
 80167c6:	463b      	mov	r3, r7
 80167c8:	f7e9 fd70 	bl	80002ac <__adddf3>
 80167cc:	ed9d 7b04 	vldr	d7, [sp, #16]
 80167d0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80167d4:	ed8a 7b00 	vstr	d7, [sl]
 80167d8:	3c01      	subs	r4, #1
 80167da:	e75e      	b.n	801669a <__kernel_rem_pio2+0x502>
 80167dc:	ab48      	add	r3, sp, #288	; 0x120
 80167de:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80167e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167e6:	f7e9 fd61 	bl	80002ac <__adddf3>
 80167ea:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80167ee:	e75a      	b.n	80166a6 <__kernel_rem_pio2+0x50e>
 80167f0:	9b01      	ldr	r3, [sp, #4]
 80167f2:	9a01      	ldr	r2, [sp, #4]
 80167f4:	601d      	str	r5, [r3, #0]
 80167f6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80167fa:	605c      	str	r4, [r3, #4]
 80167fc:	609f      	str	r7, [r3, #8]
 80167fe:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8016802:	60d3      	str	r3, [r2, #12]
 8016804:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016808:	6110      	str	r0, [r2, #16]
 801680a:	6153      	str	r3, [r2, #20]
 801680c:	e72e      	b.n	801666c <__kernel_rem_pio2+0x4d4>
 801680e:	bf00      	nop
 8016810:	41700000 	.word	0x41700000
 8016814:	3e700000 	.word	0x3e700000

08016818 <__kernel_sin>:
 8016818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801681c:	ed2d 8b04 	vpush	{d8-d9}
 8016820:	eeb0 8a41 	vmov.f32	s16, s2
 8016824:	eef0 8a61 	vmov.f32	s17, s3
 8016828:	ec55 4b10 	vmov	r4, r5, d0
 801682c:	b083      	sub	sp, #12
 801682e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8016832:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8016836:	9001      	str	r0, [sp, #4]
 8016838:	da06      	bge.n	8016848 <__kernel_sin+0x30>
 801683a:	ee10 0a10 	vmov	r0, s0
 801683e:	4629      	mov	r1, r5
 8016840:	f7ea f99a 	bl	8000b78 <__aeabi_d2iz>
 8016844:	2800      	cmp	r0, #0
 8016846:	d051      	beq.n	80168ec <__kernel_sin+0xd4>
 8016848:	4622      	mov	r2, r4
 801684a:	462b      	mov	r3, r5
 801684c:	4620      	mov	r0, r4
 801684e:	4629      	mov	r1, r5
 8016850:	f7e9 fee2 	bl	8000618 <__aeabi_dmul>
 8016854:	4682      	mov	sl, r0
 8016856:	468b      	mov	fp, r1
 8016858:	4602      	mov	r2, r0
 801685a:	460b      	mov	r3, r1
 801685c:	4620      	mov	r0, r4
 801685e:	4629      	mov	r1, r5
 8016860:	f7e9 feda 	bl	8000618 <__aeabi_dmul>
 8016864:	a341      	add	r3, pc, #260	; (adr r3, 801696c <__kernel_sin+0x154>)
 8016866:	e9d3 2300 	ldrd	r2, r3, [r3]
 801686a:	4680      	mov	r8, r0
 801686c:	4689      	mov	r9, r1
 801686e:	4650      	mov	r0, sl
 8016870:	4659      	mov	r1, fp
 8016872:	f7e9 fed1 	bl	8000618 <__aeabi_dmul>
 8016876:	a33f      	add	r3, pc, #252	; (adr r3, 8016974 <__kernel_sin+0x15c>)
 8016878:	e9d3 2300 	ldrd	r2, r3, [r3]
 801687c:	f7e9 fd14 	bl	80002a8 <__aeabi_dsub>
 8016880:	4652      	mov	r2, sl
 8016882:	465b      	mov	r3, fp
 8016884:	f7e9 fec8 	bl	8000618 <__aeabi_dmul>
 8016888:	a33c      	add	r3, pc, #240	; (adr r3, 801697c <__kernel_sin+0x164>)
 801688a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801688e:	f7e9 fd0d 	bl	80002ac <__adddf3>
 8016892:	4652      	mov	r2, sl
 8016894:	465b      	mov	r3, fp
 8016896:	f7e9 febf 	bl	8000618 <__aeabi_dmul>
 801689a:	a33a      	add	r3, pc, #232	; (adr r3, 8016984 <__kernel_sin+0x16c>)
 801689c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168a0:	f7e9 fd02 	bl	80002a8 <__aeabi_dsub>
 80168a4:	4652      	mov	r2, sl
 80168a6:	465b      	mov	r3, fp
 80168a8:	f7e9 feb6 	bl	8000618 <__aeabi_dmul>
 80168ac:	a337      	add	r3, pc, #220	; (adr r3, 801698c <__kernel_sin+0x174>)
 80168ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168b2:	f7e9 fcfb 	bl	80002ac <__adddf3>
 80168b6:	9b01      	ldr	r3, [sp, #4]
 80168b8:	4606      	mov	r6, r0
 80168ba:	460f      	mov	r7, r1
 80168bc:	b9eb      	cbnz	r3, 80168fa <__kernel_sin+0xe2>
 80168be:	4602      	mov	r2, r0
 80168c0:	460b      	mov	r3, r1
 80168c2:	4650      	mov	r0, sl
 80168c4:	4659      	mov	r1, fp
 80168c6:	f7e9 fea7 	bl	8000618 <__aeabi_dmul>
 80168ca:	a325      	add	r3, pc, #148	; (adr r3, 8016960 <__kernel_sin+0x148>)
 80168cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168d0:	f7e9 fcea 	bl	80002a8 <__aeabi_dsub>
 80168d4:	4642      	mov	r2, r8
 80168d6:	464b      	mov	r3, r9
 80168d8:	f7e9 fe9e 	bl	8000618 <__aeabi_dmul>
 80168dc:	4602      	mov	r2, r0
 80168de:	460b      	mov	r3, r1
 80168e0:	4620      	mov	r0, r4
 80168e2:	4629      	mov	r1, r5
 80168e4:	f7e9 fce2 	bl	80002ac <__adddf3>
 80168e8:	4604      	mov	r4, r0
 80168ea:	460d      	mov	r5, r1
 80168ec:	ec45 4b10 	vmov	d0, r4, r5
 80168f0:	b003      	add	sp, #12
 80168f2:	ecbd 8b04 	vpop	{d8-d9}
 80168f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168fa:	4b1b      	ldr	r3, [pc, #108]	; (8016968 <__kernel_sin+0x150>)
 80168fc:	ec51 0b18 	vmov	r0, r1, d8
 8016900:	2200      	movs	r2, #0
 8016902:	f7e9 fe89 	bl	8000618 <__aeabi_dmul>
 8016906:	4632      	mov	r2, r6
 8016908:	ec41 0b19 	vmov	d9, r0, r1
 801690c:	463b      	mov	r3, r7
 801690e:	4640      	mov	r0, r8
 8016910:	4649      	mov	r1, r9
 8016912:	f7e9 fe81 	bl	8000618 <__aeabi_dmul>
 8016916:	4602      	mov	r2, r0
 8016918:	460b      	mov	r3, r1
 801691a:	ec51 0b19 	vmov	r0, r1, d9
 801691e:	f7e9 fcc3 	bl	80002a8 <__aeabi_dsub>
 8016922:	4652      	mov	r2, sl
 8016924:	465b      	mov	r3, fp
 8016926:	f7e9 fe77 	bl	8000618 <__aeabi_dmul>
 801692a:	ec53 2b18 	vmov	r2, r3, d8
 801692e:	f7e9 fcbb 	bl	80002a8 <__aeabi_dsub>
 8016932:	a30b      	add	r3, pc, #44	; (adr r3, 8016960 <__kernel_sin+0x148>)
 8016934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016938:	4606      	mov	r6, r0
 801693a:	460f      	mov	r7, r1
 801693c:	4640      	mov	r0, r8
 801693e:	4649      	mov	r1, r9
 8016940:	f7e9 fe6a 	bl	8000618 <__aeabi_dmul>
 8016944:	4602      	mov	r2, r0
 8016946:	460b      	mov	r3, r1
 8016948:	4630      	mov	r0, r6
 801694a:	4639      	mov	r1, r7
 801694c:	f7e9 fcae 	bl	80002ac <__adddf3>
 8016950:	4602      	mov	r2, r0
 8016952:	460b      	mov	r3, r1
 8016954:	4620      	mov	r0, r4
 8016956:	4629      	mov	r1, r5
 8016958:	f7e9 fca6 	bl	80002a8 <__aeabi_dsub>
 801695c:	e7c4      	b.n	80168e8 <__kernel_sin+0xd0>
 801695e:	bf00      	nop
 8016960:	55555549 	.word	0x55555549
 8016964:	3fc55555 	.word	0x3fc55555
 8016968:	3fe00000 	.word	0x3fe00000
 801696c:	5acfd57c 	.word	0x5acfd57c
 8016970:	3de5d93a 	.word	0x3de5d93a
 8016974:	8a2b9ceb 	.word	0x8a2b9ceb
 8016978:	3e5ae5e6 	.word	0x3e5ae5e6
 801697c:	57b1fe7d 	.word	0x57b1fe7d
 8016980:	3ec71de3 	.word	0x3ec71de3
 8016984:	19c161d5 	.word	0x19c161d5
 8016988:	3f2a01a0 	.word	0x3f2a01a0
 801698c:	1110f8a6 	.word	0x1110f8a6
 8016990:	3f811111 	.word	0x3f811111

08016994 <fabs>:
 8016994:	ec51 0b10 	vmov	r0, r1, d0
 8016998:	ee10 2a10 	vmov	r2, s0
 801699c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80169a0:	ec43 2b10 	vmov	d0, r2, r3
 80169a4:	4770      	bx	lr
	...

080169a8 <floor>:
 80169a8:	ec51 0b10 	vmov	r0, r1, d0
 80169ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169b0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80169b4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80169b8:	2e13      	cmp	r6, #19
 80169ba:	ee10 5a10 	vmov	r5, s0
 80169be:	ee10 8a10 	vmov	r8, s0
 80169c2:	460c      	mov	r4, r1
 80169c4:	dc32      	bgt.n	8016a2c <floor+0x84>
 80169c6:	2e00      	cmp	r6, #0
 80169c8:	da14      	bge.n	80169f4 <floor+0x4c>
 80169ca:	a333      	add	r3, pc, #204	; (adr r3, 8016a98 <floor+0xf0>)
 80169cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169d0:	f7e9 fc6c 	bl	80002ac <__adddf3>
 80169d4:	2200      	movs	r2, #0
 80169d6:	2300      	movs	r3, #0
 80169d8:	f7ea f8ae 	bl	8000b38 <__aeabi_dcmpgt>
 80169dc:	b138      	cbz	r0, 80169ee <floor+0x46>
 80169de:	2c00      	cmp	r4, #0
 80169e0:	da57      	bge.n	8016a92 <floor+0xea>
 80169e2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80169e6:	431d      	orrs	r5, r3
 80169e8:	d001      	beq.n	80169ee <floor+0x46>
 80169ea:	4c2d      	ldr	r4, [pc, #180]	; (8016aa0 <floor+0xf8>)
 80169ec:	2500      	movs	r5, #0
 80169ee:	4621      	mov	r1, r4
 80169f0:	4628      	mov	r0, r5
 80169f2:	e025      	b.n	8016a40 <floor+0x98>
 80169f4:	4f2b      	ldr	r7, [pc, #172]	; (8016aa4 <floor+0xfc>)
 80169f6:	4137      	asrs	r7, r6
 80169f8:	ea01 0307 	and.w	r3, r1, r7
 80169fc:	4303      	orrs	r3, r0
 80169fe:	d01f      	beq.n	8016a40 <floor+0x98>
 8016a00:	a325      	add	r3, pc, #148	; (adr r3, 8016a98 <floor+0xf0>)
 8016a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a06:	f7e9 fc51 	bl	80002ac <__adddf3>
 8016a0a:	2200      	movs	r2, #0
 8016a0c:	2300      	movs	r3, #0
 8016a0e:	f7ea f893 	bl	8000b38 <__aeabi_dcmpgt>
 8016a12:	2800      	cmp	r0, #0
 8016a14:	d0eb      	beq.n	80169ee <floor+0x46>
 8016a16:	2c00      	cmp	r4, #0
 8016a18:	bfbe      	ittt	lt
 8016a1a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8016a1e:	fa43 f606 	asrlt.w	r6, r3, r6
 8016a22:	19a4      	addlt	r4, r4, r6
 8016a24:	ea24 0407 	bic.w	r4, r4, r7
 8016a28:	2500      	movs	r5, #0
 8016a2a:	e7e0      	b.n	80169ee <floor+0x46>
 8016a2c:	2e33      	cmp	r6, #51	; 0x33
 8016a2e:	dd0b      	ble.n	8016a48 <floor+0xa0>
 8016a30:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8016a34:	d104      	bne.n	8016a40 <floor+0x98>
 8016a36:	ee10 2a10 	vmov	r2, s0
 8016a3a:	460b      	mov	r3, r1
 8016a3c:	f7e9 fc36 	bl	80002ac <__adddf3>
 8016a40:	ec41 0b10 	vmov	d0, r0, r1
 8016a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a48:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8016a4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016a50:	fa23 f707 	lsr.w	r7, r3, r7
 8016a54:	4207      	tst	r7, r0
 8016a56:	d0f3      	beq.n	8016a40 <floor+0x98>
 8016a58:	a30f      	add	r3, pc, #60	; (adr r3, 8016a98 <floor+0xf0>)
 8016a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a5e:	f7e9 fc25 	bl	80002ac <__adddf3>
 8016a62:	2200      	movs	r2, #0
 8016a64:	2300      	movs	r3, #0
 8016a66:	f7ea f867 	bl	8000b38 <__aeabi_dcmpgt>
 8016a6a:	2800      	cmp	r0, #0
 8016a6c:	d0bf      	beq.n	80169ee <floor+0x46>
 8016a6e:	2c00      	cmp	r4, #0
 8016a70:	da02      	bge.n	8016a78 <floor+0xd0>
 8016a72:	2e14      	cmp	r6, #20
 8016a74:	d103      	bne.n	8016a7e <floor+0xd6>
 8016a76:	3401      	adds	r4, #1
 8016a78:	ea25 0507 	bic.w	r5, r5, r7
 8016a7c:	e7b7      	b.n	80169ee <floor+0x46>
 8016a7e:	2301      	movs	r3, #1
 8016a80:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8016a84:	fa03 f606 	lsl.w	r6, r3, r6
 8016a88:	4435      	add	r5, r6
 8016a8a:	4545      	cmp	r5, r8
 8016a8c:	bf38      	it	cc
 8016a8e:	18e4      	addcc	r4, r4, r3
 8016a90:	e7f2      	b.n	8016a78 <floor+0xd0>
 8016a92:	2500      	movs	r5, #0
 8016a94:	462c      	mov	r4, r5
 8016a96:	e7aa      	b.n	80169ee <floor+0x46>
 8016a98:	8800759c 	.word	0x8800759c
 8016a9c:	7e37e43c 	.word	0x7e37e43c
 8016aa0:	bff00000 	.word	0xbff00000
 8016aa4:	000fffff 	.word	0x000fffff

08016aa8 <scalbn>:
 8016aa8:	b570      	push	{r4, r5, r6, lr}
 8016aaa:	ec55 4b10 	vmov	r4, r5, d0
 8016aae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8016ab2:	4606      	mov	r6, r0
 8016ab4:	462b      	mov	r3, r5
 8016ab6:	b99a      	cbnz	r2, 8016ae0 <scalbn+0x38>
 8016ab8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8016abc:	4323      	orrs	r3, r4
 8016abe:	d036      	beq.n	8016b2e <scalbn+0x86>
 8016ac0:	4b39      	ldr	r3, [pc, #228]	; (8016ba8 <scalbn+0x100>)
 8016ac2:	4629      	mov	r1, r5
 8016ac4:	ee10 0a10 	vmov	r0, s0
 8016ac8:	2200      	movs	r2, #0
 8016aca:	f7e9 fda5 	bl	8000618 <__aeabi_dmul>
 8016ace:	4b37      	ldr	r3, [pc, #220]	; (8016bac <scalbn+0x104>)
 8016ad0:	429e      	cmp	r6, r3
 8016ad2:	4604      	mov	r4, r0
 8016ad4:	460d      	mov	r5, r1
 8016ad6:	da10      	bge.n	8016afa <scalbn+0x52>
 8016ad8:	a32b      	add	r3, pc, #172	; (adr r3, 8016b88 <scalbn+0xe0>)
 8016ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ade:	e03a      	b.n	8016b56 <scalbn+0xae>
 8016ae0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8016ae4:	428a      	cmp	r2, r1
 8016ae6:	d10c      	bne.n	8016b02 <scalbn+0x5a>
 8016ae8:	ee10 2a10 	vmov	r2, s0
 8016aec:	4620      	mov	r0, r4
 8016aee:	4629      	mov	r1, r5
 8016af0:	f7e9 fbdc 	bl	80002ac <__adddf3>
 8016af4:	4604      	mov	r4, r0
 8016af6:	460d      	mov	r5, r1
 8016af8:	e019      	b.n	8016b2e <scalbn+0x86>
 8016afa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016afe:	460b      	mov	r3, r1
 8016b00:	3a36      	subs	r2, #54	; 0x36
 8016b02:	4432      	add	r2, r6
 8016b04:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8016b08:	428a      	cmp	r2, r1
 8016b0a:	dd08      	ble.n	8016b1e <scalbn+0x76>
 8016b0c:	2d00      	cmp	r5, #0
 8016b0e:	a120      	add	r1, pc, #128	; (adr r1, 8016b90 <scalbn+0xe8>)
 8016b10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b14:	da1c      	bge.n	8016b50 <scalbn+0xa8>
 8016b16:	a120      	add	r1, pc, #128	; (adr r1, 8016b98 <scalbn+0xf0>)
 8016b18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b1c:	e018      	b.n	8016b50 <scalbn+0xa8>
 8016b1e:	2a00      	cmp	r2, #0
 8016b20:	dd08      	ble.n	8016b34 <scalbn+0x8c>
 8016b22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016b26:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016b2a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016b2e:	ec45 4b10 	vmov	d0, r4, r5
 8016b32:	bd70      	pop	{r4, r5, r6, pc}
 8016b34:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8016b38:	da19      	bge.n	8016b6e <scalbn+0xc6>
 8016b3a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016b3e:	429e      	cmp	r6, r3
 8016b40:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8016b44:	dd0a      	ble.n	8016b5c <scalbn+0xb4>
 8016b46:	a112      	add	r1, pc, #72	; (adr r1, 8016b90 <scalbn+0xe8>)
 8016b48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d1e2      	bne.n	8016b16 <scalbn+0x6e>
 8016b50:	a30f      	add	r3, pc, #60	; (adr r3, 8016b90 <scalbn+0xe8>)
 8016b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b56:	f7e9 fd5f 	bl	8000618 <__aeabi_dmul>
 8016b5a:	e7cb      	b.n	8016af4 <scalbn+0x4c>
 8016b5c:	a10a      	add	r1, pc, #40	; (adr r1, 8016b88 <scalbn+0xe0>)
 8016b5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d0b8      	beq.n	8016ad8 <scalbn+0x30>
 8016b66:	a10e      	add	r1, pc, #56	; (adr r1, 8016ba0 <scalbn+0xf8>)
 8016b68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b6c:	e7b4      	b.n	8016ad8 <scalbn+0x30>
 8016b6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016b72:	3236      	adds	r2, #54	; 0x36
 8016b74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016b78:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8016b7c:	4620      	mov	r0, r4
 8016b7e:	4b0c      	ldr	r3, [pc, #48]	; (8016bb0 <scalbn+0x108>)
 8016b80:	2200      	movs	r2, #0
 8016b82:	e7e8      	b.n	8016b56 <scalbn+0xae>
 8016b84:	f3af 8000 	nop.w
 8016b88:	c2f8f359 	.word	0xc2f8f359
 8016b8c:	01a56e1f 	.word	0x01a56e1f
 8016b90:	8800759c 	.word	0x8800759c
 8016b94:	7e37e43c 	.word	0x7e37e43c
 8016b98:	8800759c 	.word	0x8800759c
 8016b9c:	fe37e43c 	.word	0xfe37e43c
 8016ba0:	c2f8f359 	.word	0xc2f8f359
 8016ba4:	81a56e1f 	.word	0x81a56e1f
 8016ba8:	43500000 	.word	0x43500000
 8016bac:	ffff3cb0 	.word	0xffff3cb0
 8016bb0:	3c900000 	.word	0x3c900000

08016bb4 <finitef>:
 8016bb4:	b082      	sub	sp, #8
 8016bb6:	ed8d 0a01 	vstr	s0, [sp, #4]
 8016bba:	9801      	ldr	r0, [sp, #4]
 8016bbc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8016bc0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8016bc4:	bfac      	ite	ge
 8016bc6:	2000      	movge	r0, #0
 8016bc8:	2001      	movlt	r0, #1
 8016bca:	b002      	add	sp, #8
 8016bcc:	4770      	bx	lr
	...

08016bd0 <rintf>:
 8016bd0:	ee10 2a10 	vmov	r2, s0
 8016bd4:	b513      	push	{r0, r1, r4, lr}
 8016bd6:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8016bda:	397f      	subs	r1, #127	; 0x7f
 8016bdc:	2916      	cmp	r1, #22
 8016bde:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8016be2:	dc47      	bgt.n	8016c74 <rintf+0xa4>
 8016be4:	b32b      	cbz	r3, 8016c32 <rintf+0x62>
 8016be6:	2900      	cmp	r1, #0
 8016be8:	ee10 3a10 	vmov	r3, s0
 8016bec:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8016bf0:	da21      	bge.n	8016c36 <rintf+0x66>
 8016bf2:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8016bf6:	425b      	negs	r3, r3
 8016bf8:	4921      	ldr	r1, [pc, #132]	; (8016c80 <rintf+0xb0>)
 8016bfa:	0a5b      	lsrs	r3, r3, #9
 8016bfc:	0d12      	lsrs	r2, r2, #20
 8016bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8016c02:	0512      	lsls	r2, r2, #20
 8016c04:	4313      	orrs	r3, r2
 8016c06:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8016c0a:	ee07 3a90 	vmov	s15, r3
 8016c0e:	edd1 6a00 	vldr	s13, [r1]
 8016c12:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8016c16:	ed8d 7a01 	vstr	s14, [sp, #4]
 8016c1a:	eddd 7a01 	vldr	s15, [sp, #4]
 8016c1e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8016c22:	ee17 3a90 	vmov	r3, s15
 8016c26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016c2a:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8016c2e:	ee00 3a10 	vmov	s0, r3
 8016c32:	b002      	add	sp, #8
 8016c34:	bd10      	pop	{r4, pc}
 8016c36:	4a13      	ldr	r2, [pc, #76]	; (8016c84 <rintf+0xb4>)
 8016c38:	410a      	asrs	r2, r1
 8016c3a:	4213      	tst	r3, r2
 8016c3c:	d0f9      	beq.n	8016c32 <rintf+0x62>
 8016c3e:	0854      	lsrs	r4, r2, #1
 8016c40:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8016c44:	d006      	beq.n	8016c54 <rintf+0x84>
 8016c46:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8016c4a:	ea23 0304 	bic.w	r3, r3, r4
 8016c4e:	fa42 f101 	asr.w	r1, r2, r1
 8016c52:	430b      	orrs	r3, r1
 8016c54:	4a0a      	ldr	r2, [pc, #40]	; (8016c80 <rintf+0xb0>)
 8016c56:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8016c5a:	ed90 7a00 	vldr	s14, [r0]
 8016c5e:	ee07 3a90 	vmov	s15, r3
 8016c62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016c66:	edcd 7a01 	vstr	s15, [sp, #4]
 8016c6a:	ed9d 0a01 	vldr	s0, [sp, #4]
 8016c6e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8016c72:	e7de      	b.n	8016c32 <rintf+0x62>
 8016c74:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8016c78:	d3db      	bcc.n	8016c32 <rintf+0x62>
 8016c7a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016c7e:	e7d8      	b.n	8016c32 <rintf+0x62>
 8016c80:	08060040 	.word	0x08060040
 8016c84:	007fffff 	.word	0x007fffff

08016c88 <scalbnf>:
 8016c88:	ee10 3a10 	vmov	r3, s0
 8016c8c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8016c90:	d025      	beq.n	8016cde <scalbnf+0x56>
 8016c92:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8016c96:	d302      	bcc.n	8016c9e <scalbnf+0x16>
 8016c98:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016c9c:	4770      	bx	lr
 8016c9e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8016ca2:	d122      	bne.n	8016cea <scalbnf+0x62>
 8016ca4:	4b2a      	ldr	r3, [pc, #168]	; (8016d50 <scalbnf+0xc8>)
 8016ca6:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8016d54 <scalbnf+0xcc>
 8016caa:	4298      	cmp	r0, r3
 8016cac:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016cb0:	db16      	blt.n	8016ce0 <scalbnf+0x58>
 8016cb2:	ee10 3a10 	vmov	r3, s0
 8016cb6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8016cba:	3a19      	subs	r2, #25
 8016cbc:	4402      	add	r2, r0
 8016cbe:	2afe      	cmp	r2, #254	; 0xfe
 8016cc0:	dd15      	ble.n	8016cee <scalbnf+0x66>
 8016cc2:	ee10 3a10 	vmov	r3, s0
 8016cc6:	eddf 7a24 	vldr	s15, [pc, #144]	; 8016d58 <scalbnf+0xd0>
 8016cca:	eddf 6a24 	vldr	s13, [pc, #144]	; 8016d5c <scalbnf+0xd4>
 8016cce:	2b00      	cmp	r3, #0
 8016cd0:	eeb0 7a67 	vmov.f32	s14, s15
 8016cd4:	bfb8      	it	lt
 8016cd6:	eef0 7a66 	vmovlt.f32	s15, s13
 8016cda:	ee27 0a27 	vmul.f32	s0, s14, s15
 8016cde:	4770      	bx	lr
 8016ce0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8016d60 <scalbnf+0xd8>
 8016ce4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016ce8:	4770      	bx	lr
 8016cea:	0dd2      	lsrs	r2, r2, #23
 8016cec:	e7e6      	b.n	8016cbc <scalbnf+0x34>
 8016cee:	2a00      	cmp	r2, #0
 8016cf0:	dd06      	ble.n	8016d00 <scalbnf+0x78>
 8016cf2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016cf6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8016cfa:	ee00 3a10 	vmov	s0, r3
 8016cfe:	4770      	bx	lr
 8016d00:	f112 0f16 	cmn.w	r2, #22
 8016d04:	da1a      	bge.n	8016d3c <scalbnf+0xb4>
 8016d06:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016d0a:	4298      	cmp	r0, r3
 8016d0c:	ee10 3a10 	vmov	r3, s0
 8016d10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016d14:	dd0a      	ble.n	8016d2c <scalbnf+0xa4>
 8016d16:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8016d58 <scalbnf+0xd0>
 8016d1a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8016d5c <scalbnf+0xd4>
 8016d1e:	eef0 7a40 	vmov.f32	s15, s0
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	bf18      	it	ne
 8016d26:	eeb0 0a47 	vmovne.f32	s0, s14
 8016d2a:	e7db      	b.n	8016ce4 <scalbnf+0x5c>
 8016d2c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8016d60 <scalbnf+0xd8>
 8016d30:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8016d64 <scalbnf+0xdc>
 8016d34:	eef0 7a40 	vmov.f32	s15, s0
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	e7f3      	b.n	8016d24 <scalbnf+0x9c>
 8016d3c:	3219      	adds	r2, #25
 8016d3e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016d42:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8016d46:	eddf 7a08 	vldr	s15, [pc, #32]	; 8016d68 <scalbnf+0xe0>
 8016d4a:	ee07 3a10 	vmov	s14, r3
 8016d4e:	e7c4      	b.n	8016cda <scalbnf+0x52>
 8016d50:	ffff3cb0 	.word	0xffff3cb0
 8016d54:	4c000000 	.word	0x4c000000
 8016d58:	7149f2ca 	.word	0x7149f2ca
 8016d5c:	f149f2ca 	.word	0xf149f2ca
 8016d60:	0da24260 	.word	0x0da24260
 8016d64:	8da24260 	.word	0x8da24260
 8016d68:	33000000 	.word	0x33000000

08016d6c <_close>:
 8016d6c:	4b02      	ldr	r3, [pc, #8]	; (8016d78 <_close+0xc>)
 8016d6e:	2258      	movs	r2, #88	; 0x58
 8016d70:	601a      	str	r2, [r3, #0]
 8016d72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016d76:	4770      	bx	lr
 8016d78:	20013d1c 	.word	0x20013d1c

08016d7c <_fstat>:
 8016d7c:	4b02      	ldr	r3, [pc, #8]	; (8016d88 <_fstat+0xc>)
 8016d7e:	2258      	movs	r2, #88	; 0x58
 8016d80:	601a      	str	r2, [r3, #0]
 8016d82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016d86:	4770      	bx	lr
 8016d88:	20013d1c 	.word	0x20013d1c

08016d8c <_getpid>:
 8016d8c:	4b02      	ldr	r3, [pc, #8]	; (8016d98 <_getpid+0xc>)
 8016d8e:	2258      	movs	r2, #88	; 0x58
 8016d90:	601a      	str	r2, [r3, #0]
 8016d92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016d96:	4770      	bx	lr
 8016d98:	20013d1c 	.word	0x20013d1c

08016d9c <_isatty>:
 8016d9c:	4b02      	ldr	r3, [pc, #8]	; (8016da8 <_isatty+0xc>)
 8016d9e:	2258      	movs	r2, #88	; 0x58
 8016da0:	601a      	str	r2, [r3, #0]
 8016da2:	2000      	movs	r0, #0
 8016da4:	4770      	bx	lr
 8016da6:	bf00      	nop
 8016da8:	20013d1c 	.word	0x20013d1c

08016dac <_kill>:
 8016dac:	4b02      	ldr	r3, [pc, #8]	; (8016db8 <_kill+0xc>)
 8016dae:	2258      	movs	r2, #88	; 0x58
 8016db0:	601a      	str	r2, [r3, #0]
 8016db2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016db6:	4770      	bx	lr
 8016db8:	20013d1c 	.word	0x20013d1c

08016dbc <_lseek>:
 8016dbc:	4b02      	ldr	r3, [pc, #8]	; (8016dc8 <_lseek+0xc>)
 8016dbe:	2258      	movs	r2, #88	; 0x58
 8016dc0:	601a      	str	r2, [r3, #0]
 8016dc2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016dc6:	4770      	bx	lr
 8016dc8:	20013d1c 	.word	0x20013d1c

08016dcc <_read>:
 8016dcc:	4b02      	ldr	r3, [pc, #8]	; (8016dd8 <_read+0xc>)
 8016dce:	2258      	movs	r2, #88	; 0x58
 8016dd0:	601a      	str	r2, [r3, #0]
 8016dd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016dd6:	4770      	bx	lr
 8016dd8:	20013d1c 	.word	0x20013d1c

08016ddc <_write>:
 8016ddc:	4b02      	ldr	r3, [pc, #8]	; (8016de8 <_write+0xc>)
 8016dde:	2258      	movs	r2, #88	; 0x58
 8016de0:	601a      	str	r2, [r3, #0]
 8016de2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016de6:	4770      	bx	lr
 8016de8:	20013d1c 	.word	0x20013d1c

08016dec <_exit>:
 8016dec:	e7fe      	b.n	8016dec <_exit>
	...

08016df0 <_init>:
 8016df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016df2:	bf00      	nop
 8016df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016df6:	bc08      	pop	{r3}
 8016df8:	469e      	mov	lr, r3
 8016dfa:	4770      	bx	lr

08016dfc <_fini>:
 8016dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dfe:	bf00      	nop
 8016e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016e02:	bc08      	pop	{r3}
 8016e04:	469e      	mov	lr, r3
 8016e06:	4770      	bx	lr
