/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/stm32h750x/registers/quadspi.hpp>

namespace stm32::stm32h750x {

namespace quadspi {
  using quadspi_cr_tt = regs::quadspi_quadspi_cr_v1_tt;
  using quadspi_dcr_tt = regs::quadspi_quadspi_dcr_v1_tt;
  using quadspi_sr_tt = regs::quadspi_quadspi_sr_v1_tt;
  using quadspi_fcr_tt = regs::quadspi_quadspi_fcr_v1_tt;
  using quadspi_dlr_tt = regs::quadspi_quadspi_dlr_v1_tt;
  using quadspi_ccr_tt = regs::quadspi_quadspi_ccr_v1_tt;
  using quadspi_ar_tt = regs::quadspi_quadspi_ar_v1_tt;
  using quadspi_abr_tt = regs::quadspi_quadspi_abr_v1_tt;
  using quadspi_dr_tt = regs::quadspi_quadspi_dr_v1_tt;
  using quadspi_psmkr_tt = regs::quadspi_quadspi_psmkr_v1_tt;
  using quadspi_psmar_tt = regs::quadspi_quadspi_psmar_v1_tt;
  using quadspi_pir_tt = regs::quadspi_quadspi_pir_v1_tt;
  using quadspi_lptr_tt = regs::quadspi_quadspi_lptr_v1_tt;

  template <std::uint32_t baseaddress>
  using quadspi_t =
    groov::group<"quadspi",
                 groov::mmio_bus<>,
                 quadspi_cr_tt<"quadspi_cr", baseaddress, 0x0>,
                 quadspi_dcr_tt<"quadspi_dcr", baseaddress, 0x4>,
                 quadspi_sr_tt<"quadspi_sr", baseaddress, 0x8>,
                 quadspi_fcr_tt<"quadspi_fcr", baseaddress, 0xc>,
                 quadspi_dlr_tt<"quadspi_dlr", baseaddress, 0x10>,
                 quadspi_ccr_tt<"quadspi_ccr", baseaddress, 0x14>,
                 quadspi_ar_tt<"quadspi_ar", baseaddress, 0x18>,
                 quadspi_abr_tt<"quadspi_abr", baseaddress, 0x1c>,
                 quadspi_dr_tt<"quadspi_dr", baseaddress, 0x20>,
                 quadspi_psmkr_tt<"quadspi_psmkr", baseaddress, 0x24>,
                 quadspi_psmar_tt<"quadspi_psmar", baseaddress, 0x28>,
                 quadspi_pir_tt<"quadspi_pir", baseaddress, 0x2c>,
                 quadspi_lptr_tt<"quadspi_lptr", baseaddress, 0x30>>;

} // namespace quadspi

} // namespace stm32::stm32h750x
