0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/jdiro/Desktop/git/Verilog Tests/basic_clock/basic_clock.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/jdiro/Desktop/git/Verilog Tests/basic_clock/basic_clock.srcs/sim_1/new/bench.v,1621957523,verilog,,,,bench,,,,,,,,
C:/Users/jdiro/Desktop/git/Verilog Tests/basic_clock/basic_clock.srcs/sources_1/new/top.v,1621956464,verilog,,C:/Users/jdiro/Desktop/git/Verilog Tests/basic_clock/basic_clock.srcs/sim_1/new/bench.v,,top,,,,,,,,
