*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Aug-07 16:01:51 (2021-Aug-07 15:01:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: CONTROLLER_5V_64_32_4
*
*	Liberty Libraries used: 
*	        default_emulate_view: /usr/local/cadence/kits/tsmc/180n_FORTE/PDK_v02_1.6b_2021/tsmc_libraries/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018bcdgp2a_110a/tcb018bcdgp2atc.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:          5 
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ../reports/CONTROLLER_5V_64_32_4/CONTROLLER_5V_64_32_4_innovus_power.rep
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.61693818 	   27.0613%
Total Switching Power:       1.66282152 	   72.9378%
Total Leakage Power:         0.00002122 	    0.0009%
Total Power:                 2.27978090 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3788      0.1119   4.321e-06      0.4907       21.53 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.2381       1.551    1.69e-05       1.789       78.47 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.6169       1.663   2.122e-05        2.28         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                         5     0.6169       1.663   2.122e-05        2.28         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:      controller1_DVLP_reg (LHQD4):          0.07384 
*                Highest Leakage Power:  controller1_state_reg[2] (DFKCNQD1):        3.203e-07 
*          Total Cap:      8.12733e-11 F
*          Total instances in design:   181
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

