package LIFT_PROJECT;

# use constant SPI_SENSOR_HG_X_CHANNEL => 0b010;
our @ISA = qw(Exporter);

our @EXPORT = qw(
  $Defaults
);

my $SMI_SPI1_CS3 = '00 10 00 08';

$Defaults->{'PARA_MAP_SMA7'}{'SERVICES'} = {
    #
    #  SERVICES
    #
    'enable_SMI_page_detection' => {
        'CMD_sequence' => {
            1.0 => { cmd => '71 - ' . $SMI_SPI1_CS3, descr => 'Enable SMI7 Page Detection' },
        },
    },

    'power_ON' => {
        'CMD_sequence' => {
            1.1 => { cmd => '80 - 00 01 00 01', descr => 'Power-ON' },
        },
    },
    'power_OFF' => {
        'CMD_sequence' => {
            1.1 => { cmd => '80 - 00 01 00 00', descr => 'Power-OFF' },
        },
    },
    'init' => {    # Init #ok
        'CMD_sequence' => {
                               # get version
            1.1 => { cmd => '10', descr => 'Get Version' },

            # complete Reset of PS & PL
            2.1 => { cmd => '22', descr => 'Reset PS & PL' },

            # config_rti_trigger
            3.1 => { cmd => '51 - 00 00 00 01', descr => 'Set CS for Cobra_M' },
            3.2 => { cmd => '52 - FF C0 00 00', descr => 'Set SPI Mask for WD command' },
            3.3 => { cmd => '53 - 01 00 00 00', descr => 'Set SPI Pattern for WD command' },

            # config_spi_smi7
            4.1 => { cmd => '71 - 00 10 00 08', descr => 'Set CS for SMI7' },
        },
    },
    'start_manipulation' => {    # Start manipulation  ok
        'CMD_sequence' => {
            1.0 => { cmd => 'FA 00 00 00 01',   descr => 'debug via Extension port' },    #########################
            1.1 => { cmd => '20',               descr => 'Copy data to PL' },
            1.2 => { cmd => '21 - 00 00 00 01', descr => 'Start manipulation' },

        },
    },
    'stop_manipulation' => {                                                              # Stop manipulation ok
        'CMD_sequence' => {
            1.1 => { cmd => '21 - 00 00 00 00', descr => 'Stop manipulation' },
            1.2 => { cmd => '23',               descr => 'Partial Reset PS & PL' },
        },
    },
    'copy_data_to_PL' => {
        'CMD_sequence' => {
            1.0 => { cmd => '20', descr => 'Copy data to PL' },
        },
    },

};

$Defaults->{'PARA_MAP_SMA7'}{'TESTCASES'} = {

    #************************************************* RD_DEVICE_ID CRC,Data load,S bit check**************************************************************

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_DataLoad_SMA760M_3x' => {    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_DataLoad_SMA720P_3x' => {                                                          # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #**************************************************************************************
    'Invalid_RD_DEVICE_ID_CRC_SMA760M_3x' => {                                                               # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_CRC_SMA760P_3x' => {                                                               # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_SBit_SMA760M_3x' => {                                                              # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_SBit_SMA760P_3x' => {                                                              # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_DataLoad_SMA760M_2x' => {                                                          # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_DataLoad_SMA760P_2x' => {                                                          # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #**************************************************************************************
    'Invalid_RD_DEVICE_ID_CRC_SMA760M_2x' => {                                                               # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_CRC_SMA760P_2x' => {                                                               # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_SBit_SMA760M_2x' => {                                                              # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_DEVICE_ID_SBit_SMA760P_2x' => {                                                              # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #************************************************* RD_REVISION_ID CRC,Data load,S bit check**************************************************************
    #**************************************************************************************
    'Invalid_RD_REV_ID_CRC_SMA760M_3x' => {    # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_REV_ID_CRC_SMA760P_3x' => {                                                                  # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_REV_ID_Sbit_SMA760M_3x' => {                                                                 # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_REV_ID_Sbit_SMA760P_3x' => {                                                                 # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #**************************************************************************************
    'Invalid_RD_REV_ID_CRC_SMA760M_2x' => {                                                                  # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_REV_ID_CRC_SMA760P_2x' => {                                                                  # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_REV_ID_Sbit_SMA760M_2x' => {                                                                 # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_REV_ID_Sbit_SMA760P_2x' => {                                                                 # RD_MODE check for the Invalid Read voltage Mode

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #************************************************* RD_SERIAL CRC,Data load,S bit check**************************************************************
    #***************************************************************************************
    'Invalid_RDserialNo_1_CRC_Check_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 05', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDserialNo_1_CRC_Check_SMA760P_3x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_2_CRC_SMA760M_3x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_2_CRC_SMA760P_3x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_3_CRC_SMA760M_3x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_3_CRC_SMA760P_3x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_1_Sbit_SMA760M_3x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_1_Sbit_SMA760P_3x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_2_Sbit_SMA760M_3x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_2_Sbit_SMA760P_3x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_3_Sbit_SMA760M_3x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_3_Sbit_SMA760P_3x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_1_CRC_SMA760M_2x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_1_CRC_SMA760P_2x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_2_CRC_SMA760M_2x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_2_CRC_SMA760P_2x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_3_CRC_SMA760M_2x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 05', descr => 'module_0: Write FIFO data' },            ###for manipulation not OK
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_3_CRC_SMA760P_2x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_1_Sbit_SMA760M_2x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_1_Sbit_SMA760P_2x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_2_Sbit_SMA760M_2x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_2_Sbit_SMA760P_2x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_3_Sbit_SMA760M_2x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SERIALNo_3_Sbit_SMA760P_2x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #*****************************************************RD_Clock_Counter CRC, Dataload, S bit check***************************************

    #***************************************************************************************
    'Invalid_RDClkCntr_CRC_INIT_SMA760M_80ms' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_CRC_INIT_SMA760P_80ms' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_CRC_INIT_SMA760M_40ms' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_CRC_INIT_SMA760P_40ms' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_DataLoad_INIT_SMA760M_80ms' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_DataLoad_INIT_SMA760P_80ms' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_DataLoad_INIT_SMA760M_40ms' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_DataLoad_INIT_SMA760P_40ms' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_Sbit_INIT_SMA760M_80ms' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_Sbit_INIT_SMA760P_80ms' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_Sbit_INIT_SMA760M_40ms' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RDClkCntr_Sbit_INIT_SMA760P_40ms' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA760M_3x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************RD_Config1 CRC, Dataload, S bit check**************************************************************

    #***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA760P_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA760M_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA760P_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Sbit_SMA760M_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Sbit_SMA760P_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA760M_2x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 06', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA760P_2x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 06', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA760M_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA760P_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Sbit_SMA760M_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Sbit_SMA760P_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #************************************************************RD_Monitor_II CRC, Dataload, S bit check**************************************
    #***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 3D F0', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA760P_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_DataLoad_SMA760M_3x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_FOCCh1Busy_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_FOCCh1Busy_SMA760M_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_FOCCh2Busy_SMA760M_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_FOCCh2Busy_SMA760M_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_FOCCh1Busy_SMA760P_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_FOCCh1Busy_SMA760P_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_FOCCh2Busy_SMA760P_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_AfterFOCEnable_CRC_SMA760P_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_AfterFOCEnable_CRC_SMA760P_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_FOCCh2Busy_SMA760P_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_AfterFOCEnable_CRC_SMA760M_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_AfterFOCEnable_CRC_SMA760M_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 03 e8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_DataLoad_SMA760P_3x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA760P_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA760M_2x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 3D F0', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA760P_2x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_DataLoad_SMA760M_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },          #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                  #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },               #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_DataLoad_SMA760P_2x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA760M_2x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA760P_2x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_EOP_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_EOP_SMA760P_3x' => {                                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_EOP_SMA760M_2x' => {                                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_EOP_SMA760P_2x' => {                                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 9c 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA760M_EOP_3x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA760P_EOP_3x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON1_CRC_SMA760M_EOP_3x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON1_CRC_SMA760P_EOP_3x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA760M_EOP_3x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA760P_EOP_3x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON1_Sbit_SMA760M_EOP_3x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON1_Sbit_SMA760P_EOP_3x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA760M_EOP_2x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA760P_EOP_2x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON1_Sbit_SMA760M_EOP_2x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON1_Sbit_SMA760P_EOP_2x' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA760M_EOP_2x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 9C 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA760P_EOP_2x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON1_CRC_SMA760M_EOP_2x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 9c 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MON1_CRC_SMA760P_EOP_2x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 9C 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE_OFF_CH1_Avg_check_3x' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #**********************************RD_Clock_Counter TFF,TST,PF, TF, EOP check********************
    #***************************************************************************************
    'Invalid_RD_CLK_TFF_SMA760M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_TFF_SMA760P' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_TST_SMA760M' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_TST_SMA760P' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_TF_SMA760M' => {                                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_TF_SMA760P' => {                                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_PF_SMA760M' => {                                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_PF_SMA760P' => {                                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_EOP_SMA760M' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 20 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 20 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_EOP_SMA760P' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 20 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 20 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_GSbit_SMA760M' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_GSbit_SMA760P' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Sbit_SMA760M' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Sbit_SMA760P' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Dataload_SMA760M' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Dataload_SMA760P' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #*********************************RD_Offset_Cancellation CRC, Dataload, S bit Check*********************************************

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_CRC_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 3D F0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_CRC_SMA760P_3x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 0D E4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_DataLoad_SMA760M_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 3D F0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_DataLoad_SMA760P_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 0D E4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_Sbit_SMA760M_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 3D F0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_Sbit_SMA760P_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 3D F0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_CRC_SMA760M_2x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 3D F0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_CRC_SMA760P_2x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 0D E4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 05 DC',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_DataLoad_SMA760M_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 3D F0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_DataLoad_SMA760P_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 0D E4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_Sbit_SMA760M_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 3D F0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_enable_Sbit_SMA760P_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 0D E4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_CRC_SMA760M_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_CRC_SMA760P_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_DataLoad_SMA760M_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_DataLoad_SMA760P_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_Sbit_SMA760M_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_Sbit_SMA760P_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_CRC_SMA760M_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_CRC_SMA760P_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_DataLoad_SMA760M_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 27 10',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_DataLoad_SMA760P_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 27 10',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_Sbit_SMA760M_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OffCan_disable_Sbit_SMA760P_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorData_CH1_Avg_SMA760M_Chk' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 3d', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0C FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorData_CH2_Avg_SMA760M_Chk' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 3d', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0C CF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorData_CH1_Avg_SMA760P_Chk' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7E F4',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0c cF f0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorData_CH2_Avg_SMA760P_Chk' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorData_CH1_Peak_SMA760M_Chk' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorData_CH2_Peak_SMA760M_Chk' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorData_CH1_Peak_SMA760P_Chk' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorData_CH2_Peak_SMA760P_Chk' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #*************************************Slow offset cancellation*******************
    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_CRC_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 39 D4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_CRC_SMA760P_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 D0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_DataLoad_SMA760M_3x' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 39 D4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_DataLoad_SMA760P_3x' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 D0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_Sbit_SMA760M_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 39 D4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_Sbit_SMA760P_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 D0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_CRC_SMA760M_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 39 D4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_CRC_SMA760P_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 D0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_DataLoad_SMA760M_2x' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 39 D4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   #configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_DataLoad_SMA760P_2x' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 D0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_Sbit_SMA760M_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 39 D4',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_slow_OffCan_enable_Sbit_SMA760P_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 D0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #*********************************RD_Test_Mode BITE1 Dataload, CRC, Sbit check**********************************

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_CRC_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_CRC_SMA760P_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_CRC_SMA760M_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_CRC_SMA760P_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_DataLoad_SMA760M_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_DataLoad_SMA760P_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_DataLoad_SMA760M_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_DataLoad_SMA760P_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH1_DataLoad_SMA760M' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH1_DataLoad_SMA720P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read voltage Mode RD_MODE
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH2_DataLoad_SMA760M' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH2_DataLoad_SMA720P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read voltage Mode RD_MODE
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_CRC_SMA760M' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 03 0d 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_CRC_SMA760P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',       descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',       descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',       descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 03 0d 40',  descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07',  descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07 ', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_Sbit_SMA760M_3x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_Sbit_SMA760P_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_Sbit_SMA760M_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE1_Sbit_SMA760P_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #*********************************RD_Test_Mode BITE2 Dataload, CRC, Sbit check**********************************
    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_CRC_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_CRC_SMA760P_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_CRC_SMA760M_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_CRC_SMA760P_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_DataLoad_SMA760M_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_DataLoad_SMA760P_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_DataLoad_SMA760M_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_DataLoad_SMA760P_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_Sbit_SMA760M_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_Sbit_SMA760P_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_Sbit_SMA760M_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITE2_Sbit_SMA760P_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #*********************************RD_Test_Mode BITEOff Dataload, CRC, Sbit check**********************************
    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_CRC_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_CRC_SMA760P_3x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_CRC_SMA760M_2x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_CRC_SMA760P_2x' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_DataLoad_SMA760M_3x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_DataLoad_SMA760P_3x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_DataLoad_SMA760M_2x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_DataLoad_SMA760P_2x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_Sbit_SMA760M_3x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_Sbit_SMA760P_3x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_Sbit_SMA760M_2x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_TestMode_BITEOff_Sbit_SMA760P_2x' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 0F 42 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
                                                                                                                   #2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #******************************************Evaluation of BITE**********************************************************************
    #***************************************************************************************
    'Invalid_BITE_OFF_CH1_SMA760M_Avg' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE_OFF_CH2_SMA760M_Avg' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE_OFF_CH1_SMA760P_Avg' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE_OFF_CH2_SMA760P_Avg' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE_OFF_CH1_SMA760M_Peak' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 14', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 5F 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE_OFF_CH2_SMA760M_Peak' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',       descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',       descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',       descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',       descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',       descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 1d 4c ', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0',  descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 7c 00 ', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE_OFF_CH1_SMA760P_Peak' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',       descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',       descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',       descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',       descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',       descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0d c0 ', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0',  descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 7c 00 ', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE_OFF_CH2_SMA760P_Peak' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 fa 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 1d 4C', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FD 30', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 9F 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760M_Avg' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760M_Avg_Max' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 0A 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760M_Avg_MaxPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 0A 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760M_Avg_MaxMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 0A 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760M_Avg_Min' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 85 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760M_Avg_MinMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 85 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760M_Avg_MinPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 86 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760M_Avg_Max' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 73 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760M_Avg_MaxPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 73 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760M_Avg_MaxMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 73 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760M_Avg_Min' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D EC C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760M_Avg_MinMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D EC 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760M_Avg_MinPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D ED 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA720P_Avg_Max' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 Fa 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 6D 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA720P_Avg_MaxPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 6D C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA720P_Avg_MaxMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 6D 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA720P_Avg_Min' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 0A 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA720P_Avg_MinMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 0A 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA720P_Avg_MinPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 0A C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA720P_Avg_Max' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0C 99 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA720P_Avg_MaxPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0C 99 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA720P_Avg_MaxMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0C 99 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA720P_Avg_Min' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0A 86 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA720P_Avg_MinMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0A 86 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA720P_Avg_MinPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0A 86 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Avg_Max' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 6C 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Avg_MaxPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 6C 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Avg_MaxMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 6C 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Avg_Min' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D E3 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Avg_MinMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D E3 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Avg_MinPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D E4 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Avg_Max' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 1C 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Avg_MaxPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 1C 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Avg_MaxMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 1C 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Avg_Min' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 93 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Avg_MinMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 93 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Avg_MinPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 94 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Read_C_loss_RD_config_Tristate_3x_SMA760M' => {                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 34 80 04 0C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 00 87',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Read_C_loss_RD_config_Tristate_2x_SMA760M' => {                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 34 80 04 0C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 00 87',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Read_C_loss_RD_config_Tristate_3x_SMA760P' => {                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 34 80 05 84',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 00 87',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Read_C_loss_RD_config_Tristate_2x_SMA760P' => {                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 34 80 05 84',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 00 87',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Read_C_loss_RD_config_1_Tristate_3x_SMA760M' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 34 00 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 D9 A8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Read_C_loss_RD_config_1_Tristate_2x_SMA760M' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 34 00 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 D9 A8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Read_C_loss_RD_config_1_Tristate_3x_SMA760P' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 34 00 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 01 DA 05',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Read_C_loss_RD_config_1_Tristate_2x_SMA760P' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 34 00 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 DA 05',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - FF FF FF FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Avg_Max' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 Fa 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E EE 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Avg_MaxPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E EE 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Avg_MaxMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E EE 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Avg_Min' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 89 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Avg_MinMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 89 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Avg_MinPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 8A 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA720P_Avg_Max' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 67 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA720P_Avg_MaxPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 67 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA720P_Avg_MaxMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 67 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA720P_Avg_Min' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600' },             #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask' },                     # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C', descr => 'pretrigger_0: Set Frame Pattern' },                  # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' },          # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },          # Trigger condition

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 58 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA720P_Avg_MinMinus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 58 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA720P_Avg_MinPlus1' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 58 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Avg_Max' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Avg_MaxPlus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Avg_MaxMinus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Avg_Min' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Avg_MinMinus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Avg_MinPlus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Avg_Max' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Avg_MaxPlus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Avg_MaxMinus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Avg_Min' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Avg_MinMinus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Avg_MinPlus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Avg_Max' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 Fa 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Avg_MaxPlus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Avg_MaxMinus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Avg_Min' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Avg_MinMinus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Avg_MinPlus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Avg_Max' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 80 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Avg_MaxPlus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 80 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Avg_MaxMinus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 7F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Avg_Min' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F 80 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Avg_MinMinus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F 7F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Avg_MinPlus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F 80 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Peak_Max' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Peak_MaxPlus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Peak_MaxMinus1' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Peak_Min' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Peak_MinMinus1' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA760M_Peak_MinPlus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Peak_Max' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Peak_MaxPlus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Peak_MaxMinus1' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Peak_Min' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Peak_MinMinus1' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA760M_Peak_MinPlus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Peak_Max' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 Fa 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Peak_MaxPlus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Peak_MaxMinus1' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Peak_Min' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Peak_MinMinus1' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH1_SMA720P_Peak_MinPlus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Peak_Max' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 88 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Peak_MaxPlus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 88 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Peak_MaxMinus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 87 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Peak_Min' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 09 C8 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Peak_MinMinus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 09 C7 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Peak_MinPlus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 af c8',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 09 C8 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Peak_Max' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 38 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Peak_MaxPlus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 38 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Peak_MaxMinus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 37 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Peak_Min' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D 78 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Peak_MinMinus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 d0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D 77 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Peak_MinPlus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 8C A0',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 08', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D 78 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Peak_Max' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 Fa 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 1C 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Peak_MaxPlus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 1C 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Peak_MaxMinus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 1B C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Peak_Min' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0A 5C 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Peak_MinMinus1' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0A 5B C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA720P_Peak_MinPlus1' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0A 5C 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA720P_Peak_Max' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 E0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Peak_MaxPlus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 E0 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Peak_MaxMinus1' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 DF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Peak_Min' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 E0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Peak_MinMinus1' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 DF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITEOFF_CH2_SMA720P_Peak_MinPlus1' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 E0 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760M_Avg' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760P_Avg' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 F4 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760P_Avg' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760M_Peak' => {                                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 01 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760M_Peak' => {                                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 01 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH1_SMA760P_Peak' => {                                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',       descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',       descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',       descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',       descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',       descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00',  descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0',  descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 56 40 ', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE1_CH2_SMA760P_Peak' => {                                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FA 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Avg' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Avg' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',       descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',       descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',       descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',       descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',       descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00',  descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0',  descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 ff 00 ', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760P_Avg' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760P_Avg' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 Fa 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760M_Peak' => {                                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 BC 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760M_Peak' => {                                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 13 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH1_SMA760P_Peak' => {                                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_BITE2_CH2_SMA760P_Peak' => {                                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                 #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                         #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                      #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },        #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },             # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 Fa 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },     # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },     # Trigger condition
                                                                                                                    # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #******************************************RD_SENSOR_DATA**************************************
    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 02 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA760P_3x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA760M_2x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA760P_2x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #********************************RD_RAW_OFFSET CRC, Dataload, Sbit Check****************************
    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_Dataload_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_Dataload_SMA760M_3x' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_CRC_SMA760M_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_CRC_SMA760M_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_CRC_SMA760P_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_CRC_SMA760P_3x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_SMA760M_Sbit_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_SMA760M_Sbit_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_SMA760P_Sbit_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_SMA760P_Sbit_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_CRC_SMA760P_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_CRC_SMA760P_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_CRC_SMA760M_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_CRC_SMA760M_2x' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_SMA760M_Sbit_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_SMA760M_Sbit_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_SMA760P_Sbit_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_SMA760P_Sbit_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #********************************RD_OFFSET_REG CRC, Dataload, Sbit Check****************************

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_Dataload_SMA760M_3x' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_CRC_SMA760M_3x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_CRC_SMA760M_3x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_CRC_SMA760P_3x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_CRC_SMA760P_3x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_SMA760M_Sbit_3x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_SMA760M_Sbit_3x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_SMA760P_Sbit_3x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_SMA760P_Sbit_3x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_CRC_SMA760M_2x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_CRC_SMA760M_2x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_CRC_SMA760P_2x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_CRC_SMA760P_2x' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_SMA760M_Sbit_2x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_SMA760M_Sbit_2x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_SMA760P_Sbit_2x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_SMA760P_Sbit_2x' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #********************************RD_BITE CRC, Dataload, Sbit Check****************************
    #***************************************************************************************
    'Invalid_RD_BITE_CH1_CRC_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_CRC_SMA760M_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_CRC_SMA760P_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_CRC_SMA760P_3x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_SMA760M_Sbit_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_SMA760M_Sbit_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_SMA760P_Sbit_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_SMA760P_Sbit_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_CRC_SMA760M_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_CRC_SMA760M_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_CRC_SMA760P_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_CRC_SMA760P_2x' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_SMA760M_Sbit_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_SMA760M_Sbit_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_SMA760P_Sbit_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_SMA760P_Sbit_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***********************************BITE CALCULATION****************************************************************
    #***************************************************************************************
    'Invalid_RD_BITE_CH1_POS_SMA760M_0LSB_Avgchk' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_POS_SMA760M_100LSB_Avgchk' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_NEG_SMA760M_0LSBAvgchk' => {                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_NEG_SMA760M_Neg100LSB_Avgchk' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_POS_SMA760M_0LSB_Avgchk' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_POS_SMA760M_100LSB_Avgchk' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760M_0LSB_Avgchk' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760M_Neg100LSB_Avgchk' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_POS_SMA760P_0LSB_Avgchk' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_POS_SMA760P_100LSB_Avgchk' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_NEG_SMA760P_0LSBAvgchk' => {                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_NEG_SMA760P_Neg100LSB_Avgchk' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_POS_SMA760P_0LSB_Avgchk' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_POS_SMA760P_100LSB_Avgchk' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760P_0LSB_Avgchk' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760P_Neg100LSB_Avgchk' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_POS_SMA760M_0LSB_Peakchk' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_POS_SMA760M_100LSB_Peakchk' => {                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_NEG_SMA760M_0LSB_Peakchk' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_NEG_SMA760M_Neg100LSB_Peakchk' => {                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_POS_SMA760M_0LSB_Peakchk' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_POS_SMA760M_100LSB_Peakchk' => {                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760M_0LSB_Avgchk' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760M_0LSB_Peakchk' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0f f0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760M_Neg100LSB_Peakchk' => {                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_POS_SMA760P_0LSB_Peakchk' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_POS_SMA760P_100LSB_Peakchk' => {                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_NEG_SMA760P_0LSBPeakchk' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH1_NEG_SMA760P_Neg100LSB_Peakchk' => {                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_POS_SMA760P_0LSB_Peakchk' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_POS_SMA760P_100LSB_Peakchk' => {                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760P_0LSB_Peakchk' => {                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_BITE_CH2_NEG_SMA760P_Neg100LSB_Peakchk' => {                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #********************************RD_Monitor_II CRC, Dataload, Sbit Check****************************
    #***************************************************************************************
    'Invalid_MonData2_TFF_SMA760M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_TFF_SMA760M' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_TFF_SMA760P' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_TFF_SMA760P' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 80 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_TST_SMA760M' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_TST_SMA760M' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_TST_SMA760P' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_TST_SMA760P' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_TF_SMA760M' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_TF_SMA760M' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_TF_SMA760P' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_TF_SMA760P' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 08 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_PF_SMA760M' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F8 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_PF_SMA760M' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F8 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_PF_SMA760P' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F8 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_PF_SMA760P' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F8 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 04 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_GS_SMA760M' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_GS_SMA760M' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_GS_SMA760P' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData1_GS_SMA760P' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #**************************************SID *************************
    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_SID_SMA760M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF C0 00 00',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 00 20',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 01 30',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_SID_SMA760P' => {                                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF C0 00 00',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 01 40',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 F0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_SID_SMA760M' => {                                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF C0 00 00',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 00 20',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 01 30',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_SID_SMA760P' => {                                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask' },                        #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                     #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF C0 00 00',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 01 30',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 F0 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 F0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #**************************************Fault information *************************

    #***************************************************************************************
    'Invalid_Group1_fault_SMA760M_3x' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group1_fault_SMA760P_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group1_fault_SMA760M_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group1_fault_SMA760P_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group2_fault_SMA760M_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group2_fault_SMA760P_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group2_fault_SMA760M_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group2_fault_SMA760P_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group3_fault_SMA760M_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group3_fault_SMA760P_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group3_fault_SMA760M_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group3_fault_SMA760P_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group4_fault_SMA760M_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group4_fault_SMA760P_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group4_fault_SMA760M_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Group4_fault_SMA760P_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Cyclic_fault_SMA760M_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Cyclic_fault_SMA760P_3x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Cyclic_fault_SMA760M_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Cyclic_fault_SMA760P_2x' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #*****************************STORE INITIAL VALUE***************
    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_Dataload_SMA760M_0LSB' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_Dataload_SMA760M_3200LSB' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 03 20 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_Dataload_SMA760M_Neg3200LSB' => {                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0C E0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_Dataload_SMA760M_0LSB' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_Dataload_SMA760M_3200LSB' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 03 20 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_Dataload_SMA760M_Neg3200LSB' => {                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },          #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                  #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00', descr => 'module_0: Set Frame Pattern' },               #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0C E0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_Dataload_SMA760P_0LSB' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_Dataload_SMA760P_960LSB' => {                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 F0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH1_Dataload_SMA760P_Neg960LSB' => {                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 27 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_Dataload_SMA760P_0LSB' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_Dataload_SMA760P_960LSB' => {                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 F0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_RAWOffsetCH2_Dataload_SMA760P_Neg960LSB' => {                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 28 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760M_0LSB' => {                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760M_3200LSB' => {                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 C8 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760M_Neg3200LSB' => {                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 38 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_Dataload_SMA760M_0LSB' => {                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_Dataload_SMA760M_3200LSB' => {                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 C8 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_Dataload_SMA760M_Neg3200LSB' => {                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 38 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760P_0LSB' => {                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760P_960LSB' => {                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 3C 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760P_Neg960LSB' => {                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F C4 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH2_Dataload_SMA760P_0LSB' => {                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760P_3840LSB' => {                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 F0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_OFFSET_REG_CH1_Dataload_SMA760P_Neg3840LSB' => {                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 01', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***********************************VoltageMode****************************************
    #***************************************************************************************
    'Invalid_ReadVgMode_CRC_3x_SMA760M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_CRC_3x_SMA760P' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_3x_SMA760M' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_3x_SMA760P' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_Sbit_3x_SMA760M' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_Sbit_3x_SMA760P' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_CRC_2x_SMA760M' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_CRC_2x_SMA760P' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_2x_SMA760M' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_2x_SMA760P' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_Sbit_2x_SMA760M' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_DataLoad_communication_flag_CH2_P' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_DataLoad_communication_flag_CH1_P' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_DataLoad_communication_flag_CH2_M' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_DataLoad_communication_flag_CH1_M' => {                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH2_CRC_SMA760P' => {                                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH1_CRC_SMA760P' => {                                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH2_CRC_SMA760M' => {                                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH1_CRC_SMA760M' => {                                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    #    'Invalid_RD_SensorDataCh1_CRC_SMA760P_check_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
##***************************************************************************************
    #        'CMD_sequence' => {
    #            # Configure SPI trigger for SA1
    #            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
    #            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
    #            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
    #			# Configure FIFOs for SA1
    #            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
    #            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
    #            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
    #        },
    #    },

    #***************************************************************************************
    #    'Invalid_RD_SensorDataCh2_CRC_SMA760P_check_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
##***************************************************************************************
    #        'CMD_sequence' => {
    #            # Configure SPI trigger for SA1
    #            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
    #            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
    #            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
    #			# Configure FIFOs for SA1
    #            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
    #            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
    #            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
    #        },
    #    },

    #***************************************************************************************
    #    'Invalid_RD_SensorDataCh1_CRC_SMA760M_check_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
##***************************************************************************************
    #        'CMD_sequence' => {
    #            # Configure SPI trigger for SA1
    #            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
    #            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
    #            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
    #			# Configure FIFOs for SA1
    #            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
    #            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
    #            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
    #        },
    #    },

    #***************************************************************************************
    #    'Invalid_RD_SensorDataCh2_CRC_SMA760M_check_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
##***************************************************************************************
    #        'CMD_sequence' => {
    #            # Configure SPI trigger for SA1
    #            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
    #            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
    #            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
    #			# Configure FIFOs for SA1
    #            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
    #            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
    #            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
    #        },
    #    },

    # ***************************************************************************************
    # 'Invalid_RD_SensorData_Ch1_CRC_SMA760P_check_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
    # ***************************************************************************************
    # 'CMD_sequence' => {
    # Configure SPI trigger for SA1
    # 1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
    # 1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
    # 1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
    # Configure Pre-Trigger
    # 2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
    # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
    # 2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
    # 2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
    # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
    # Configure FIFOs for SA1
    # 2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
    # 2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
    # 2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
    # },
    # },

    #***************************************************************************************
    'Invalid_RD_SEN_CH2_DataLoad_SMA720' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 F4', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 1D 4C', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FD 30', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FD 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH2_DataLoad_SMA760' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 31 F4', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 1D 4C', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FD 30', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FD 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH1_DataLoad_SMA720' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 2C 80 30 03', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH1_DataLoad_SMA760' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            # 2.3 => { cmd => '63 - 00 - 31 80 00 B0', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
            # 2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    # ***************************************************************************************
    # 'Invalid_RD_SensorDataCh2_CRC_SMA760M_check_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
    # ***************************************************************************************
    # 'CMD_sequence' => {
    # Configure SPI trigger for SA1
    # 1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
    # 1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
    # 1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
    # Configure Pre-Trigger
    # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
    # 2.2 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
    # 2.3 => { cmd => '63 - 00 - 23 80 00 20', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
    # 2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
    # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
    # Configure FIFOs for SA1
    # 3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
    # 3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
    # 3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
    # },
    # },

    #***************************************************************************************
    'Invalid_MainSensor_CRCFaultSteadyState_check' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 23 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_PlausiSensor_CRCFaultSteadyState_check' => {                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F DD 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_Sbit_2x_SMA760P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA760P_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 06', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA760M_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_RD_SEN_CH1_DataLoad_SMA760' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH1_DataLoad_SMA720' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH2_DataLoad_SMA760' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_CH2_DataLoad_SMA720' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },

    # ***************************************************************************************
    # 'Invalid_RD_SensorDataCh1_CRC_SMA760M_check_3x'  =>  {
    # ***************************************************************************************
    # 'CMD_sequence' => {
    # Configure SPI trigger for SA1
    # 1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
    # 1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
    # 1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
    # Configure Pre-Trigger
    # 2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
    # 2.2 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
    # 2.3 => { cmd => '63 - 00 - 23 80 00 20', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
    # 2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
    # 2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
    # Configure FIFOs for SA1
    # 3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
    # 3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
    # 3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

    # },
    # },

    #***************************************************************************************
    'Invalid_MonData2_CRC_SMA760M' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 03 0d 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_GS_SMA760M' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_GS_SMA760P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 ea 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Dataload_0_5ms_SMA760M' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Dataload_0_5ms_SMA760P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_GS_0_5ms_SMA760M' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_GS_0_5ms_SMA760P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    # ***************************************************************************************
    # 'Invalid_RD_MONITOR_II_DATA_M'  =>  {
    # ***************************************************************************************
    # 'CMD_sequence' => {
    # Configure SPI trigger for SA1
    # 1.1 => { cmd => '31 - 00 - 00 10 00 04 - 01 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
    # 1.2 => { cmd => '32 - 00 - FF C0 00 00 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
    # 1.3 => { cmd => '33 - 00 - 33 00 00 00 - 01 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
    # Configure FIFOs for SA1
    # 2.1 => { cmd => '41 - 00 - 02 - 10 00 00 03 - 10 00 00 03 - 01 - 01 - 10 00 00 B4', descr => 'module_0: Write FIFO mode and time' },
    # 2.2 => { cmd => '42 - 00 - 02 - 00 00 00 00 - 00 00 00 00 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
    # 2.3 => { cmd => '43 - 00 - 02 - 00 00 30 00 - 00 00 00 00 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
    # },
    # },

    #***************************************************************************************
    'InvaliRD_MONITOR_II_DATA_P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            0.4 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            0.5 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            0.6 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
            1.1 => { cmd => '31 - 01 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 01 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
            2.1 => { cmd => '41 - 01 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
            3.1 => { cmd => '31 - 02 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            3.2 => { cmd => '32 - 02 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            3.3 => { cmd => '33 - 02 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
            4.1 => { cmd => '41 - 02 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 02 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 02 - 01 - 00 00 03 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MonData2_CRC_SMA760P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',       descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',       descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',       descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 03 0d 40',  descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07',  descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07 ', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MainSensor_GSbit_3x' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },      #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },              #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },           #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_PlausiSensor_GSbit_3x' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },      #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },              #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00',      descr => 'module_0: Set Frame Pattern' },           #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MainSensor_ReadMode_GSbit_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3A 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_PlausiSensor_ReadMode_GSbit_3x' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3A 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_MainSensor_ReadMode_GSbit_2x' => {                                                                    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3A 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_PlausiSensor_ReadMode_GSbit_2x' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3A 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst_3x_SMA760M' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3a 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst_3x_SMA760P' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3a 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst_2xSMA760M' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3a 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst_2xSMA760P' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3a 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_Dataload_afterRst_2xSMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3a 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #**************************************************************************************************
    'Invalid_ReadMode1_Dataload_afterRst_2xSMA760M' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #*****************************************************************************************************
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 00 0f',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - ff ff ff ff', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - ff f0 00 0f', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst_2xSMA760P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3a 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadMode1_DataLoad_afterRst_2xSMA760P' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 00 0f',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - ff ff ff ff', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - ff f0 00 0F', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_Dataload_afterRst_3x_SMA760M' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3a 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadMode1_Dataload_afterRst_3x_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 00 0f',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - ff ff ff ff', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - ff fF 0F FF', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst_3x_SMA760P' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 3a 98',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 F0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_ReadMode1_DataLoad_afterRst_3x_SMA760P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 00 0f',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - ff ff ff ff', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - ff f0 00 0F', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenCH1_FOC_check_Avg_100M' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenCH2_FOC_check_Avg_100M' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - c4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenCH1_FOC_check_Avg_100P' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenCH2_FOC_check_Avg_100P' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SENDATA_CH1_30_DATA_SMA760M' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 C8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 07 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SENDATA_CH2_30_DATA_SMA760M' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 c3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 C8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 07 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SENDATA_CH1_30_DATA_SMA760P' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 01 11 70',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 C8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 07 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SENDATA_CH2_30_DATA_SMA760P' => {                                                                  # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 01 11 70',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 C8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 07 80', descr => 'module_0: Write FIFO data' },
        },
    },

    # ***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA760M_Flt_DataVerify' => {                                                     # check the Invalid RD_SERIAL_NO INIT Fault

        # ***************************************************************************************
        'CMD_sequence' => {

            #Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 7D 00',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
                                                                                                                   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadVgMode_Sbit_2x_SMA760P' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA760M_Flt_DataVerify' => {                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_CRC_SMA760M_Flt_DataVerify' => {                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_Dataload_SMA760M_Flt_DataVerify' => {                                                # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_Dataload_SMA760M_Flt_DataVerify' => {                                                # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_GS_SMA760M_Flt_DataVerify' => {                                                      # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_GS_SMA760M_Flt_DataVerify' => {                                                      # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_SID_SMA760M_Flt_DataVerify' => {                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_SID_SMA760M_Flt_DataVerify' => {                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_SID_SMA760P_Flt_DataVerify' => {                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_SID_SMA760P_Flt_DataVerify' => {                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RdSenData_CRC_SMA760M_30_DataVerify' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 1E', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RdSenData_CRC_SMA760P_30_DataVerify' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 1E', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RdSenData_CRC_SMA760M_40_DataVerify' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 28', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RdSenData_CRC_SMA760P_40_DataVerify' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 28', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RdSenData_CRC_SMA760M_55_DataVerify' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 37', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RdSenData_CRC_SMA760P_55_DataVerify' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 37', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClk_CRC_SMA760M_Flt_DataVerify' => {                                                              # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClk_Dataload_SMA760M_Flt_DataVerify' => {                                                         # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClk_GS_SMA760M_Flt_DataVerify' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },                # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                                   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #Plausi
    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA760P_Flt_DataVerify' => {    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_CRC_SMA760P_Flt_DataVerify' => {                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_Dataload_SMA760P_Flt_DataVerify' => {                                          # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_Dataload_SMA760P_Flt_DataVerify' => {                                          # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_GS_SMA760P_Flt_DataVerify' => {                                                # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_GS_SMA760P_Flt_DataVerify' => {                                                # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClk_CRC_SMA760P_Flt_DataVerify' => {                                                        # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClk_Dataload_SMA760P_Flt_DataVerify' => {                                                   # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClk_GS_SMA760P_Flt_DataVerify' => {                                                         # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH1_1ms_M' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 E8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH1_1ms_P' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 E8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH2_1ms_M' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 E8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH2_1ms_P' => {                                                             # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 E8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_DistFlt_1ms_M' => {                                                                      # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 E8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_DistFlt_1ms_P' => {                                                                      # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 E8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH1_30ms_M' => {                                                            # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH1_30ms_P' => {                                                            # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH2_30ms_M' => {                                                            # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH2_30ms_P' => {                                                            # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_DistFlt_30msM' => {                                                                      # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_DistFlt_30ms_P' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH1_25ms_M' => {                                                            # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 61 A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH1_25ms_P' => {                                                            # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 61 A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH2_25ms_M' => {                                                            # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 61 A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_Data_DistFlt_CH2_25ms_P' => {                                                            # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 61 A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_DistFlt_25msM' => {                                                                      # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 61 A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_DistFlt_25ms_P' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 61 A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_Flt_check_60ms_M' => {                                                           # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_Flt_check_60ms_P' => {                                                           # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_60ms_P' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_60ms_M' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_60ms_M' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_60ms_P' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_61ms_M' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_61ms_P' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_61ms_P' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_61ms_P' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_61ms_M' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_ReadClkCntr_CRC_61ms_M' => {                                                                 # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_ReadClkCntr_CRC_61ms_P' => {                                                                 # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_90ms_M' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_90ms_P' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_90ms_P' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_90ms_M' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_90ms_M' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_90ms_P' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_91ms_M' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_91ms_P' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_91ms_P' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_91ms_M' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_91ms_M' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_91ms_P' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_59ms_M' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_59ms_P' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_59ms_P' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_59ms_M' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_59ms_M' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_59ms_P' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_89ms_M' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_GS_89ms_P' => {                                                                     # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_89ms_P' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_Dataload_89ms_M' => {                                                               # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_89ms_M' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadClkCntr_CRC_89ms_P' => {                                                                    # check for the Invalid CRC Read Device ID RD_DEVICE_ID

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_FlushTime_SMA760M' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SEN_FlushTime_SMA760P' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00',      descr => 'module_0: Set Frame Pattern' },          # Read voltage Mode RD_MODE
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DCM_SMA760M_3x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 04 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DCM_SMA760P_3x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 04 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DCM_SMA760M_2x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 04 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_DCM_SMA760P_2x' => {                                                                 # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 04 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_C_CUT_SMA760M_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 02 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_C_CUT_SMA760P_2x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 02 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_C_CUT_SMA760M_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 02 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_C_CUT_SMA760P_3x' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 02 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH1_SMA760M_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH1_SMA760P_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH1_SMA760M_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH1_SMA760P_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH2_SMA760M_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH2_SMA760P_2x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH2_SMA760M_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_CRC_90ms_SMA760P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 23 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_Sbit_90ms_SMA760P' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F4 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_GS_40ms_SMA760M' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_Zeros_Check_SMA760M' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_Zeros_Check_SMA760M' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_Zeros_Check_SMA720P' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_Zeros_Check_SMA720P' => {                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 30', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_GS_40ms_SMA760P' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_SID_40ms_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_SID_40ms_SMA760P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_SID_40ms_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_SID_40ms_SMA760P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_CRC_90ms_SMA760P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F DD 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_Sbit_90ms_SMA760P' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_CRC_40ms_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_GS_40ms_SMA760M' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_GS_40ms_SMA720P' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_SID_90ms_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 FF DD 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_GS_90ms_SMA760M' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F DD 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_GS_90ms_SMA720P' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 23 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_CRC_90ms_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F DD 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_Sbit_90ms_SMA760M' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F4 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_CRC_40ms_SMA720P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9c 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_GS_Dist_SMA760M' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_GS_Dist_SMA760P' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_SID_Dist_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_SID_Dist_SMA720P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_CRC_Dist_SMA720P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_CRC_Dist_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_CRC_40ms_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_SID_90ms_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 F0 23 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_SID_90ms_SMA720P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 FF DD 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_GS_90ms_SMA760M' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 23 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_GS_90ms_SMA720P' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F DD 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_CRC_90ms_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 23 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_Sbit_90ms_SMA760M' => {                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_CRC_40ms_SMA720P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_GS_Dist_SMA760M' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_GS_DIST_SMA720P' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_SID_Dist_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_SID_DIST_SMA720P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 F0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Auxillary_DebugDataCheck_InitFault_M' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Auxillary_DebugDataCheck_CyclicFault_M' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            0.4 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            0.5 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            0.6 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

            1.1 => { cmd => '31 - 01 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 01 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_M' => {                                                                      # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            0.4 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            0.5 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            0.6 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

            1.7  => { cmd => '31 - 01 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.8  => { cmd => '32 - 01 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.9  => { cmd => '33 - 01 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            1.10 => { cmd => '41 - 01 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            1.11 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            1.12 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },
    'Invalid_RD_MONITOR_II_DATA_M_1' => {                                                                     # check the Invalid RD_SERIAL_NO INIT Fault
        'CMD_sequence' => {
            2.1 => { cmd => '31 - 02 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },      #CS
            2.2 => { cmd => '32 - 02 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },              #10 bits for instruction
            2.3 => { cmd => '33 - 02 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },           #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            2.4 => { cmd => '41 - 02 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.5 => { cmd => '42 - 02 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.6 => { cmd => '43 - 02 - 01 - 00 00 03 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Auxillary_DebugDataCheck_CyclicFault_P' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },      #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },              #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },           #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            0.4 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            0.5 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            0.6 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

            1.1 => { cmd => '31 - 01 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },      #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },              #10 bits for instruction
            1.3 => { cmd => '33 - 01 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },           #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Auxillary_DebugData_FltFlag_CyclicFault_P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },      #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },              #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },           #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            1.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            1.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            1.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Auxillary_DebugData_FltFlag_CyclicFault_M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },      #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },              #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },           #RD_SEN_DataCH1_SID
                                                                                                              # Configure FIFOs for SA1
            0.4 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            0.5 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            0.6 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Min_M' => {                                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - 7C - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },

            0.5 => {
                cmd =>
'42 - 00 - 7C - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - 7C - 00 00 36 10 - 00 00 76 C0 - 00 00 B7 70 - 00 00 f8 20 - 00 01 38 D0 - 00 01 79 80 - 00 01 BA 30 - 00 01 FA E0 - 00 02 3B 90 - 00 02 7C 40 - 00 02 BC F0 - 00 02 FD A0 - 00 03 3E 50 - 00 03 7F 00 - 00 03 BF B0 - 00 04 00 60 - 00 04 41 10 - 00 04 81 C0 - 00 04 C2 70 - 00 05 03 20 - 00 05 43 D0 - 00 05 84 80 - 00 05 C5 30 - 00 06 05 E0 - 00 01 38 D0 - 00 06 46 90 - 00 06 87 40 - 00 06 C7 F0 - 00 07 08 A0 - 00 07 49 50 - 00 07 8A 00 - 00 07 CA B0 - 00 08 0B 60 - 00 08 4C 10 - 00 08 8C C0 - 00 08 CD 70 - 00 09 0E 20 - 00 09 4E D0 - 00 09 8F 80 - 00 09 D0 30 - 00 0A 10 E0 - 00 0A 51 90 - 00 0A 92 40 - 00 0A D2 F0 - 00 0B 13 A0 - 00 0B 54 50 - 00 0B 95 00 - 00 0B D5 B0 - 00 0C 16 60 - 00 0C 57 10 - 00 0C 97 C0 - 00 0C D8 70 - 00 0D 19 20 - 00 0D 59 D0 - 00 0D 9A 80 - 00 0D DB 30 - 00 0E 1B E0 - 00 0E 5C 90 - 00 0E 9D 40 - 00 0E DD F0 - 00 0F 1E A0 - 00 0F 5F 50 - 00 0F A0 00 - 00 00 36 10 - 00 00 76 C0 - 00 00 B7 70 - 00 00 f8 20 - 00 01 38 D0 - 00 01 79 80 - 00 01 BA 30 - 00 01 FA E0 - 00 02 3B 90 - 00 02 7C 40 - 00 02 BC F0 - 00 02 FD A0 - 00 03 3E 50 - 00 03 7F 00 - 00 03 BF B0 - 00 04 00 60 - 00 04 41 10 - 00 04 81 C0 - 00 04 C2 70 - 00 05 03 20 - 00 05 43 D0 - 00 05 84 80 - 00 05 C5 30 - 00 06 05 E0 - 00 01 38 D0 - 00 06 46 90 - 00 06 87 40 - 00 06 C7 F0 - 00 07 08 A0 - 00 07 49 50 - 00 07 8A 00 - 00 07 CA B0 - 00 08 0B 60 - 00 08 4C 10 - 00 08 8C C0 - 00 08 CD 70 - 00 09 0E 20 - 00 09 4E D0 - 00 09 8F 80 - 00 09 D0 30 - 00 0A 10 E0 - 00 0A 51 90 - 00 0A 92 40 - 00 0A D2 F0 - 00 0B 13 A0 - 00 0B 54 50 - 00 0B 95 00 - 00 0B D5 B0 - 00 0C 16 60 - 00 0C 57 10 - 00 0C 97 C0 - 00 0C D8 70 - 00 0D 19 20 - 00 0D 59 D0 - 00 0D 9A 80 - 00 0D DB 30 - 00 0E 1B E0 - 00 0E 5C 90 - 00 0E 9D 40 - 00 0E DD F0 - 00 0F 1E A0 - 00 0F 5F 50 - 00 0F A0 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Min_P' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - 7C - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },

            0.5 => {
                cmd =>
'42 - 00 - 7C - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - 7C - 00 00 36 10 - 00 00 76 C0 - 00 00 B7 70 - 00 00 f8 20 - 00 01 38 D0 - 00 01 79 80 - 00 01 BA 30 - 00 01 FA E0 - 00 02 3B 90 - 00 02 7C 40 - 00 02 BC F0 - 00 02 FD A0 - 00 03 3E 50 - 00 03 7F 00 - 00 03 BF B0 - 00 04 00 60 - 00 04 41 10 - 00 04 81 C0 - 00 04 C2 70 - 00 05 03 20 - 00 05 43 D0 - 00 05 84 80 - 00 05 C5 30 - 00 06 05 E0 - 00 01 38 D0 - 00 06 46 90 - 00 06 87 40 - 00 06 C7 F0 - 00 07 08 A0 - 00 07 49 50 - 00 07 8A 00 - 00 07 CA B0 - 00 08 0B 60 - 00 08 4C 10 - 00 08 8C C0 - 00 08 CD 70 - 00 09 0E 20 - 00 09 4E D0 - 00 09 8F 80 - 00 09 D0 30 - 00 0A 10 E0 - 00 0A 51 90 - 00 0A 92 40 - 00 0A D2 F0 - 00 0B 13 A0 - 00 0B 54 50 - 00 0B 95 00 - 00 0B D5 B0 - 00 0C 16 60 - 00 0C 57 10 - 00 0C 97 C0 - 00 0C D8 70 - 00 0D 19 20 - 00 0D 59 D0 - 00 0D 9A 80 - 00 0D DB 30 - 00 0E 1B E0 - 00 0E 5C 90 - 00 0E 9D 40 - 00 0E DD F0 - 00 0F 1E A0 - 00 0F 5F 50 - 00 0F A0 00 - 00 00 36 10 - 00 00 76 C0 - 00 00 B7 70 - 00 00 f8 20 - 00 01 38 D0 - 00 01 79 80 - 00 01 BA 30 - 00 01 FA E0 - 00 02 3B 90 - 00 02 7C 40 - 00 02 BC F0 - 00 02 FD A0 - 00 03 3E 50 - 00 03 7F 00 - 00 03 BF B0 - 00 04 00 60 - 00 04 41 10 - 00 04 81 C0 - 00 04 C2 70 - 00 05 03 20 - 00 05 43 D0 - 00 05 84 80 - 00 05 C5 30 - 00 06 05 E0 - 00 01 38 D0 - 00 06 46 90 - 00 06 87 40 - 00 06 C7 F0 - 00 07 08 A0 - 00 07 49 50 - 00 07 8A 00 - 00 07 CA B0 - 00 08 0B 60 - 00 08 4C 10 - 00 08 8C C0 - 00 08 CD 70 - 00 09 0E 20 - 00 09 4E D0 - 00 09 8F 80 - 00 09 D0 30 - 00 0A 10 E0 - 00 0A 51 90 - 00 0A 92 40 - 00 0A D2 F0 - 00 0B 13 A0 - 00 0B 54 50 - 00 0B 95 00 - 00 0B D5 B0 - 00 0C 16 60 - 00 0C 57 10 - 00 0C 97 C0 - 00 0C D8 70 - 00 0D 19 20 - 00 0D 59 D0 - 00 0D 9A 80 - 00 0D DB 30 - 00 0E 1B E0 - 00 0E 5C 90 - 00 0E 9D 40 - 00 0E DD F0 - 00 0F 1E A0 - 00 0F 5F 50 - 00 0F A0 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_MaxMinus1_M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - 96 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },
            - - -0.5 => {
                cmd =>
'42 - 00 - 96 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - 96 - 00 00 20 20 - 00 00 6C 00 - 00 00 B7 E0 - 00 01 03 C0 - 00 01 4F A0 - 00 01 9B 80 - 00 01 E7 60 - 00 02 33 40 - 00 02 7F 20 - 00 02 CB 00 - 00 03 16 E0 - 00 03 62 C0 - 00 03 AE A0 - 00 03 FA 80 - 00 04 46 60 - 00 04 92 40 - 00 04 DE 20 - 00 05 2A 00 - 00 05 75 E0 - 00 05 C1 C0 - 00 06 0D A0 - 00 06 59 80 - 00 06 A5 60 - 00 06 F1 40 - 00 07 3D 20 - 00 07 89 00 - 00 07 D4 E0 - 00 08 20 C0 - 00 08 6C A0 - 00 08 B8 80 - 00 09 04 60 - 00 09 50 40 - 00 08 12 80 - 00 09 9C 20 - 00 09 E8 00 - 00 0A 33 E0 - 00 0A 7F C0 - 00 0A CB A0 - 00 0B 17 80 - 00 0B 63 60 - 00 0B AF 40 - 00 0B FB 20 - 00 0C 47 00 - 00 0C 92 E0 - 00 0C DE C0 - 00 0D 2A A0 - 00 0D 76 80 - 00 0D C2 60 - 00 0E 0E 40 - 00 0E 5A 20 - 00 0E A6 00 - 00 00 20 20 - 00 00 6C 00 - 00 00 B7 E0 - 00 01 03 C0 - 00 01 4F A0 - 00 01 9B 80 - 00 01 E7 60 - 00 02 33 40 - 00 02 7F 20 - 00 02 CB 00 - 00 03 16 E0 - 00 03 62 C0 - 00 03 AE A0 - 00 03 FA 80 - 00 04 46 60 - 00 04 92 40 - 00 04 DE 20 - 00 05 2A 00 - 00 05 75 E0 - 00 05 C1 C0 - 00 06 0D A0 - 00 06 59 80 - 00 06 A5 60 - 00 06 F1 40 - 00 07 3D 20 - 00 07 89 00 - 00 07 D4 E0 - 00 08 20 C0 - 00 08 6C A0 - 00 08 B8 80 - 00 09 04 60 - 00 09 50 40 - 00 08 12 80 - 00 09 9C 20 - 00 09 E8 00 - 00 0A 33 E0 - 00 0A 7F C0 - 00 0A CB A0 - 00 0B 17 80 - 00 0B 63 60 - 00 0B AF 40 - 00 0B FB 20 - 00 0C 47 00 - 00 0C 92 E0 - 00 0C DE C0 - 00 0D 2A A0 - 00 0D 76 80 - 00 0D C2 60 - 00 0E 0E 40 - 00 0E 5A 20 - 00 0E A6 00 - 00 00 20 20 - 00 00 6C 00 - 00 00 B7 E0 - 00 01 03 C0 - 00 01 4F A0 - 00 01 9B 80 - 00 01 E7 60 - 00 02 33 40 - 00 02 7F 20 - 00 02 CB 00 - 00 03 16 E0 - 00 03 62 C0 - 00 03 AE A0 - 00 03 FA 80 - 00 04 46 60 - 00 04 92 40 - 00 04 DE 20 - 00 05 2A 00 - 00 05 75 E0 - 00 05 C1 C0 - 00 06 0D A0 - 00 06 59 80 - 00 06 A5 60 - 00 06 F1 40 - 00 07 3D 20 - 00 07 89 00 - 00 07 D4 E0 - 00 08 20 C0 - 00 08 6C A0 - 00 08 B8 80 - 00 09 04 60 - 00 09 50 40 - 00 08 12 80 - 00 09 9C 20 - 00 09 E8 00 - 00 0A 33 E0 - 00 0A 7F C0 - 00 0A CB A0 - 00 0B 17 80 - 00 0B 63 60 - 00 0B AF 40 - 00 0B FB 20 - 00 0C 47 00 - 00 0C 92 E0 - 00 0C DE C0 - 00 0D 2A A0 - 00 0D 76 80 - 00 0D C2 60 - 00 0E 0E 40 - 00 0E 5A 20 - 00 0E A6 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_MaxMinus1_P' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - 96 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },
            - - -0.5 => {
                cmd =>
'42 - 00 - 96 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - 96 - 00 00 20 20 - 00 00 6C 00 - 00 00 B7 E0 - 00 01 03 C0 - 00 01 4F A0 - 00 01 9B 80 - 00 01 E7 60 - 00 02 33 40 - 00 02 7F 20 - 00 02 CB 00 - 00 03 16 E0 - 00 03 62 C0 - 00 03 AE A0 - 00 03 FA 80 - 00 04 46 60 - 00 04 92 40 - 00 04 DE 20 - 00 05 2A 00 - 00 05 75 E0 - 00 05 C1 C0 - 00 06 0D A0 - 00 06 59 80 - 00 06 A5 60 - 00 06 F1 40 - 00 07 3D 20 - 00 07 89 00 - 00 07 D4 E0 - 00 08 20 C0 - 00 08 6C A0 - 00 08 B8 80 - 00 09 04 60 - 00 09 50 40 - 00 08 12 80 - 00 09 9C 20 - 00 09 E8 00 - 00 0A 33 E0 - 00 0A 7F C0 - 00 0A CB A0 - 00 0B 17 80 - 00 0B 63 60 - 00 0B AF 40 - 00 0B FB 20 - 00 0C 47 00 - 00 0C 92 E0 - 00 0C DE C0 - 00 0D 2A A0 - 00 0D 76 80 - 00 0D C2 60 - 00 0E 0E 40 - 00 0E 5A 20 - 00 0E A6 00 - 00 00 20 20 - 00 00 6C 00 - 00 00 B7 E0 - 00 01 03 C0 - 00 01 4F A0 - 00 01 9B 80 - 00 01 E7 60 - 00 02 33 40 - 00 02 7F 20 - 00 02 CB 00 - 00 03 16 E0 - 00 03 62 C0 - 00 03 AE A0 - 00 03 FA 80 - 00 04 46 60 - 00 04 92 40 - 00 04 DE 20 - 00 05 2A 00 - 00 05 75 E0 - 00 05 C1 C0 - 00 06 0D A0 - 00 06 59 80 - 00 06 A5 60 - 00 06 F1 40 - 00 07 3D 20 - 00 07 89 00 - 00 07 D4 E0 - 00 08 20 C0 - 00 08 6C A0 - 00 08 B8 80 - 00 09 04 60 - 00 09 50 40 - 00 08 12 80 - 00 09 9C 20 - 00 09 E8 00 - 00 0A 33 E0 - 00 0A 7F C0 - 00 0A CB A0 - 00 0B 17 80 - 00 0B 63 60 - 00 0B AF 40 - 00 0B FB 20 - 00 0C 47 00 - 00 0C 92 E0 - 00 0C DE C0 - 00 0D 2A A0 - 00 0D 76 80 - 00 0D C2 60 - 00 0E 0E 40 - 00 0E 5A 20 - 00 0E A6 00 - 00 00 20 20 - 00 00 6C 00 - 00 00 B7 E0 - 00 01 03 C0 - 00 01 4F A0 - 00 01 9B 80 - 00 01 E7 60 - 00 02 33 40 - 00 02 7F 20 - 00 02 CB 00 - 00 03 16 E0 - 00 03 62 C0 - 00 03 AE A0 - 00 03 FA 80 - 00 04 46 60 - 00 04 92 40 - 00 04 DE 20 - 00 05 2A 00 - 00 05 75 E0 - 00 05 C1 C0 - 00 06 0D A0 - 00 06 59 80 - 00 06 A5 60 - 00 06 F1 40 - 00 07 3D 20 - 00 07 89 00 - 00 07 D4 E0 - 00 08 20 C0 - 00 08 6C A0 - 00 08 B8 80 - 00 09 04 60 - 00 09 50 40 - 00 08 12 80 - 00 09 9C 20 - 00 09 E8 00 - 00 0A 33 E0 - 00 0A 7F C0 - 00 0A CB A0 - 00 0B 17 80 - 00 0B 63 60 - 00 0B AF 40 - 00 0B FB 20 - 00 0C 47 00 - 00 0C 92 E0 - 00 0C DE C0 - 00 0D 2A A0 - 00 0D 76 80 - 00 0D C2 60 - 00 0E 0E 40 - 00 0E 5A 20 - 00 0E A6 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_MinMinus1_M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - BA - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },
            - - - - -0.5 => {
                cmd =>
'42 - 00 - BA - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - BA - 00 00 01 C0 - 00 00 42 60 - 00 00 83 00 - 00 00 C3 A0 - 00 01 04 40 - 00 01 44 E0 - 00 01 85 80 - 00 01 C6 20 - 00 02 06 C0 - 00 02 47 60 - 00 02 88 00 - 00 02 C8 A0 - 00 03 09 40 - 00 03 49 E0 - 00 03 8A 80 - 00 03 CB 20 - 00 04 0B C0 - 00 04 4C 60 - 00 04 8D 00 - 00 04 CD A0 - 00 05 0E 40 - 00 05 4E E0 - 00 05 8F 80 - 00 05 D0 20 - 00 06 10 C0 - 00 06 51 60 - 00 06 92 00 - 00 06 D2 A0 - 00 07 13 40 - 00 07 53 E0 - 00 07 94 80 - 00 07 D5 20 - 00 08 15 C0 - 00 08 56 60 - 00 08 97 00 - 00 08 D7 A0 - 00 09 18 40 - 00 09 58 E0 - 00 09 99 80 - 00 09 DA 20 - 00 0A 1A C0 - 00 0a 5B 60 - 00 0a 9C 00 - 00 0a DC A0 - 00 0B 1D 40 - 00 0B 5D E0 - 00 0B a6 C0 - 00 05 4B 90 - 00 0B E6 B0 - 00 0B 9E 80 - 00 0B Df 20 - 00 0C 1F C0 - 00 0C 60 60 - 00 0C a1 00 - 00 0C E1 A0 - 00 0D 22 40 - 00 0D 62 E0 - 00 0D A3 80 - 00 0D e4 20 - 00 0E 24 C0 - 00 0E 65 60 - 00 0E A7 00 - 00 00 01 C0 - 00 00 42 60 - 00 00 83 00 - 00 00 C3 A0 - 00 01 04 40 - 00 01 44 E0 - 00 01 85 80 - 00 01 C6 20 - 00 02 06 C0 - 00 02 47 60 - 00 02 88 00 - 00 02 C8 A0 - 00 03 09 40 - 00 03 49 E0 - 00 03 8A 80 - 00 03 CB 20 - 00 04 0B C0 - 00 04 4C 60 - 00 04 8D 00 - 00 04 CD A0 - 00 05 0E 40 - 00 05 4E E0 - 00 05 8F 80 - 00 05 D0 20 - 00 06 10 C0 - 00 06 51 60 - 00 06 92 00 - 00 06 D2 A0 - 00 07 13 40 - 00 07 53 E0 - 00 07 94 80 - 00 07 D5 20 - 00 08 15 C0 - 00 08 56 60 - 00 08 97 00 - 00 08 D7 A0 - 00 09 18 40 - 00 09 58 E0 - 00 09 99 80 - 00 09 DA 20 - 00 0A 1A C0 - 00 0a 5B 60 - 00 0a 9C 00 - 00 0a DC A0 - 00 0B 1D 40 - 00 0B 5D E0 - 00 0B a6 C0 - 00 05 4B 90 - 00 0B E6 B0 - 00 0B 9E 80 - 00 0B Df 20 - 00 0C 1F C0 - 00 0C 60 60 - 00 0C a1 00 - 00 0C E1 A0 - 00 0D 22 40 - 00 0D 62 E0 - 00 0D A3 80 - 00 0D e4 20 - 00 0E 24 C0 - 00 0E 65 60 - 00 0E A7 00 - 00 00 01 C0 - 00 00 42 60 - 00 00 83 00 - 00 00 C3 A0 - 00 01 04 40 - 00 01 44 E0 - 00 01 85 80 - 00 01 C6 20 - 00 02 06 C0 - 00 02 47 60 - 00 02 88 00 - 00 02 C8 A0 - 00 03 09 40 - 00 03 49 E0 - 00 03 8A 80 - 00 03 CB 20 - 00 04 0B C0 - 00 04 4C 60 - 00 04 8D 00 - 00 04 CD A0 - 00 05 0E 40 - 00 05 4E E0 - 00 05 8F 80 - 00 05 D0 20 - 00 06 10 C0 - 00 06 51 60 - 00 06 92 00 - 00 06 D2 A0 - 00 07 13 40 - 00 07 53 E0 - 00 07 94 80 - 00 07 D5 20 - 00 08 15 C0 - 00 08 56 60 - 00 08 97 00 - 00 08 D7 A0 - 00 09 18 40 - 00 09 58 E0 - 00 09 99 80 - 00 09 DA 20 - 00 0A 1A C0 - 00 0a 5B 60 - 00 0a 9C 00 - 00 0a DC A0 - 00 0B 1D 40 - 00 0B 5D E0 - 00 0B a6 C0 - 00 05 4B 90 - 00 0B E6 B0 - 00 0B 9E 80 - 00 0B Df 20 - 00 0C 1F C0 - 00 0C 60 60 - 00 0C a1 00 - 00 0C E1 A0 - 00 0D 22 40 - 00 0D 62 E0 - 00 0D A3 80 - 00 0D e4 20 - 00 0E 24 C0 - 00 0E 65 60 - 00 0E A7 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_MinMinus1_P' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - BA - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },
            - - - - -0.5 => {
                cmd =>
'42 - 00 - BA - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - BA - 00 00 01 C0 - 00 00 42 60 - 00 00 83 00 - 00 00 C3 A0 - 00 01 04 40 - 00 01 44 E0 - 00 01 85 80 - 00 01 C6 20 - 00 02 06 C0 - 00 02 47 60 - 00 02 88 00 - 00 02 C8 A0 - 00 03 09 40 - 00 03 49 E0 - 00 03 8A 80 - 00 03 CB 20 - 00 04 0B C0 - 00 04 4C 60 - 00 04 8D 00 - 00 04 CD A0 - 00 05 0E 40 - 00 05 4E E0 - 00 05 8F 80 - 00 05 D0 20 - 00 06 10 C0 - 00 06 51 60 - 00 06 92 00 - 00 06 D2 A0 - 00 07 13 40 - 00 07 53 E0 - 00 07 94 80 - 00 07 D5 20 - 00 08 15 C0 - 00 08 56 60 - 00 08 97 00 - 00 08 D7 A0 - 00 09 18 40 - 00 09 58 E0 - 00 09 99 80 - 00 09 DA 20 - 00 0A 1A C0 - 00 0a 5B 60 - 00 0a 9C 00 - 00 0a DC A0 - 00 0B 1D 40 - 00 0B 5D E0 - 00 0B a6 C0 - 00 05 4B 90 - 00 0B E6 B0 - 00 0B 9E 80 - 00 0B Df 20 - 00 0C 1F C0 - 00 0C 60 60 - 00 0C a1 00 - 00 0C E1 A0 - 00 0D 22 40 - 00 0D 62 E0 - 00 0D A3 80 - 00 0D e4 20 - 00 0E 24 C0 - 00 0E 65 60 - 00 0E A7 00 - 00 00 01 C0 - 00 00 42 60 - 00 00 83 00 - 00 00 C3 A0 - 00 01 04 40 - 00 01 44 E0 - 00 01 85 80 - 00 01 C6 20 - 00 02 06 C0 - 00 02 47 60 - 00 02 88 00 - 00 02 C8 A0 - 00 03 09 40 - 00 03 49 E0 - 00 03 8A 80 - 00 03 CB 20 - 00 04 0B C0 - 00 04 4C 60 - 00 04 8D 00 - 00 04 CD A0 - 00 05 0E 40 - 00 05 4E E0 - 00 05 8F 80 - 00 05 D0 20 - 00 06 10 C0 - 00 06 51 60 - 00 06 92 00 - 00 06 D2 A0 - 00 07 13 40 - 00 07 53 E0 - 00 07 94 80 - 00 07 D5 20 - 00 08 15 C0 - 00 08 56 60 - 00 08 97 00 - 00 08 D7 A0 - 00 09 18 40 - 00 09 58 E0 - 00 09 99 80 - 00 09 DA 20 - 00 0A 1A C0 - 00 0a 5B 60 - 00 0a 9C 00 - 00 0a DC A0 - 00 0B 1D 40 - 00 0B 5D E0 - 00 0B a6 C0 - 00 05 4B 90 - 00 0B E6 B0 - 00 0B 9E 80 - 00 0B Df 20 - 00 0C 1F C0 - 00 0C 60 60 - 00 0C a1 00 - 00 0C E1 A0 - 00 0D 22 40 - 00 0D 62 E0 - 00 0D A3 80 - 00 0D e4 20 - 00 0E 24 C0 - 00 0E 65 60 - 00 0E A7 00 - 00 00 01 C0 - 00 00 42 60 - 00 00 83 00 - 00 00 C3 A0 - 00 01 04 40 - 00 01 44 E0 - 00 01 85 80 - 00 01 C6 20 - 00 02 06 C0 - 00 02 47 60 - 00 02 88 00 - 00 02 C8 A0 - 00 03 09 40 - 00 03 49 E0 - 00 03 8A 80 - 00 03 CB 20 - 00 04 0B C0 - 00 04 4C 60 - 00 04 8D 00 - 00 04 CD A0 - 00 05 0E 40 - 00 05 4E E0 - 00 05 8F 80 - 00 05 D0 20 - 00 06 10 C0 - 00 06 51 60 - 00 06 92 00 - 00 06 D2 A0 - 00 07 13 40 - 00 07 53 E0 - 00 07 94 80 - 00 07 D5 20 - 00 08 15 C0 - 00 08 56 60 - 00 08 97 00 - 00 08 D7 A0 - 00 09 18 40 - 00 09 58 E0 - 00 09 99 80 - 00 09 DA 20 - 00 0A 1A C0 - 00 0a 5B 60 - 00 0a 9C 00 - 00 0a DC A0 - 00 0B 1D 40 - 00 0B 5D E0 - 00 0B a6 C0 - 00 05 4B 90 - 00 0B E6 B0 - 00 0B 9E 80 - 00 0B Df 20 - 00 0C 1F C0 - 00 0C 60 60 - 00 0C a1 00 - 00 0C E1 A0 - 00 0D 22 40 - 00 0D 62 E0 - 00 0D A3 80 - 00 0D e4 20 - 00 0E 24 C0 - 00 0E 65 60 - 00 0E A7 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_MaxPlus1_M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - 7F - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 ',
                descr => 'Mode: Mode_InitTest_2x'
            },

            0.5 => {
                cmd =>
'42 - 00 - 7F - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 ',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - 7F - 00 00 30 00 - 00 00 7C 00 - 00 00 C8 00 - 00 01 14 00 - 00 01 60 00 - 00 01 AC 00 - 00 01 F8 00 - 00 02 44 00 - 00 02 90 00 - 00 02 DC 00 - 00 03 28 00 - 00 03 74 00 - 00 03 C0 00 - 00 04 0C 00 - 00 04 58 00 - 00 04 A4 00 - 00 04 F0 00 - 00 05 3C 00 - 00 05 88 00 - 00 05 D4 00 - 00 06 20 00 - 00 06 6C 00 - 00 06 B8 00 - 00 07 04 00 - 00 07 50 00 - 00 07 9C 00 - 00 07 E8 00 - 00 08 34 00 - 00 08 80 00 - 00 08 CC 00 - 00 09 18 00 - 00 09 64 00 - 00 09 B0 00 - 00 09 FC 00 - 00 0A 48 00 - 00 0A 94 00 - 00 0A E0 00 - 00 0B 2C 00 - 00 0B 78 00 - 00 0B C4 00 - 00 0C 10 00 - 00 0C 5C 00 - 00 0C A8 00 - 00 0C F4 00 - 00 0D 40 00 - 00 0D 8C 00 - 00 0D D8 00 - 00 0E 24 00 - 00 0E 70 00 - 00 0E BC 00 - 00 0F 08 00 - 00 0F 54 00 - 00 0F A0 00 - 00 00 30 00 - 00 00 7C 00 - 00 00 C8 00 - 00 01 14 00 - 00 01 60 00 - 00 01 AC 00 - 00 01 F8 00 - 00 02 44 00 - 00 02 90 00 - 00 02 DC 00 - 00 03 28 00 - 00 03 74 00 - 00 03 C0 00 - 00 04 0C 00 - 00 04 58 00 - 00 04 A4 00 - 00 04 F0 00 - 00 05 3C 00 - 00 05 88 00 - 00 05 D4 00 - 00 06 20 00 - 00 06 6C 00 - 00 06 B8 00 - 00 07 04 00 - 00 07 50 00 - 00 07 9C 00 - 00 07 E8 00 - 00 08 34 00 - 00 08 80 00 - 00 08 CC 00 - 00 09 18 00 - 00 09 64 00 - 00 09 B0 00 - 00 09 FC 00 - 00 0A 48 00 - 00 0A 94 00 - 00 0A E0 00 - 00 0B 2C 00 - 00 0B 78 00 - 00 0B C4 00 - 00 0C 10 00 - 00 0C 5C 00 - 00 0C A8 00 - 00 0C F4 00 - 00 0D 40 00 - 00 0D 8C 00 - 00 0D D8 00 - 00 0E 24 00 - 00 0E 70 00 - 00 0E BC 00 - 00 0F 08 00 - 00 0F 54 00 - 00 0F A0 00 - 00 00 30 00 - 00 00 7C 00 - 00 00 C8 00 - 00 01 14 00 - 00 01 60 00 - 00 01 AC 00 - 00 01 F8 00 - 00 02 44 00 - 00 02 90 00 - 00 02 DC 00 - 00 03 28 00 - 00 03 74 00 - 00 03 C0 00 - 00 04 0C 00 - 00 04 58 00 - 00 04 A4 00 - 00 04 F0 00 - 00 05 3C 00 - 00 05 88 00 - 00 05 D4 00 - 00 06 20 00 ',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_MaxPlus1_P' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - 7F - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 ',
                descr => 'Mode: Mode_InitTest_2x'
            },

            0.5 => {
                cmd =>
'42 - 00 - 7F - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 ',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - 7F - 00 00 30 00 - 00 00 7C 00 - 00 00 C8 00 - 00 01 14 00 - 00 01 60 00 - 00 01 AC 00 - 00 01 F8 00 - 00 02 44 00 - 00 02 90 00 - 00 02 DC 00 - 00 03 28 00 - 00 03 74 00 - 00 03 C0 00 - 00 04 0C 00 - 00 04 58 00 - 00 04 A4 00 - 00 04 F0 00 - 00 05 3C 00 - 00 05 88 00 - 00 05 D4 00 - 00 06 20 00 - 00 06 6C 00 - 00 06 B8 00 - 00 07 04 00 - 00 07 50 00 - 00 07 9C 00 - 00 07 E8 00 - 00 08 34 00 - 00 08 80 00 - 00 08 CC 00 - 00 09 18 00 - 00 09 64 00 - 00 09 B0 00 - 00 09 FC 00 - 00 0A 48 00 - 00 0A 94 00 - 00 0A E0 00 - 00 0B 2C 00 - 00 0B 78 00 - 00 0B C4 00 - 00 0C 10 00 - 00 0C 5C 00 - 00 0C A8 00 - 00 0C F4 00 - 00 0D 40 00 - 00 0D 8C 00 - 00 0D D8 00 - 00 0E 24 00 - 00 0E 70 00 - 00 0E BC 00 - 00 0F 08 00 - 00 0F 54 00 - 00 0F A0 00 - 00 00 30 00 - 00 00 7C 00 - 00 00 C8 00 - 00 01 14 00 - 00 01 60 00 - 00 01 AC 00 - 00 01 F8 00 - 00 02 44 00 - 00 02 90 00 - 00 02 DC 00 - 00 03 28 00 - 00 03 74 00 - 00 03 C0 00 - 00 04 0C 00 - 00 04 58 00 - 00 04 A4 00 - 00 04 F0 00 - 00 05 3C 00 - 00 05 88 00 - 00 05 D4 00 - 00 06 20 00 - 00 06 6C 00 - 00 06 B8 00 - 00 07 04 00 - 00 07 50 00 - 00 07 9C 00 - 00 07 E8 00 - 00 08 34 00 - 00 08 80 00 - 00 08 CC 00 - 00 09 18 00 - 00 09 64 00 - 00 09 B0 00 - 00 09 FC 00 - 00 0A 48 00 - 00 0A 94 00 - 00 0A E0 00 - 00 0B 2C 00 - 00 0B 78 00 - 00 0B C4 00 - 00 0C 10 00 - 00 0C 5C 00 - 00 0C A8 00 - 00 0C F4 00 - 00 0D 40 00 - 00 0D 8C 00 - 00 0D D8 00 - 00 0E 24 00 - 00 0E 70 00 - 00 0E BC 00 - 00 0F 08 00 - 00 0F 54 00 - 00 0F A0 00 - 00 00 30 00 - 00 00 7C 00 - 00 00 C8 00 - 00 01 14 00 - 00 01 60 00 - 00 01 AC 00 - 00 01 F8 00 - 00 02 44 00 - 00 02 90 00 - 00 02 DC 00 - 00 03 28 00 - 00 03 74 00 - 00 03 C0 00 - 00 04 0C 00 - 00 04 58 00 - 00 04 A4 00 - 00 04 F0 00 - 00 05 3C 00 - 00 05 88 00 - 00 05 D4 00 - 00 06 20 00 ',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_MinPlus1_P' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - Ae - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },
            - - -0.5 => {
                cmd =>
'42 - 00 - Ae - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - Ae - 00 00 3b 40 - 00 00 7C 00 - 00 00 BC C0 - 00 00 fd 80 - 00 01 3E 40 - 00 01 7F 00 - 00 01 Bf C0 - 00 02 00 80 - 00 02 41 40 - 00 02 82 00 - 00 02 c2 C0 - 00 02 C8 A0 - 00 03 03 80 - 00 03 44 40 - 00 03 85 00 - 00 03 C5 C0 - 00 04 06 80 - 00 04 47 40 - 00 04 88 00 - 00 04 C8 C0 - 00 05 09 80 - 00 05 4A 40 - 00 05 8B 00 - 00 05 CB C0 - 00 06 0C 80 - 00 06 4D 40 - 00 06 8E 00 - 00 06 CE C0 - 00 07 0F 80 - 00 07 50 40 - 00 07 91 00 - 00 07 D1 C0 - 00 08 12 80 - 00 08 53 40 - 00 08 94 00 - 00 08 D4 C0 - 00 09 15 80 - 00 09 56 40 - 00 09 97 00 - 00 09 D7 C0 - 00 0A 18 80 - 00 0a 59 40 - 00 0a 9A 00 - 00 0a DA C0 - 00 0B 1B 80 - 00 0B 5C 40 - 00 0B 9D 00 - 00 0B DD C0 - 00 0C 1E 80 - 00 0C 5F 40 - 00 0C A0 00 - 00 0C E0 C0 - 00 0D 21 80 - 00 0D 62 40 - 00 0D A3 00 - 00 0D E3 C0 - 00 0E 24 80 - 00 0E 65 40 - 00 0E A6 00 - 00 00 3b 40 - 00 00 7C 00 - 00 00 BC C0 - 00 00 fd 80 - 00 01 3E 40 - 00 01 7F 00 - 00 01 Bf C0 - 00 02 00 80 - 00 02 41 40 - 00 02 82 00 - 00 02 c2 C0 - 00 02 C8 A0 - 00 03 03 80 - 00 03 44 40 - 00 03 85 00 - 00 03 C5 C0 - 00 04 06 80 - 00 04 47 40 - 00 04 88 00 - 00 04 C8 C0 - 00 05 09 80 - 00 05 4A 40 - 00 05 8B 00 - 00 05 CB C0 - 00 06 0C 80 - 00 06 4D 40 - 00 06 8E 00 - 00 06 CE C0 - 00 07 0F 80 - 00 07 50 40 - 00 07 91 00 - 00 07 D1 C0 - 00 08 12 80 - 00 08 53 40 - 00 08 94 00 - 00 08 D4 C0 - 00 09 15 80 - 00 09 56 40 - 00 09 97 00 - 00 09 D7 C0 - 00 0A 18 80 - 00 0a 59 40 - 00 0a 9A 00 - 00 0a DA C0 - 00 0B 1B 80 - 00 0B 5C 40 - 00 0B 9D 00 - 00 0B DD C0 - 00 0C 1E 80 - 00 0C 5F 40 - 00 0C A0 00 - 00 0C E0 C0 - 00 0D 21 80 - 00 0D 62 40 - 00 0D A3 00 - 00 0D E3 C0 - 00 0E 24 80 - 00 0E 65 40 - 00 0E A6 00 - 00 00 3b 40 - 00 00 7C 00 - 00 00 BC C0 - 00 00 fd 80 - 00 01 3E 40 - 00 01 7F 00 - 00 01 Bf C0 - 00 02 00 80 - 00 02 41 40 - 00 02 82 00 - 00 02 c2 C0 - 00 02 C8 A0 - 00 03 03 80 - 00 03 44 40 - 00 03 85 00 - 00 03 C5 C0 - 00 04 06 80 - 00 04 47 40 - 00 04 88 00 - 00 04 C8 C0 - 00 05 09 80 - 00 05 4A 40 - 00 05 8B 00 - 00 05 CB C0 - 00 06 0C 80 - 00 06 4D 40 - 00 06 8E 00 - 00 06 CE C0 - 00 07 0F 80 - 00 07 50 40 - 00 07 91 00 - 00 07 D1 C0 - 00 08 12 80 - 00 08 53 40 - 00 08 94 00 - 00 08 D4 C0 - 00 09 15 80 - 00 09 56 40 - 00 09 97 00 - 00 09 D7 C0 - 00 0A 18 80 - 00 0a 59 40 - 00 0a 9A 00 - 00 0a DA C0 - 00 0B 1B 80 - 00 0B 5C 40 - 00 0B 9D 00 - 00 0B DD C0 - 00 0C 1E 80 - 00 0C 5F 40 - 00 0C A0 00 - 00 0C E0 C0 - 00 0D 21 80 - 00 0D 62 40 - 00 0D A3 00 - 00 0D E3 C0 - 00 0E 24 80 - 00 0E 65 40 - 00 0E A6 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_MinPlus1_M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - Ae - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },
            - - -0.5 => {
                cmd =>
'42 - 00 - Ae - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - Ae - 00 00 3b 40 - 00 00 7C 00 - 00 00 BC C0 - 00 00 fd 80 - 00 01 3E 40 - 00 01 7F 00 - 00 01 Bf C0 - 00 02 00 80 - 00 02 41 40 - 00 02 82 00 - 00 02 c2 C0 - 00 02 C8 A0 - 00 03 03 80 - 00 03 44 40 - 00 03 85 00 - 00 03 C5 C0 - 00 04 06 80 - 00 04 47 40 - 00 04 88 00 - 00 04 C8 C0 - 00 05 09 80 - 00 05 4A 40 - 00 05 8B 00 - 00 05 CB C0 - 00 06 0C 80 - 00 06 4D 40 - 00 06 8E 00 - 00 06 CE C0 - 00 07 0F 80 - 00 07 50 40 - 00 07 91 00 - 00 07 D1 C0 - 00 08 12 80 - 00 08 53 40 - 00 08 94 00 - 00 08 D4 C0 - 00 09 15 80 - 00 09 56 40 - 00 09 97 00 - 00 09 D7 C0 - 00 0A 18 80 - 00 0a 59 40 - 00 0a 9A 00 - 00 0a DA C0 - 00 0B 1B 80 - 00 0B 5C 40 - 00 0B 9D 00 - 00 0B DD C0 - 00 0C 1E 80 - 00 0C 5F 40 - 00 0C A0 00 - 00 0C E0 C0 - 00 0D 21 80 - 00 0D 62 40 - 00 0D A3 00 - 00 0D E3 C0 - 00 0E 24 80 - 00 0E 65 40 - 00 0E A6 00 - 00 00 3b 40 - 00 00 7C 00 - 00 00 BC C0 - 00 00 fd 80 - 00 01 3E 40 - 00 01 7F 00 - 00 01 Bf C0 - 00 02 00 80 - 00 02 41 40 - 00 02 82 00 - 00 02 c2 C0 - 00 02 C8 A0 - 00 03 03 80 - 00 03 44 40 - 00 03 85 00 - 00 03 C5 C0 - 00 04 06 80 - 00 04 47 40 - 00 04 88 00 - 00 04 C8 C0 - 00 05 09 80 - 00 05 4A 40 - 00 05 8B 00 - 00 05 CB C0 - 00 06 0C 80 - 00 06 4D 40 - 00 06 8E 00 - 00 06 CE C0 - 00 07 0F 80 - 00 07 50 40 - 00 07 91 00 - 00 07 D1 C0 - 00 08 12 80 - 00 08 53 40 - 00 08 94 00 - 00 08 D4 C0 - 00 09 15 80 - 00 09 56 40 - 00 09 97 00 - 00 09 D7 C0 - 00 0A 18 80 - 00 0a 59 40 - 00 0a 9A 00 - 00 0a DA C0 - 00 0B 1B 80 - 00 0B 5C 40 - 00 0B 9D 00 - 00 0B DD C0 - 00 0C 1E 80 - 00 0C 5F 40 - 00 0C A0 00 - 00 0C E0 C0 - 00 0D 21 80 - 00 0D 62 40 - 00 0D A3 00 - 00 0D E3 C0 - 00 0E 24 80 - 00 0E 65 40 - 00 0E A6 00 - 00 00 3b 40 - 00 00 7C 00 - 00 00 BC C0 - 00 00 fd 80 - 00 01 3E 40 - 00 01 7F 00 - 00 01 Bf C0 - 00 02 00 80 - 00 02 41 40 - 00 02 82 00 - 00 02 c2 C0 - 00 02 C8 A0 - 00 03 03 80 - 00 03 44 40 - 00 03 85 00 - 00 03 C5 C0 - 00 04 06 80 - 00 04 47 40 - 00 04 88 00 - 00 04 C8 C0 - 00 05 09 80 - 00 05 4A 40 - 00 05 8B 00 - 00 05 CB C0 - 00 06 0C 80 - 00 06 4D 40 - 00 06 8E 00 - 00 06 CE C0 - 00 07 0F 80 - 00 07 50 40 - 00 07 91 00 - 00 07 D1 C0 - 00 08 12 80 - 00 08 53 40 - 00 08 94 00 - 00 08 D4 C0 - 00 09 15 80 - 00 09 56 40 - 00 09 97 00 - 00 09 D7 C0 - 00 0A 18 80 - 00 0a 59 40 - 00 0a 9A 00 - 00 0a DA C0 - 00 0B 1B 80 - 00 0B 5C 40 - 00 0B 9D 00 - 00 0B DD C0 - 00 0C 1E 80 - 00 0C 5F 40 - 00 0C A0 00 - 00 0C E0 C0 - 00 0D 21 80 - 00 0D 62 40 - 00 0D A3 00 - 00 0D E3 C0 - 00 0E 24 80 - 00 0E 65 40 - 00 0E A6 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Max_M' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - 9F - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },

            0.5 => {
                cmd =>
'42 - 00 - 9F - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - 9F - 00 00 33 40 - 00 00 7F 30 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 01 FA E0 - 00 02 46 D0 - 00 02 92 C0 - 00 02 DE B0 - 00 03 2A A0 - 00 03 76 90 - 00 03 C2 80 - 00 04 0E 70 - 00 04 5A 60 - 00 04 A6 50 - 00 04 F2 40 - 00 05 3e 30 - 00 05 8A 20 - 00 05 D6 10 - 00 06 22 00 - 00 06 6D F0 - 00 06 B9 E0 - 00 07 05 D0 - 00 07 51 C0 - 00 07 9D B0 - 00 07 E9 A0 - 00 08 35 90 - 00 08 81 80 - 00 08 CD 70 - 00 09 19 60 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 09 65 50 - 00 09 B1 40 - 00 09 Fd 30 - 00 0A 49 20 - 00 0A 95 10 - 00 0A E1 00 - 00 0B 2C F0 - 00 0B 78 E0 - 00 0B C4 D0 - 00 0C 10 C0 - 00 0C 5C B0 - 00 0C A8 A0 - 00 0C F4 90 - 00 0D 40 80 - 00 0D 8C 70 - 00 0D D8 60 - 00 0E 24 50 - 00 0E 70 40 - 00 0E BC 30 - 00 0F 08 20 - 00 0F 54 10 - 00 0F A0 00 - 00 00 33 40 - 00 00 7F 30 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 01 FA E0 - 00 02 46 D0 - 00 02 92 C0 - 00 02 DE B0 - 00 03 2A A0 - 00 03 76 90 - 00 03 C2 80 - 00 04 0E 70 - 00 04 5A 60 - 00 04 A6 50 - 00 04 F2 40 - 00 05 3e 30 - 00 05 8A 20 - 00 05 D6 10 - 00 06 22 00 - 00 06 6D F0 - 00 06 B9 E0 - 00 07 05 D0 - 00 07 51 C0 - 00 07 9D B0 - 00 07 E9 A0 - 00 08 35 90 - 00 08 81 80 - 00 08 CD 70 - 00 09 19 60 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 09 65 50 - 00 09 B1 40 - 00 09 Fd 30 - 00 0A 49 20 - 00 0A 95 10 - 00 0A E1 00 - 00 0B 2C F0 - 00 0B 78 E0 - 00 0B C4 D0 - 00 0C 10 C0 - 00 0C 5C B0 - 00 0C A8 A0 - 00 0C F4 90 - 00 0D 40 80 - 00 0D 8C 70 - 00 0D D8 60 - 00 0E 24 50 - 00 0E 70 40 - 00 0E BC 30 - 00 0F 08 20 - 00 0F 54 10 - 00 0F A0 00 - 00 00 33 40 - 00 00 7F 30 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 01 FA E0 - 00 02 46 D0 - 00 02 92 C0 - 00 02 DE B0 - 00 03 2A A0 - 00 03 76 90 - 00 03 C2 80 - 00 04 0E 70 - 00 04 5A 60 - 00 04 A6 50 - 00 04 F2 40 - 00 05 3e 30 - 00 05 8A 20 - 00 05 D6 10 - 00 06 22 00 - 00 06 6D F0 - 00 06 B9 E0 - 00 07 05 D0 - 00 07 51 C0 - 00 07 9D B0 - 00 07 E9 A0 - 00 08 35 90 - 00 08 81 80 - 00 08 CD 70 - 00 09 19 60 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 09 65 50 - 00 09 B1 40 - 00 09 Fd 30 - 00 0A 49 20 - 00 0A 95 10 - 00 0A E1 00 - 00 0B 2C F0 - 00 0B 78 E0 - 00 0B C4 D0 - 00 0C 10 C0 - 00 0C 5C B0 - 00 0C A8 A0 - 00 0C F4 90 - 00 0D 40 80 - 00 0D 8C 70 - 00 0D D8 60 - 00 0E 24 50 - 00 0E 70 40 - 00 0E BC 30 - 00 0F 08 20 - 00 0F 54 10 - 00 0F A0 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Invalid_RD_CLK_Max_P' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },

            # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
            #--------------#cycle1------------------
            0.4 => {
                cmd =>
'41 - 00 - 9F - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01 - 10 00 00 01',
                descr => 'Mode: Mode_InitTest_2x'
            },

            0.5 => {
                cmd =>
'42 - 00 - 9F - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0 - 00 0f ff f0',
                descr => 'Ctrl: Set_CI_Bit_2x'
            },
            0.6 => {
                cmd =>
'43 - 00 - 9F - 00 00 33 40 - 00 00 7F 30 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 01 FA E0 - 00 02 46 D0 - 00 02 92 C0 - 00 02 DE B0 - 00 03 2A A0 - 00 03 76 90 - 00 03 C2 80 - 00 04 0E 70 - 00 04 5A 60 - 00 04 A6 50 - 00 04 F2 40 - 00 05 3e 30 - 00 05 8A 20 - 00 05 D6 10 - 00 06 22 00 - 00 06 6D F0 - 00 06 B9 E0 - 00 07 05 D0 - 00 07 51 C0 - 00 07 9D B0 - 00 07 E9 A0 - 00 08 35 90 - 00 08 81 80 - 00 08 CD 70 - 00 09 19 60 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 09 65 50 - 00 09 B1 40 - 00 09 Fd 30 - 00 0A 49 20 - 00 0A 95 10 - 00 0A E1 00 - 00 0B 2C F0 - 00 0B 78 E0 - 00 0B C4 D0 - 00 0C 10 C0 - 00 0C 5C B0 - 00 0C A8 A0 - 00 0C F4 90 - 00 0D 40 80 - 00 0D 8C 70 - 00 0D D8 60 - 00 0E 24 50 - 00 0E 70 40 - 00 0E BC 30 - 00 0F 08 20 - 00 0F 54 10 - 00 0F A0 00 - 00 00 33 40 - 00 00 7F 30 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 01 FA E0 - 00 02 46 D0 - 00 02 92 C0 - 00 02 DE B0 - 00 03 2A A0 - 00 03 76 90 - 00 03 C2 80 - 00 04 0E 70 - 00 04 5A 60 - 00 04 A6 50 - 00 04 F2 40 - 00 05 3e 30 - 00 05 8A 20 - 00 05 D6 10 - 00 06 22 00 - 00 06 6D F0 - 00 06 B9 E0 - 00 07 05 D0 - 00 07 51 C0 - 00 07 9D B0 - 00 07 E9 A0 - 00 08 35 90 - 00 08 81 80 - 00 08 CD 70 - 00 09 19 60 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 09 65 50 - 00 09 B1 40 - 00 09 Fd 30 - 00 0A 49 20 - 00 0A 95 10 - 00 0A E1 00 - 00 0B 2C F0 - 00 0B 78 E0 - 00 0B C4 D0 - 00 0C 10 C0 - 00 0C 5C B0 - 00 0C A8 A0 - 00 0C F4 90 - 00 0D 40 80 - 00 0D 8C 70 - 00 0D D8 60 - 00 0E 24 50 - 00 0E 70 40 - 00 0E BC 30 - 00 0F 08 20 - 00 0F 54 10 - 00 0F A0 00 - 00 00 33 40 - 00 00 7F 30 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 01 FA E0 - 00 02 46 D0 - 00 02 92 C0 - 00 02 DE B0 - 00 03 2A A0 - 00 03 76 90 - 00 03 C2 80 - 00 04 0E 70 - 00 04 5A 60 - 00 04 A6 50 - 00 04 F2 40 - 00 05 3e 30 - 00 05 8A 20 - 00 05 D6 10 - 00 06 22 00 - 00 06 6D F0 - 00 06 B9 E0 - 00 07 05 D0 - 00 07 51 C0 - 00 07 9D B0 - 00 07 E9 A0 - 00 08 35 90 - 00 08 81 80 - 00 08 CD 70 - 00 09 19 60 - 00 00 CB 20 - 00 01 17 10 - 00 01 63 00 - 00 01 AE f0 - 00 09 65 50 - 00 09 B1 40 - 00 09 Fd 30 - 00 0A 49 20 - 00 0A 95 10 - 00 0A E1 00 - 00 0B 2C F0 - 00 0B 78 E0 - 00 0B C4 D0 - 00 0C 10 C0 - 00 0C 5C B0 - 00 0C A8 A0 - 00 0C F4 90 - 00 0D 40 80 - 00 0D 8C 70 - 00 0D D8 60 - 00 0E 24 50 - 00 0E 70 40 - 00 0E BC 30 - 00 0F 08 20 - 00 0F 54 10 - 00 0F A0 00',
                descr => 'Data: Set_CI_Bit_2x'
            },

        },
    },

    #***************************************************************************************
    'Auxillary_DebugDataCheck_InitFault_P' => {    # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_CRC_DIST_SMA720P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH1_CRC_DIST_SMA760M' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_ReadSenData_CH2_SID_90ms_SMA720P' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 F0 23 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH2_SMA760P_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_CONFIG1_Filtr_CH2_SMA760P_3x' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },     #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },             #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00',      descr => 'module_0: Set Frame Pattern' },          #RD_SEN_DataCH1_SID
                                                                                                             # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_BITE1_CRC_SMA760M_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 10 - 10 00 00 10 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40', descr => 'Mode: Mode_InitTest_3x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },

        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_BITE1_CRC_SMA760M_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 =>
              { cmd => '41 - 00 - 0F - 10 00 00 10 - 10 00 00 10 - 10 00 00 01 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40', descr => 'Mode: Mode_InitTest_3x' },

            0.6 =>
              { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 0F FF F0 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 =>
              { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },

        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_BITE1_CRC_SMA760M_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },            #
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_BITE1_CRC_SMA760M_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_BITE2_CRC_SMA760M_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 10 - 10 00 00 10 - 10 00 00 42 - 10 00 00 10 - 10 00 00 10 - 10 00 00 42 - 10 00 00 10 - 10 00 00 10 - 10 00 00 42 - 10 00 00 10 - 10 00 00 10 - 10 00 00 42 - 10 00 00 10 - 10 00 00 10 - 10 00 00 42', descr => 'Mode: Mode_InitTest_3x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh2_BITE2_CRC_SMA760M_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 10 - 10 00 00 10 - 10 00 00 42 - 10 00 00 10 - 10 00 00 10 - 10 00 00 42 - 10 00 00 10 - 10 00 00 10 - 10 00 00 40 - 10 00 00 10 - 10 00 00 10 - 10 00 00 42 - 10 00 00 10 - 10 00 00 10 - 10 00 00 42', descr => 'Mode: Mode_InitTest_3x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    #***************************************************************************************
    'Invalid_RD_SensorDataCh1_BITE2_CRC_SMA760M_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_BITE2_CRC_SMA760M_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh1_CRC_SMA760M_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_CRC_SMA760M_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh1_CRC_SMA760M_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_CRC_SMA760M_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh1_BITE1_CRC_SMA760P_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_BITE1_CRC_SMA760P_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh1_BITE1_CRC_SMA760P_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },
    'Invalid_RD_SensorDataCh2_BITE1_CRC_SMA760P_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_BITE2_CRC_SMA760P_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },
    'Invalid_RD_SensorDataCh1_BITE2_CRC_SMA760P_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh1_BITE2_CRC_SMA760P_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_BITE2_CRC_SMA760P_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    # 'Invalid_RD_SensorDataCh2_BITE1_CRC_SMA760P_check_2x'  =>  {
    # ***************************************************************************************
    # 'CMD_sequence' => {
    #Configure SPI trigger to CG904 Master Asic
    # 0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' } ,
    # 0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
    # 0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} ,
    # 0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
    # --------------#cycle1------------------
    # 0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

    # 0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
    # 0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

    # 0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
    # 0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits
    # 1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} ,
    # 1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time

    # },
    # },

    'Invalid_RD_SensorDataCh1_CRC_SMA760P_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_CRC_SMA760P_check_3x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh1_CRC_SMA760P_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 32 - 10 00 00 05 - 10 00 00 3E - 10 00 00 32 - 10 00 00 05 - 10 00 00 3E - 10 00 00 32 - 10 00 00 05 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E', descr => 'Mode: Mode_InitTest_2x' },
            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Invalid_RD_SensorDataCh2_CRC_SMA760P_check_2x' => {

        #***************************************************************************************
        'CMD_sequence' => {

            # #Configure SPI trigger to CG904 Master Asic
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' },
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' },
            0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  ' },
            0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },

            #--------------#cycle1------------------
            0.5 => { cmd => '41 - 00 - 0F - 10 00 00 32 - 10 00 00 05 - 10 00 00 3E - 10 00 00 32 - 10 00 00 05 - 10 00 00 3E - 10 00 00 32 - 10 00 00 05 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E - 10 00 00 25 - 10 00 00 01 - 10 00 00 3E', descr => 'Mode: Mode_InitTest_2x' },

            0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Ctrl: Set_CI_Bit_2x' },
            0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'Data: Set_CI_Bit_2x' },

            0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904' },        #CS
            0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as
            1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern' },
            1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' },    # Pre-Trigger time

        },
    },

    'Valid_FOC_AVG_CH1_SMA_MaxMinus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH1_SMA_Max_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_AVG_CH1_SMA_Maxplus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 80', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH1_SMA_Min_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_AVG_CH1_SMA_MinMinus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 80', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_FOC_AVG_CH1_SMA_MinPlus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_MaxMinus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_Max_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_AVG_CH2_SMA_Maxplus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 80', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_Min_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_AVG_CH2_SMA_MinMinus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 80', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_MinPlus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH1_SMA_MaxMinus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH1_SMA_Max_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_AVG_CH1_SMA_Maxplus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 80', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH1_SMA_Min_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_AVG_CH1_SMA_MinMinus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 80', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH1_SMA_MinPlus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_MaxMinus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 7F C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_Max_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 80 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_AVG_CH2_SMA_Maxplus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 80 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_Min_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F 80 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_AVG_CH2_SMA_MinMinus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F 7F C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_MinPlus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F 80 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_MaxMinus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_Max_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_Maxplus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_Min_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_MinMinus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_MinPlus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH2_SMA_MaxMinus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH2_SMA_Max_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH2_SMA_Maxplus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH2_SMA_Min_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH2_SMA_MinMinus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH2_SMA_MinPlus1_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_MaxMinus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_Max_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_Maxplus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_Min_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_MinMinus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F C0', descr => 'module_0: Write FIFO data' },
        },
    },
    'Invalid_FOC_PEAK_CH1_SMA_MinPlus1_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },           #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                   #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },       #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },               # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },            # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },    # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH1_SMA_Middle_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },             #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_Middle_M' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },             #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH1_SMA_Middle_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },             #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },
    'Valid_FOC_AVG_CH2_SMA_Middle_P' => {
        'CMD_sequence' => {
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA760' },             #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  #RD_SEN_DataCH1_SID
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 3E 80', descr => 'module_0: Write FIFO data' },
        },
    },

    ##############################################################################################################################################################################
##############Main Ch1 peak###################################################################################################################################################

    'Invalid_BITE1_PEAK_CH1_SMA_MaxMinus1_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 27 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_Max_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 28 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_Maxplus1_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 06 28 40', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_Min_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D 68 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_MinMinus1_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D 67 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_MinPlus1_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0D 68 40', descr => 'module_0: Write FIFO data' },
        },
    },

    ############################################################################################################################################################################
    #######CH2 MAIN PEAK#########################################################################################################################################################

    'Invalid_BITE1_PEAK_CH2_SMA_MaxMinus1_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 8F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH2_SMA_Max_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 90 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH2_SMA_MaxPlus1_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 90 40', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH2_SMA_Min_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 09 D0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH2_SMA_MinMinus1_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 09 CF C0', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH2_SMA_MinPlus1_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 09 D0 40', descr => 'module_0: Write FIFO data' },
        },
    },

    ############################################################################################################################################################################
    #PLAUSI CH1 MAIN PEAK#######################################################################################################################################################

    'Invalid_BITE1_PEAK_CH1_SMA_MaxMinus1_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },    #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },            #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },         #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 28', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 9B C0', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_Max_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 28', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 9C 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_Maxplus1_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 28', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 05 9C 40', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_Min_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 28', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0C DC 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_MinMinus1_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 28', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0C DB C0', descr => 'module_0: Write FIFO data' },
        },
    },

    'Invalid_BITE1_PEAK_CH1_SMA_MinPlus1_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 0A 28', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0C DC 40', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_BITE1_AVG_CH1_SMA_within_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 A9 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_BITE1_AVG_CH2_SMA_within_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 2 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 30 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_BITE1_AVG_CH1_SMA_within_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 45 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_BITE1_AVG_CH2_SMA_within_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 B0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 2 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B C0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_BITE2_AVG_CH1_SMA_within_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 48 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_BITE2_AVG_CH2_SMA_within_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 2 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 01 C0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_BITE2_AVG_CH1_SMA_within_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E B0 00', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_FOC_AVG_CH1_SMA_within_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_FOC_AVG_CH2_SMA_within_M' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 2 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_FOC_AVG_CH1_SMA_within_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 40', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_FOC_AVG_CH2_SMA_within_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 01 88',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 2 bits
            2.4 => { cmd => '64 - 00 - 00 00 C3 50',      descr => 'pretrigger_0: Pre-Trigger active for 50ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 3E 80', descr => 'module_0: Write FIFO data' },
        },
    },

    'Valid_BITE2_AVG_CH2_SMA_within_P' => {

        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH2_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 01 4C',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 2 bits
            2.4 => { cmd => '64 - 00 - 00 00 FD E8',      descr => 'pretrigger_0: Pre-Trigger active for 65ms' },    # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 90 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_FOC_OFF_SMA760M_3x' => {                                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 3D F0',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 27 10',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },      # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 18 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_Invalid_FOC_OFF_SMA760P_3x' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10',      descr => 'pretrigger_0: Set SPI1 CS for SMA600' },         #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF',      descr => 'pretrigger_0: Set Frame Mask' },                 # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 0D E4',      descr => 'pretrigger_0: Set Frame Pattern' },              # Read Sensor Data channel 1 bits
            2.4 => { cmd => '64 - 00 - 00 00 27 10',      descr => 'pretrigger_0: Pre-Trigger active for 1s' },      # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01',      descr => 'module_0: Trigger only by pre trigger 1' },      # Trigger condition
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_YawRate_SensorData_Reference' => {                                                                        # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 01 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 01 - D0 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 06 1A 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 08 C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_AccXLgChl_SensorData_2g_900ms' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 01 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 01 - 70 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 02 71 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_AccXLgChl_SensorData_0_5_0_9g_900_900ms' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 05 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 05 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 05 - 70 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 05 - 02 - 40 0D BB A0 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 05 - 02 - 00 0F FF F0 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 05 - 02 - 00 00 9C 40 - 00 01 32 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_AccYLgChl_SensorData_4g_900ms' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 02 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 02 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 02 - 60 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 02 - 01 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 02 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 02 - 01 - 00 04 E2 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_AccYLgChl_SensorData_0_7_0_8g_900_900ms' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 02 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 02 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 02 - 60 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 02 - 02 - 40 0D BB A0 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 02 - 02 - 00 0F FF F0 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 02 - 02 - 00 00 DA C0 - 00 00 FA 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_AccZLgChl_SensorData_3g_900ms' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 06 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 06 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 06 - F0 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 06 - 01 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 06 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 06 - 01 - 00 03 A9 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_AccZLgChl_SensorData_0_3_0_6g_900_900ms' => {                                                             # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 06 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 06 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 06 - F0 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 06 - 02 - 40 0D BB A0 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 06 - 02 - 00 0F FF F0 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 06 - 02 - 00 00 5D C0 - 00 00 BB 80', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_MChl_SensorData_4g_900ms' => {                                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 32 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_YawRateLfChl_SensorData_120GPS_900ms' => {                                                                # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 03 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 03 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 03 - D0 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 03 - 01 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 03 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 03 - 01 - 00 02 EE 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_YawRateLfChl_SensorData_120GPS_900_900ms' => {                                                            # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 03 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 03 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 03 - D0 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 03 - 02 - 40 0D BB A0 - 40 0D BB A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 03 - 02 - 00 0F FF F0 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 03 - 02 - 00 02 EE 00 - 00 02 EE 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_RollRateLfChl_SensorData_105GPS_150ms' => {                                                               # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 07 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 07 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 07 - 50 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 07 - 01 - 40 02 49 F0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 07 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 07 - 01 - 00 02 90 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_RollRateLfChl_SensorData_100GPS_900_500ms' => {                                                           # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 07 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 07 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 07 - 50 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 07 - 02 - 40 0D BB A0 - 40 07 A1 20', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 07 - 02 - 00 0F FF F0 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 07 - 02 - 00 02 71 00 - 00 02 71 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_PitchRateLfChl_SensorData_101GPS_150ms' => {                                                              # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 08 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 08 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 08 - 90 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 08 - 01 - 40 02 49 F0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 08 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 08 - 01 - 00 02 77 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_PitchRateLfChl_SensorData_101GPS_900_500ms' => {                                                          # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 08 - 00 10 00 08', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 08 - F8 00 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 08 - 90 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 08 - 02 - 40 0D BB A0 - 40 02 49 F0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 08 - 02 - 00 0F FF F0 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 08 - 02 - 00 02 77 40 - 00 02 77 40', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_Smach2_SensorData_Reference' => {                                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 04 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 04 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 04 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 04 - 02 - 40 07 A1 20- 40 07 A1 20', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 04 - 02 - 00 0F FF F0- 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 04 - 02 - 00 00 32 00- 00 00 3F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_Smach2_900ms_SensorData_Reference' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 04 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 04 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 04 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 04 - 02 - 40 07 A1 20- 40 07 A1 20', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 04 - 02 - 00 0F FF F0- 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 04 - 02 - 00 00 32 00- 00 00 3F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_Smach1_900ms_SensorData_Reference' => {                                                                   # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 02 - 40 07 A1 20- 40 07 A1 20', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 02 - 00 0F FF F0- 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 02 - 00 00 32 00- 00 00 3F C0', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_Smach2_P_SensorData_Reference' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 04 93 E0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 32 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_Smach1_SensorData_Reference' => {                                                                         # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 02 - 40 04 93 E0 - 40 04 93 E0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 02 - 00 0F FF F0 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 02 - 00 00 32 00 - 00 00 32 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Valid_Smach1_P_SensorData_Reference' => {                                                                       # check the Invalid RD_SERIAL_NO INIT Fault

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760' },                  #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          #10 bits for instruction
            1.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       #RD_SEN_DataCH1_SID

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 02 49 F0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 32 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_M0' => {                                                                             # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },             #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  # RD_MON_11
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_M1' => {                                                                             # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },             #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     # make Instruction bits as 1
            1.3 => { cmd => '33 - 01 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  # RD_MON_11
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_M2' => {                                                                             # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04',      descr => 'module_0: Set SPI1 CS for SMA760' },             #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  # RD_MON_11
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0C 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_P0' => {                                                                             # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA720' },             #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  # RD_MON_11
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_P1' => {                                                                             # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA720' },             #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     # make Instruction bits as 1
            1.3 => { cmd => '33 - 01 - 80 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  # RD_MON_11
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_P2' => {                                                                             # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10',      descr => 'module_0: Set SPI1 CS for SMA720' },             #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00',      descr => 'module_0: Set Frame Mask' },                     # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00',      descr => 'module_0: Set Frame Pattern' },                  # RD_MON_11
                                                                                                                     # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0C 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_AuxilliaryDebugData_InitFlt_Check_CDClear_P' => {                                                       # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                       # RD_SEN_DataCH1

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_AuxilliaryDebugData_InitFlt_Check_CDClear_M' => {                                                       # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                       # RD_SEN_DataCH1

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

        },
    },

    #***************************************************************************************
    'Invalid_AuxilliaryDebugData_CycFlt_Check_CDClear_M' => {                                                        # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                       # RD_SEN_DataCH1

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

        },
    },

    #***************************************************************************************
    'Invalid_AuxilliaryDebugData_CycFlt_Check_CDClear_M2' => {                                                       # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660' },                  #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          # make Instruction bits as 1
            1.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_0: Set Frame Pattern' },                       # RD_SEN_DataCH1

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

    #***************************************************************************************
    'Invalid_AuxilliaryDebugData_CycFlt_Check_CDClear_P' => {                                                        # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660' },                  #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern' },                       # RD_SEN_DataCH1

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
        },
    },

    #***************************************************************************************
    'Invalid_AuxilliaryDebugData_CycFlt_Check_CDClear_P2' => {                                                       # check for the Invalid CRC for FOC

        #***************************************************************************************
        'CMD_sequence' => {

            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660' },                  #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask' },                          # make Instruction bits as 1
            1.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_0: Set Frame Pattern' },                       # RD_SEN_DataCH1

            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
};

#***************************************************************************************
$Defaults->{'PARA_MAP_CONF_SMA7'} = {

    'Project_Line'           => 'RT4',
    'FILTER1_RAW_CONFIGURED' => 'yes',

    #Field calibration Status NVM
    'Field_Calibration_Status_NVM_Var' => 'rb_cs7m_Smi7FieldCalibDataEe_dfst.FieldCalibStatus_u32',

    #***************************************************************************************
    'rb_cs6m_Sma6MgtState_en'                           => 'rb_cs6m_Sma6MgtState_en_U8',                              ## 42,rb_csem_CyclRTMonSma660Plausi_flt,0x0xF00049  CyclRTMonSma660Plausi
    'rb_cs6i_InitSensorData_st.MaxPeakBITE1_as16(0)(0)' => 'rb_cs6i_InitSensorData_st.MaxPeakBITE1_as16(0)(0)_U8',    ## 42,rb_csem_CyclRTMonSma660Plausi_flt,0x0xF00049  CyclRTMonSma660Plausi
    'rb_cs6i_InitSensorData_st.MinPeakBITE1_as16(0)(0)' => 'rb_cs6i_InitSensorData_st.MinPeakBITE1_as16(0)(0)_U8',    ## 42,rb_csem_CyclRTMonSma660Plausi_flt,0x0xF00049  CyclRTMonSma660Plausi

    #******************************* DTC's *************************************************
    'rb_syc_AsicIdMismatch_flt'       => '0xF00049',                                                                  # 703,rb_syc_AsicIdMismatch_flt,0xF00049  AsicIdMismatch
    'rb_csem_InitGroup1SmaMain_flt'   => '0xF00049',                                                                  # 44,rb_csem_InitGroup1Sma660Main_flt,0xF00049  InitGroup1Sma660Main
    'rb_csem_InitGroup1SmaPlausi_flt' => '0xF00049',                                                                  # 45,rb_csem_InitGroup1Sma660Plausi_flt,0xF00049  InitGroup1Sma660Plausi
    'rb_csem_InitGroup2SmaMain_flt'   => '0xF00049',                                                                  # 46,rb_csem_InitGroup2Sma660Main_flt,0xF00049  InitGroup2Sma660Main
    'rb_csem_InitGroup2SmaPlausi_flt' => '0xF00049',                                                                  # 47,rb_csem_InitGroup2Sma660Plausi_flt,0xF00049  InitGroup2Sma660Plausi
    'rb_csem_InitGroup3SmaMain_flt'   => '0xF00049',                                                                  # 48,rb_csem_InitGroup3Sma660Main_flt,0xF00049  InitGroup3Sma660Main
    'rb_csem_InitGroup3SmaPlausi_flt' => '0xF00049',                                                                  # 49,rb_csem_InitGroup3Sma660Plausi_flt,0xF00049  InitGroup3Sma660Plausi
    'rb_csem_InitGroup4SmaMain_flt'   => '0xF00049',                                                                  # 50,rb_csem_InitGroup4Sma660Main_flt,0x0xF00049  InitGroup4Sma660Main
    'rb_csem_InitGroup4SmaPlausi_flt' => '0xF00049',                                                                  # 51,rb_csem_InitGroup4Sma660Plausi_flt,0x0xF00049  InitGroup4Sma660Plausi
    'rb_csem_CyclRTMonSmaMain_flt'    => '0xF00049',
    'rb_csem_CyclRTMonSmaPlausi_flt'  => '0xF00049',
    'rb_spi_SpiRcvMsgCrcWrong_flt'    => '0xF00049',
    'AccXLgCh1_data_u8'               => 'rb_csem_SensorDataRT_st.ChannelValue_as16(0)_S16',

    'Trigger_Value_C'          => 140,
    'Trigger_YawRateLfChl_S16' => 'rb_cs7c_RtComRxPayload_au16(7)_S16',
    'Trigger_AccXLgChl_S16'    => 'rb_cs7c_RtComRxPayload_au16(0)_S16',

    'TempFaultQualiTimeMin_C' => 0,
    'TempFaultQualiTimeMax_C' => 20,

    #***************************** Fault Mapping *******************************************
    'AsicIdMismatch_flt'        => 'rb_syc_AsicIdMismatch_flt',
    'InitGroup1_SMA_Main_flt'   => 'rb_csem_InitGroup1SmaMain_flt',
    'InitGroup1_SMA_Plausi_flt' => 'rb_csem_InitGroup1SmaPlausi_flt',
    'InitGroup2_SMA_Main_flt'   => 'rb_csem_InitGroup2SmaMain_flt',
    'InitGroup2_SMA_Plausi_flt' => 'rb_csem_InitGroup2SmaPlausi_flt',
    'InitGroup3_SMA_Main_flt'   => 'rb_csem_InitGroup3SmaMain_flt',
    'InitGroup3_SMA_Plausi_flt' => 'rb_csem_InitGroup3SmaPlausi_flt',
    'InitGroup4_SMA_Main_flt'   => 'rb_csem_InitGroup4SmaMain_flt',
    'InitGroup4_SMA_Plausi_flt' => 'rb_csem_InitGroup4SmaPlausi_flt',
    'CyclicRT_SMA_Main_flt'     => 'rb_csem_CyclRTMonSmaMain_flt',
    'CyclicRT_SMA_Plausi_flt'   => 'rb_csem_CyclRTMonSmaPlausi_flt',
    'Spi_CrcWrong_flt'          => 'rb_spi_SpiRcvMsgCrcWrong_flt',

    #rb_cs6i_InitStates_ten
    #-----------------------------------
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_CheckConfig_e,;0;CheckConfig state
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_SoftReset_e;1;soft Reset state
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_ReadSerialNumbers_e;2;Read ASIC serial numbers
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_CLossDetection_e,;3;
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_SetupRTJobs_e;4;Wait for sensor initialization
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_StoreInitOffset_e;5;Store initial offset status flags
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_FastOffsetCancellation_e;6; FOC Status Flags
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_StoreFOCCorrectedOffset_e;7;Store FOC Corrected Offset Flats
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_BuiltInSelfTest_e;8;Built intest state
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_SensorIdProgramming_e;9;Check senesor Programmed
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_SlowOffsetCancellation_e;10;Slow OffsetCancellation
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_EndOfProgramming_e;11;EOP
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_InitCompleted_e;12; INIT Completed and Preparation of steady state (real-time actions)
    #enum;rb_cs6i_InitStates_ten;rb_cs6i_Disabled_e;13;Disabled state or INIT aborted
    #-------------------------------------
    'CheckConfig_C'              => 0,
    'SoftReset_C'                => 1,
    'ReadSerialNumbers_C'        => 2,
    'CLossDetection_C'           => 3,
    'SetupRTJobs_C'              => 4,
    'StoreInitOffset_C'          => 5,
    'FastOffsetCancellation_C'   => 6,
    'StoreFOCCorrectedOffset_C'  => 7,
    'BuiltInSelfTest_C'          => 8,
    'SensorIdProgramming_C'      => 9,
    'SlowOffsetCancellation_C'   => 10,
    'EndOfProgramming_C'         => 11,
    'InitCompleted_C'            => 12,
    'Disabled_or_INIT_aborted_C' => 13,

    #    Overall Initialization state
    'rb_cs6i_InitState_Main_U8'   => 'rb_cs6i_InitState_aen(0)_U8',
    'rb_cs6i_InitState_Plausi_U8' => 'rb_cs6i_InitState_aen(1)_U8',

    #******************************************************************************
    #                               SMA Sensor Faults
    #******************************************************************************
    # the indexes for Dem_AllEventsStatusByte() array are the fault numbers,
    # which can be found in *.flt file

    # INITGroup Faults
    #---------------------
    'rb_csem_InitGroup1SmaMain_fltStatus_U8'   => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup1SmaMain_flt__)_U8',
    'rb_csem_InitGroup1SmaPlausi_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup1SmaPlausi_flt__)_U8',
    'rb_csem_InitGroup2SmaMain_fltStatus_U8'   => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup2SmaMain_flt__)_U8',
    'rb_csem_InitGroup2SmaPlausi_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup2SmaPlausi_flt__)_U8',
    'rb_csem_InitGroup3SmaMain_fltStatus_U8'   => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup3SmaMain_flt__)_U8',
    'rb_csem_InitGroup3SmaPlausi_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup3SmaPlausi_flt__)_U8',
    'rb_csem_InitGroup4SmaMain_fltStatus_U8'   => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup4SmaMain_flt__)_U8',
    'rb_csem_InitGroup4SmaPlausi_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup4SmaPlausi_flt__)_U8',

    'rb_csem_CyclRTMonSmaMain_fltStatus_U8'   => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_CyclRTMonSmaMain_flt__)_U8',
    'rb_csem_CyclRTMonSmaPlausi_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_CyclRTMonSmaPlausi_flt__)_U8',
    'rb_syc_AsicIdMismatch_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_syc_AsicIdMismatch_flt__)_U8',

    #******************************************************************************
    #                                API to Algo
    #******************************************************************************
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_MainAccX_e;0;
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_MainAccY_e;1;
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PlausiAccX_e;2;
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PlausiAccY_e;3;

    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PlausiAccZ_e;4;SMA_az_highG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccXLg_e;5;SMI_ax_lowG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccXHgMon_e;6;SMI_ax_midG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYLg_e;7;SMI_ay_lowG

    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYHgMon_e;8;SMI_ay_midG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYLgPlausi_e;9;SMI_ay_lowG_redundant
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccZLg_e;10;SMI_az_lowG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_RollRateLf_e;11;SMI_rateX

    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_YawRateLf_e;12;SMI_rateZ
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_YawRateLfPlausi_e;13;SMI_rateZ_redundant
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PitchRateLf_e;14;SMI_rateY
    #
    #AlgoDataValid
    #----------------------------------------------
    'AccXLgChl_AlgoDataValid_U8'    => 'rb_csem_SensorDataRT_st.DataValid_b32_U8',
    'AccXHgMonChl_AlgoDataValid_U8' => 'rb_csem_SensorDataRT_st.DataValid_b32_U8',
    'AccYLgChl_AlgoDataValid_U8'    => 'rb_csem_SensorDataRT_st.DataValid_b32_U8',
    'AccYHgMonChl_AlgoDataValid_U8' => 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',

    #	'AccYLgPlausiChl_AlgoDataValid_U8'   		=> 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',
    'AccZLgChl_AlgoDataValid_U8'     => 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',
    'RollRateLfChl_AlgoDataValid_U8' => 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',
    'YawRateLfChl_AlgoDataValid_U8'  => 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',

    #	'YawRateLfPlausiChl_AlgoDataValid_U8'		=> 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',
    'PitchRateLfChl_AlgoDataValid_U8' => 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',

    'SMA_SMI_Algo_data_valid_bits_U16'   => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',
    'SMA_SMI_Algo_data_valid_bits_U16_C' => '0b0101110111111111',                          #All sensor channels are configured including SMA and SMI.

    # AlgoDataValid_U16
    #----------------------------------------------
    'AccXLgChl_AlgoDataValid_U16'    => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',
    'AccXHgMonChl_AlgoDataValid_U16' => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',
    'AccYLgChl_AlgoDataValid_U16'    => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',
    'AccYHgMonChl_AlgoDataValid_U16' => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',

    #	'AccYLgPlausiChl_AlgoDataValid_U16'         => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',
    'AccZLgChl_AlgoDataValid_U16'     => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',
    'RollRateLfChl_AlgoDataValid_U16' => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',
    'YawRateLfChl_AlgoDataValid_U16'  => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',

    #	'YawRateLfPlausiChl_AlgoDataValid_U16'      => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',
    'PitchRateLfChl_AlgoDataValid_U16' => 'rb_csem_SensorDataRT_st.DataValid_b32_U16',

    #AlgoDataValid_b32.0
    #-------------------
    'AlgoDataValid_b32.0_U8'           => 'rb_csem_SensorDataRT_st.DataValid_b32_U8',
    'AccXLgChl_AlgoData_NotValid_C'    => '0bxx0xxxxx',
    'AccXLgChl_AlgoData_Valid_C'       => '0bxx1xxxxx',
    'AccXHgMonChl_AlgoData_NotValid_C' => '0bx0xxxxxx',
    'AccXHgMonChl_AlgoData_Valid_C'    => '0bx1xxxxxx',
    'AccYLgChl_AlgoData_NotValid_C'    => '0b0xxxxxxx',
    'AccYLgChl_AlgoData_Valid_C'       => '0b1xxxxxxx',

    #AlgoDataValid_b32.1
    #-------------------
    'AlgoDataValid_b32.1_U8'           => 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',
    'AccYHgMonChl_AlgoData_NotValid_C' => '0bxxxxxxx0',
    'AccYHgMonChl_AlgoData_Valid_C'    => '0bxxxxxxx1',

    #	'AccYLgPlausiChl_AlgoData_NotValid_C'    	=> '0bxxxxxx0x',
    #	'AccYLgPlausiChl_AlgoData_Valid_C'       	=> '0bxxxxxx1x',
    'AccZLgChl_AlgoData_NotValid_C'     => '0bxxxxx0xx',
    'AccZLgChl_AlgoData_Valid_C'        => '0bxxxxx1xx',
    'RollRateLfChl_AlgoData_NotValid_C' => '0bxxxx0xxx',
    'RollRateLfChl_AlgoData_Valid_C'    => '0bxxxx1xxx',
    'YawRateLfChl_AlgoData_NotValid_C'  => '0bxxx0xxxx',
    'YawRateLfChl_AlgoData_Valid_C'     => '0bxxx1xxxx',

    #	'YawRateLfPlausiChl_AlgoData_NotValid_C' 	=> '0bxx0xxxxx',
    #	'YawRateLfPlausiChl_AlgoData_Valid_C'    	=> '0bxx1xxxxx',
    'PitchRateLfChl_AlgoData_NotValid_C' => '0bx0xxxxxx',
    'PitchRateLfChl_AlgoData_Valid_C'    => '0bx1xxxxxx',

    #AlgoDataValid_b32
    #-----------------
    'AlgoDataValid_V_U32'              => 'rb_csem_SensorDataRT_st.DataValid_b32_U32',
    'MainSensor_AlgoData_NotValid_C'   => '0bxxxxxxxxxxxxxxxxx1x111X11111x100',
    'MainSensor_AlgoData_Valid_C'      => '0bxxxxxxxxxxxxxxxxx1x111X11111x111',
    'PlausiSensor_AlgoData_NotValid_C' => '0bxxxxxxxxxxxxxxxxx1x111X11110x011',
    'PlausiSensor_AlgoData_Valid_C'    => '0bxxxxxxxxxxxxxxxxx1x111X11111x111',

    #AlgoDataValid_b32
    #-----------------
    'AlgoDataValid_V' => 'rb_csem_SensorDataRT_st.DataValid_b32',

    #    YawRateLf, RollRateLfChl, AccZLgChl, AccYHgMonChl, AccYLgChl, AccXHgMonChl, AccXLgChl
    'InertialSensor1_AlgoData_NotValid_C' => '0bxxxxxxxxxxxxxxxxxxx000x0000xxxxx',
    'InertialSensor1_AlgoData_Valid_C'    => '0bxxxxxxxxxxxxxxxxxxx111x1111xxxxx',

    #    PitchRateLfChl
    'InertialSensor2_AlgoData_NotValid_C' => '0bxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxx',
    'InertialSensor2_AlgoData_Valid_C'    => '0bxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx',

    'AccXLgChl_AlgoData32_NotValid_C'      => '0bxxxxxxxxxxxxxxxxx1011101110xxxxx',
    'AllSmiChl_AlgoData32_Valid_C'         => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',
    'AccXLgChl_AlgoData32_Valid_C'         => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',
    'AccXHgMonChl_AlgoData32_NotValid_C'   => '0bxxxxxxxxxxxxxxxxx1011101101xxxxx',
    'AccXHgMonChl_AlgoData32_Valid_C'      => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',
    'AccYLgChl_AlgoData32_NotValid_C'      => '0bxxxxxxxxxxxxxxxxx1011101011xxxxx',
    'AccYLgChl_AlgoData32_Valid_C'         => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',
    'AccYHgMonChl_AlgoData32_NotValid_C'   => '0bxxxxxxxxxxxxxxxxx1011100111xxxxx',
    'AccYHgMonChl_AlgoData32_Valid_C'      => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',
    'AccZLgChl_AlgoData32_NotValid_C'      => '0bxxxxxxxxxxxxxxxxx1011001111xxxxx',
    'AccZLgChl_AlgoData32_Valid_C'         => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',
    'RollRateLfChl_AlgoData32_NotValid_C'  => '0bxxxxxxxxxxxxxxxxx1010101111xxxxx',
    'RollRateLfChl_AlgoData32_Valid_C'     => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',
    'YawRateLfChl_AlgoData32_NotValid_C'   => '0bxxxxxxxxxxxxxxxxx1001101111xxxxx',
    'YawRateLfChl_AlgoData32_Valid_C'      => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',
    'PitchRateLfChl_AlgoData32_NotValid_C' => '0bxxxxxxxxxxxxxxxxx0011101111xxxxx',
    'PitchRateLfChl_AlgoData32_Valid_C'    => '0bxxxxxxxxxxxxxxxxx1011101111xxxxx',

    'AccXLgChl_AlgoData32_NotConfig_NotValid_C'      => '0bxxxxxxxxxxxxxxxxxxx00000000xxxxx',
    'AccXLgChl_AlgoData32_NotConfig_Valid_C'         => '0bxxxxxxxxxxxxxxxxxxx11101111xxxxx',
    'AccYLgChl_AlgoData32_NotConfig_NotValid_C'      => '0bxxxxxxxxxxxxxxxxxxx00000000xxxxx',
    'AccYLgChl_AlgoData32_NotConfig_Valid_C'         => '0bxxxxxxxxxxxxxxxxxxx11101111xxxxx',
    'AccZLgChl_AlgoData32_NotConfig_NotValid_C'      => '0bxxxxxxxxxxxxxxxxxxx00000000xxxxx',
    'AccZLgChl_AlgoData32_NotConfig_Valid_C'         => '0bxxxxxxxxxxxxxxxxxxx11101111xxxxx',
    'RollRateLfChl_AlgoData32_NotConfig_NotValid_C'  => '0bxxxxxxxxxxxxxxxxxxx00000000xxxxx',
    'RollRateLfChl_AlgoData32_NotConfig_Valid_C'     => '0bxxxxxxxxxxxxxxxxxxx11101111xxxxx',
    'YawRateLfChl_AlgoData32_NotConfig_NotValid_C'   => '0bxxxxxxxxxxxxxxxxxxx00000000xxxxx',
    'YawRateLfChl_AlgoData32_NotConfig_Valid_C'      => '0bxxxxxxxxxxxxxxxxxxx11101111xxxxx',
    'PitchRateLfChl_AlgoData32_NotConfig_NotValid_C' => '0bxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxx',
    'PitchRateLfChl_AlgoData32_NotConfig_Valid_C'    => '0bxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx',

    #InertDataOverload
    #----------------------------------------------
    'AccXLgChl_InertDataOverload_U8'    => 'rb_csem_SensorDataRT_st.InertDataOverload_b32_U8',
    'AccXHgMonChl_InertDataOverload_U8' => 'rb_csem_SensorDataRT_st.InertDataOverload_b32_U8',
    'AccYLgChl_InertDataOverload_U8'    => 'rb_csem_SensorDataRT_st.InertDataOverload_b32_U8',

    'AccYHgMonChl_InertDataOverload_U8' => 'rb_csem_SensorDataRT_st.InertDataOverload_b32.1_U8',

    #	'AccYLgPlausiChl_InertDataOverload_U8'   	=> 'rb_csem_SensorDataRT_st.InertDataOverload_b32.1_U8',
    'AccZLgChl_InertDataOverload_U8'     => 'rb_csem_SensorDataRT_st.InertDataOverload_b32.1_U8',
    'RollRateLfChl_InertDataOverload_U8' => 'rb_csem_SensorDataRT_st.InertDataOverload_b32.1_U8',
    'YawRateLfChl_InertDataOverload_U8'  => 'rb_csem_SensorDataRT_st.InertDataOverload_b32.1_U8',

    #	'YawRateLfPlausiChl_InertDataOverload_U8'	=> 'rb_csem_SensorDataRT_st.InertDataOverload_b32.1_U8',
    'PitchRateLfChl_InertDataOverload_U8' => 'rb_csem_SensorDataRT_st.InertDataOverload_b32.1_U8',

    #InertDataOverload_b32.0
    #-----------------------
    'AccXLgChl_InertDataOverload_0_C'    => '0bxx0xxxxx',
    'AccXLgChl_InertDataOverload_1_C'    => '0bxx1xxxxx',
    'AccXHgMonChl_InertDataOverload_0_C' => '0bx0xxxxxx',
    'AccXHgMonChl_InertDataOverload_1_C' => '0bx1xxxxxx',
    'AccYLgChl_InertDataOverload_0_C'    => '0b0xxxxxxx',
    'AccYLgChl_InertDataOverload_1_C'    => '0b1xxxxxxx',

    #InertDataOverload_b32.1
    #-----------------------
    'AccYHgMonChl_InertDataOverload_0_C' => '0bxxxxxxx0',
    'AccYHgMonChl_InertDataOverload_1_C' => '0bxxxxxxx1',

    #	'AccYLgPlausiChl_InertDataOverload_0_C'    	=> '0bxxxxxx0x',
    #	'AccYLgPlausiChl_InertDataOverload_1_C'    	=> '0bxxxxxx1x',
    'AccZLgChl_InertDataOverload_0_C'     => '0bxxxxx0xx',
    'AccZLgChl_InertDataOverload_1_C'     => '0bxxxxx1xx',
    'RollRateLfChl_InertDataOverload_0_C' => '0bxxxx0xxx',
    'RollRateLfChl_InertDataOverload_1_C' => '0bxxxx1xxx',
    'YawRateLfChl_InertDataOverload_0_C'  => '0bxxx0xxxx',
    'YawRateLfChl_InertDataOverload_1_C'  => '0bxxx1xxxx',

    #	'YawRateLfPlausiChl_InertDataOverload_0_C' 	=> '0bxx0xxxxx',
    #	'YawRateLfPlausiChl_InertDataOverload_1_C' 	=> '0bxx1xxxxx',
    'PitchRateLfChl_InertDataOverload_0_C' => '0bx0xxxxxx',
    'PitchRateLfChl_InertDataOverload_1_C' => '0bx1xxxxxx',

    # SensorDataComFaultRT (requirement from Toyota, related to CRC fault)
    #----------------------------------------------
    'AccXLgChl_SensorDataComFaultRT_U8'    => 'rb_csem_SensorDataComFaultRT_b32_U8',
    'AccXHgMonChl_SensorDataComFaultRT_U8' => 'rb_csem_SensorDataComFaultRT_b32_U8',
    'AccYLgChl_SensorDataComFaultRT_U8'    => 'rb_csem_SensorDataComFaultRT_b32_U8',

    'AccYHgMonChl_SensorDataComFaultRT_U8' => 'rb_csem_SensorDataComFaultRT_b32.1_U8',

    #	'AccYLgPlausiChl_SensorDataComFaultRT_U8'   	=> 'rb_csem_SensorDataComFaultRT_b32.1_U8',
    'AccZLgChl_SensorDataComFaultRT_U8'     => 'rb_csem_SensorDataComFaultRT_b32.1_U8',
    'RollRateLfChl_SensorDataComFaultRT_U8' => 'rb_csem_SensorDataComFaultRT_b32.1_U8',
    'YawRateLfChl_SensorDataComFaultRT_U8'  => 'rb_csem_SensorDataComFaultRT_b32.1_U8',

    #	'YawRateLfPlausiChl_SensorDataComFaultRT_U8'	=> 'rb_csem_SensorDataComFaultRT_b32.1_U8',
    'PitchRateLfChl_SensorDataComFaultRT_U8' => 'rb_csem_SensorDataComFaultRT_b32.1_U8',

    #SensorDataComFaultRT_b32.0
    #-----------------------
    'AccXLgChl_SensorDataComFaultRT_0_C'    => '0bxx0xxxxx',
    'AccXLgChl_SensorDataComFaultRT_1_C'    => '0bxx1xxxxx',
    'AccXHgMonChl_SensorDataComFaultRT_0_C' => '0bx0xxxxxx',
    'AccXHgMonChl_SensorDataComFaultRT_1_C' => '0bx1xxxxxx',
    'AccYLgChl_SensorDataComFaultRT_0_C'    => '0b0xxxxxxx',
    'AccYLgChl_SensorDataComFaultRT_1_C'    => '0b1xxxxxxx',

    #SensorDataComFaultRT_b32.1
    #-----------------------
    'AccYHgMonChl_SensorDataComFaultRT_0_C' => '0bxxxxxxx0',
    'AccYHgMonChl_SensorDataComFaultRT_1_C' => '0bxxxxxxx1',

    #	'AccYLgPlausiChl_SensorDataComFaultRT_0_C'    	=> '0bxxxxxx0x',
    #	'AccYLgPlausiChl_SensorDataComFaultRT_1_C'    	=> '0bxxxxxx1x',
    'AccZLgChl_SensorDataComFaultRT_0_C'     => '0bxxxxx0xx',
    'AccZLgChl_SensorDataComFaultRT_1_C'     => '0bxxxxx1xx',
    'RollRateLfChl_SensorDataComFaultRT_0_C' => '0bxxxx0xxx',
    'RollRateLfChl_SensorDataComFaultRT_1_C' => '0bxxxx1xxx',
    'YawRateLfChl_SensorDataComFaultRT_0_C'  => '0bxxx0xxxx',
    'YawRateLfChl_SensorDataComFaultRT_1_C'  => '0bxxx1xxxx',

    #	'YawRateLfPlausiChl_SensorDataComFaultRT_0_C' 	=> '0bxx0xxxxx',
    #	'YawRateLfPlausiChl_SensorDataComFaultRT_1_C' 	=> '0bxx1xxxxx',
    'PitchRateLfChl_SensorDataComFaultRT_0_C' => '0bx0xxxxxx',
    'PitchRateLfChl_SensorDataComFaultRT_1_C' => '0bx1xxxxxx',

    #******************************************************************************
    #                            API to Customer
    #******************************************************************************
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXLg_e;0;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXHgMon_e;1;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLg_e;2;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYHgMon_e;3;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLgPlausi_e;4;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccZLg_e;5;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollRateLf_e;6;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLf_e;7;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLfPlausi_e;8;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchRateLf_e;9;
    #
    #   ChlState API to Customer
    #---------------------------
    'AccXLgChl_State_U8'    => 'rb_cs7m_ChlState_aen(0)_U8',
    'AccXHgMonChl_State_U8' => 'rb_cs7m_ChlState_aen(1)_U8',
    'AccYLgChl_State_U8'    => 'rb_cs7m_ChlState_aen(2)_U8',
    'AccYHgMonChl_State_U8' => 'rb_cs7m_ChlState_aen(3)_U8',

    #	'AccYLgPlausiChl_State_U8'			=> 'rb_cs7m_ChlState_aen(4)_U8',
    'AccZLgChl_State_U8'     => 'rb_cs7m_ChlState_aen(5)_U8',
    'RollRateLfChl_State_U8' => 'rb_cs7m_ChlState_aen(6)_U8',
    'YawRateLfChl_State_U8'  => 'rb_cs7m_ChlState_aen(7)_U8',

    #	'YawRateLfPlausiChl_State_U8'       => 'rb_cs7m_ChlState_aen(8)_U8',
    'PitchRateLfChl_State_U8' => 'rb_cs7m_ChlState_aen(9)_U8',

    'AccXLgChl_State_V'    => 'rb_cs7m_ChlState_aen(0)',
    'AccXHgMonChl_State_V' => 'rb_cs7m_ChlState_aen(1)',
    'AccYLgChl_State_V'    => 'rb_cs7m_ChlState_aen(2)',
    'AccYHgMonChl_State_V' => 'rb_cs7m_ChlState_aen(3)',

    #	'AccYLgPlausiChl_State_V'   		=> 'rb_cs7m_ChlState_aen(4)',
    'AccZLgChl_State_V'     => 'rb_cs7m_ChlState_aen(5)',
    'RollRateLfChl_State_V' => 'rb_cs7m_ChlState_aen(6)',
    'YawRateLfChl_State_V'  => 'rb_cs7m_ChlState_aen(7)',

    #	'YawRateLfPlausiChl_State_V'		=> 'rb_cs7m_ChlState_aen(8)',
    'PitchRateLfChl_State_V' => 'rb_cs7m_ChlState_aen(9)',

    #enum;rb_csem_ChannelState_ten;rb_csem_ChlInitInProgress_e;0;Channel initialization in progress
    #enum;rb_csem_ChannelState_ten;rb_csem_ChlNotConfigured_e;1;Channel not configured
    #enum;rb_csem_ChannelState_ten;rb_csem_ChlOk_e;2;Channel OK
    #enum;rb_csem_ChannelState_ten;rb_csem_ChlTemporaryError_e;3;Channel temporary error (out of spec)
    #enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorDueSensorErr_e;4;Channel permanent error (sensor perm flt)
    #enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorCyclThisPOC_e;5;Channel permanent error (cyclic this POC)
    #enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorCyclPrevPOC_e;6;Channel permanent error (cyclic prev POC)
    #enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorDueExtReq_e;7;Channel permanent error (external request, e.g. ASI)
    #enum;rb_csem_ChannelState_ten;rb_csem_ChlNotSupported_e;8;Channel is not supported
    #
    # Internal customer fault status
    'ChlInitInProgress_C'        => 0,
    'ChlNotConfigured_C'         => 1,
    'ChlOk_C'                    => 2,
    'ChlTemporaryError_C'        => 3,
    'ChlPermErrorDueSensorErr_C' => 4,
    'ChlPermErrorCyclThisPOC_C'  => 5,
    'ChlPermErrorCyclPrevPOC_C'  => 6,
    'ChlPermErrorDueExtReq_C'    => 7,
    'ChlNotSupported_C'          => 8,

    # Mapping for customer fault status on CAN
    'ChlInitInProgressCAN_C'        => 0,
    'ChlNotConfiguredCAN_C'         => 1,
    'ChlOkCAN_C'                    => 2,
    'ChlTemporaryErrorCAN_C'        => 3,
    'ChlPermErrorDueSensorErrCAN_C' => 3,
    'ChlPermErrorCyclThisPOCCAN_C'  => 3,
    'ChlPermErrorCyclPrevPOCCAN_C'  => 3,
    'ChlPermErrorDueExtReqCAN_C'    => 3,
    'ChlNotSupportedCAN_C'          => 1,

    # Mapping for customer fault status signal name on CAN
    'VDS_LinearSignalStatus'  => 'VDS_CANFDLinearSignalStatus',
    'VDS_LateralSignalStatus' => 'VDS_CANFDLateralSignalStatus',
    'VDS_HeaveSignalStatus'   => 'VDS_CANFDHeaveSignalStatus',
    'VDS_YawSignalStatus'     => 'VDS_CANFDYawSignalStatus',
    'VDS_RollSignalStatus'    => 'VDS_CANFDRollSignalStatus',
    'VDS_PitchSignalStatus'   => 'VDS_CANFDPitchSignalStatus',

    # Mapping for customer signal name on CAN
    'VDS_LinearSignalData'  => 'VDS_CANFDLinearSignalData',
    'VDS_LateralSignalData' => 'VDS_CANFDLateralSignalData',
    'VDS_HeaveSignalData'   => 'VDS_CANFDHeaveSignalData',
    'VDS_YawSignalData'     => 'VDS_CANFDYawSignalData',
    'VDS_RollSignalData'    => 'VDS_CANFDRollSignalData',
    'VDS_PitchSignalData'   => 'VDS_CANFDPitchSignalData',

    # VDS CAN signal evaluation
    'AccValue_C'        => 20000,    #5000Lsb/g in CA project
    'RateValue_C'       => 12000,    #100grad/s in CA project
                                     # 'RateValue_C' => 20000, #100grad/s in CA project
    'RateValue_Init_C'  => 20000,    #100grad/s in CA project
    'AccValue_Init_C'   => 4000,     #100grad/s in CA project
    'Sample_Cnt'        => 501,      #Sample Count for 500ms
    'Sample_Cnt_Steady' => 900,      #Sample Count for 900ms

    #enum;rb_sfh_FilterChlList_ten;rb_sfh_AccXLg15HzCS_e;0;
    #enum;rb_sfh_FilterChlList_ten;rb_sfh_AccYLg15HzCS_e;1;
    #enum;rb_sfh_FilterChlList_ten;rb_sfh_AccZLg15HzCS_e;2;
    #enum;rb_sfh_FilterChlList_ten;rb_sfh_RollRate15HzCS_e;3;
    #enum;rb_sfh_FilterChlList_ten;rb_sfh_PitchRate15HzCS_e;4;
    #enum;rb_sfh_FilterChlList_ten;rb_sfh_YawRate15HzCS_e;5;
    #
    #   ChlState API to Customer CAN interface
    #-----------------------------------------
    'AccXLgChl_State_sfh_U8'      => 'rb_sfh_SensChlState_aen(0)_U8',
    'AccYLgChl_State_sfh_U8'      => 'rb_sfh_SensChlState_aen(1)_U8',
    'AccZLgChl_State_sfh_U8'      => 'rb_sfh_SensChlState_aen(2)_U8',
    'RollRateLfChl_State_sfh_U8'  => 'rb_sfh_SensChlState_aen(3)_U8',
    'PitchRateLfChl_State_sfh_U8' => 'rb_sfh_SensChlState_aen(4)_U8',
    'YawRateLfChl_State_sfh_U8'   => 'rb_sfh_SensChlState_aen(5)_U8',

    'AccXLgChl_OutputBuffer_sfh_S16'      => 'rb_sfh_OutputBuffer_s16(0)_S16',
    'AccYLgChl_OutputBuffer_sfh_S16'      => 'rb_sfh_OutputBuffer_s16(1)_S16',
    'AccZLgChl_OutputBuffer_sfh_S16'      => 'rb_sfh_OutputBuffer_s16(2)_S16',
    'RollRateLfChl_OutputBuffer_sfh_S16'  => 'rb_sfh_OutputBuffer_s16(3)_S16',
    'PitchRateLfChl_OutputBuffer_sfh_S16' => 'rb_sfh_OutputBuffer_s16(4)_S16',
    'YawRateLfChl_OutputBuffer_sfh_S16'   => 'rb_sfh_OutputBuffer_s16(5)_S16',

    #******************************************************************************
    #                          Sensor channels
    #******************************************************************************
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXLg_e;0;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXHgMon_e;1;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLg_e;2;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYHgMon_e;3;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLgPlausi_e;4;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccZLg_e;5;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollRateLf_e;6;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLf_e;7;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLfPlausi_e;8;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchRateLf_e;9;
    #
    #   RawData_U8
    #-------------
    'AccXLgChl_RawData_U8'    => 'rb_cs7c_RtComRxPayload_au16(0)_U8',
    'AccXHgMonChl_RawData_U8' => 'rb_cs7c_RtComRxPayload_au16(1)_U8',
    'AccYLgChl_RawData_U8'    => 'rb_cs7c_RtComRxPayload_au16(2)_U8',
    'AccYHgMonChl_RawData_U8' => 'rb_cs7c_RtComRxPayload_au16(3)_U8',

    #	'AccYLgPlausiChl_RawData_U8'   		=> 'rb_cs7c_RtComRxPayload_au16(4)_U8',
    'AccZLgChl_RawData_U8'     => 'rb_cs7c_RtComRxPayload_au16(5)_U8',
    'RollRateLfChl_RawData_U8' => 'rb_cs7c_RtComRxPayload_au16(6)_U8',
    'YawRateLfChl_RawData_U8'  => 'rb_cs7c_RtComRxPayload_au16(7)_U8',

    #	'YawRateLfPlausiChl_RawData_U8'     => 'rb_cs7c_RtComRxPayload_au16(8)_U8',
    'PitchRateLfChl_RawData_U8' => 'rb_cs7c_RtComRxPayload_au16(9)_U8',
    #
    #   RawData_U16
    #--------------
    'AccXLgChl_RawData_S16'    => 'rb_cs7c_RtComRxPayload_au16(0)_S16',
    'AccXHgMonChl_RawData_S16' => 'rb_cs7c_RtComRxPayload_au16(1)_S16',
    'AccYLgChl_RawData_S16'    => 'rb_cs7c_RtComRxPayload_au16(2)_S16',
    'AccYHgMonChl_RawData_S16' => 'rb_cs7c_RtComRxPayload_au16(3)_S16',

    #	'AccYLgPlausiChl_RawData_S16'   	=> 'rb_cs7c_RtComRxPayload_au16(4)_S16',
    'AccZLgChl_RawData_S16'     => 'rb_cs7c_RtComRxPayload_au16(5)_S16',
    'RollRateLfChl_RawData_S16' => 'rb_cs7c_RtComRxPayload_au16(6)_S16',
    'YawRateLfChl_RawData_S16'  => 'rb_cs7c_RtComRxPayload_au16(7)_S16',

    #	'YawRateLfPlausiChl_RawData_S16'   	=> 'rb_cs7c_RtComRxPayload_au16(8)_S16',
    'PitchRateLfChl_RawData_S16' => 'rb_cs7c_RtComRxPayload_au16(9)_S16',
    #
    #	RawData_V
    #------------
    'AccXLgChl_RawData_V'    => 'rb_cs7c_RtComRxPayload_au16(0)',
    'AccXHgMonChl_RawData_V' => 'rb_cs7c_RtComRxPayload_au16(1)',
    'AccYLgChl_RawData_V'    => 'rb_cs7c_RtComRxPayload_au16(2)',
    'AccYHgMonChl_RawData_V' => 'rb_cs7c_RtComRxPayload_au16(3)',

    #	'AccYLgPlausiChl_RawData_V'   		=> 'rb_cs7c_RtComRxPayload_au16(4)',
    'AccZLgChl_RawData_V'     => 'rb_cs7c_RtComRxPayload_au16(5)',
    'RollRateLfChl_RawData_V' => 'rb_cs7c_RtComRxPayload_au16(6)',
    'YawRateLfChl_RawData_V'  => 'rb_cs7c_RtComRxPayload_au16(7)',

    #	'YawRateLfPlausiChl_RawData_V'  	=> 'rb_cs7c_RtComRxPayload_au16(8)',
    'PitchRateLfChl_RawData_V' => 'rb_cs7c_RtComRxPayload_au16(9)',

    #	 Processed data for Algo
    #---------------------------
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccXLg_e;5;SMI_ax_lowG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccXHgMon_e;6;SMI_ax_midG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYLg_e;7;SMI_ay_lowG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYHgMon_e;8;SMI_ay_midG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYLgPlausi_e;9;SMI_ay_lowG_redundant
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccZLg_e;10;SMI_az_lowG
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_RollRateLf_e;11;SMI_rateX
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_YawRateLf_e;12;SMI_rateZ
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_YawRateLfPlausi_e;13;SMI_rateZ_redundant
    #enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PitchRateLf_e;14;SMI_rateY
    #
    'AccXLgChl_NhtsaData_S16'    => 'rb_csem_SensorDataRT_st.ChannelValue_as16(5)_S16',
    'AccXHgMonChl_NhtsaData_S16' => 'rb_csem_SensorDataRT_st.ChannelValue_as16(6)_S16',
    'AccYLgChl_NhtsaData_S16'    => 'rb_csem_SensorDataRT_st.ChannelValue_as16(7)_S16',
    'AccYHgMonChl_NhtsaData_S16' => 'rb_csem_SensorDataRT_st.ChannelValue_as16(8)_S16',

    #	'AccYLgPlausiChl_NhtsaData_S16'   	=> 'rb_csem_SensorDataRT_st.ChannelValue_as16(9)_S16',
    'AccZLgChl_NhtsaData_S16'     => 'rb_csem_SensorDataRT_st.ChannelValue_as16(10)_S16',
    'RollRateLfChl_NhtsaData_S16' => 'rb_csem_SensorDataRT_st.ChannelValue_as16(11)_S16',
    'YawRateLfChl_NhtsaData_S16'  => 'rb_csem_SensorDataRT_st.ChannelValue_as16(12)_S16',

    #	'YawRateLfPlausiChl_NhtsaData_S16'  => 'rb_csem_SensorDataRT_st.ChannelValue_as16(13)_S16',
    'PitchRateLfChl_NhtsaData_S16' => 'rb_csem_SensorDataRT_st.ChannelValue_as16(14)_S16',

    #******************************************************************************
    #                                Sensor data
    #******************************************************************************
    #enum;rb_sycc_Smi7Sensors_ten;rb_sycc_InertialSensor1_e;0;First inertial sensor
    #enum;rb_sycc_Smi7Sensors_ten;rb_sycc_InertialSensor2_e;1;Second inertial sensor
    #enum;rb_sycc_Smi7Sensors_ten;rb_sycc_Smi7SensorMax_e;2;Max Value
    #
    #    ClusterFlags
    #----------------
    'InertialSensor1_ClusterFlags_U16' => 'rb_cs7c_StatusData_ast(0).ClustFlg_u16_U16',
    'InertialSensor2_ClusterFlags_U16' => 'rb_cs7c_StatusData_ast(1).ClustFlg_u16_U16',

    #    ErrorFlags
    #--------------
    'InertialSensor1_ErrorFlag0_U8' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(0)_U8',
    'InertialSensor1_ErrorFlag1_U8' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(1)_U8',
    'InertialSensor1_ErrorFlag2_U8' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(2)_U8',
    'InertialSensor2_ErrorFlag0_U8' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(0)_U8',
    'InertialSensor2_ErrorFlag1_U8' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(1)_U8',
    'InertialSensor2_ErrorFlag2_U8' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(2)_U8',

    # U16 - Error Flags #Updated for DSP_PE_RAM implementation
    'InertialSensor1_ErrorFlag0_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(0)_U16',
    'InertialSensor1_ErrorFlag1_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(1)_U16',
    'InertialSensor1_ErrorFlag2_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(2)_U16',
    'InertialSensor1_ErrorFlag3_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(3)_U16',
    'InertialSensor1_ErrorFlag4_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(4)_U16',
    'InertialSensor1_ErrorFlag5_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(5)_U16',
    'InertialSensor1_ErrorFlag6_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(6)_U16',
    'InertialSensor1_ErrorFlag7_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(7)_U16',
    'InertialSensor1_ErrorFlag8_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(8)_U16',
    'InertialSensor1_ErrorFlag9_U16' => 'rb_cs7c_StatusData_ast(0).ErFlg_au16(9)_U16',

    'InertialSensor2_ErrorFlag0_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(0)_U16',
    'InertialSensor2_ErrorFlag1_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(1)_U16',
    'InertialSensor2_ErrorFlag2_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(2)_U16',
    'InertialSensor2_ErrorFlag3_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(3)_U16',
    'InertialSensor2_ErrorFlag4_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(4)_U16',
    'InertialSensor2_ErrorFlag5_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(5)_U16',
    'InertialSensor2_ErrorFlag6_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(6)_U16',
    'InertialSensor2_ErrorFlag7_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(7)_U16',
    'InertialSensor2_ErrorFlag8_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(8)_U16',
    'InertialSensor2_ErrorFlag9_U16' => 'rb_cs7c_StatusData_ast(1).ErFlg_au16(9)_U16',

    #	 Temperature_1
    #---------------
    'InertialSensor1_Temp1_U8'  => 'rb_cs7c_StatusData_ast(0).Temperat1_s16_U8',
    'InertialSensor2_Temp1_U8'  => 'rb_cs7c_StatusData_ast(1).Temperat1_s16_U8',
    'InertialSensor1_Temp1_S16' => 'rb_cs7c_StatusData_ast(0).Temperat1_s16_S16',
    'InertialSensor2_Temp1_S16' => 'rb_cs7c_StatusData_ast(1).Temperat1_s16_S16',

    #	 Temperature_2
    #---------------

    'InertialSensor1_Temp2_S16' => 'rb_csem_StoreTemperature2Value_as16(0)_S16',
    'InertialSensor2_Temp2_S16' => 'rb_csem_StoreTemperature2Value_as16(1)_S16',

    #	 ClusterFlags stored in Field Claim Data area
    #------------------------------------------------
    'InertialSensor1_ClusterFlags_EE_U8' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(0).ClustFlg_u16_U8',
    'InertialSensor2_ClusterFlags_EE_U8' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(1).ClustFlg_u16_U8',

    #	 ErrorFlags stored in Field Claim Data area
    #----------------------------------------------
    'InertialSensor1_ErrorFlag0_EE_U8' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(0).ErFlg_au16(0)_U8',
    'InertialSensor1_ErrorFlag9_EE_U8' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(0).ErFlg_au16(9)_U8',
    'InertialSensor2_ErrorFlag0_EE_U8' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(1).ErFlg_au16(0)_U8',
    'InertialSensor2_ErrorFlag9_EE_U8' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(1).ErFlg_au16(9)_U8',

    #	 Temperature stored in Field Claim Data area
    #-----------------------------------------------
    'InertialSensor1_Temp1_EE_U8' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(0).Temperat1_s16_U8',
    'InertialSensor2_Temp1_EE_U8' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(1).Temperat1_s16_U8',

    #	AsicSerialNr
    #---------------
    'InertialSensor1_AsicSerialNr0_V' => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(0)',
    'InertialSensor1_AsicSerialNr1_V' => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(1)',
    'InertialSensor1_AsicSerialNr2_V' => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(2)',
    'InertialSensor2_AsicSerialNr0_V' => 'rb_cs7m_AsicIdData_ast(1).AsicSerialNr_au16(0)',
    'InertialSensor2_AsicSerialNr1_V' => 'rb_cs7m_AsicIdData_ast(1).AsicSerialNr_au16(1)',
    'InertialSensor2_AsicSerialNr2_V' => 'rb_cs7m_AsicIdData_ast(1).AsicSerialNr_au16(2)',

    #	SmiSerialNr
    #--------------
    'InertialSensor1_SmiSerialNr0_V' => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(0)',
    'InertialSensor1_SmiSerialNr1_V' => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(1)',
    'InertialSensor1_SmiSerialNr2_V' => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(2)',
    'InertialSensor2_SmiSerialNr0_V' => 'rb_cs7m_AsicIdData_ast(1).SmiSerialNr_au16(0)',
    'InertialSensor2_SmiSerialNr1_V' => 'rb_cs7m_AsicIdData_ast(1).SmiSerialNr_au16(1)',
    'InertialSensor2_SmiSerialNr2_V' => 'rb_cs7m_AsicIdData_ast(1).SmiSerialNr_au16(2)',

    #	FieldClaimDataEe ClusterFlags
    #--------------------------------
    'InertialSensor1_ClusterFlags_EE_V' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(0).ClustFlg_u16',
    'InertialSensor2_ClusterFlags_EE_V' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(1).ClustFlg_u16',

    #	FieldClaimDataEe Temperature
    #-------------------------------
    'InertialSensor1_Temperature_EE_V' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(0).Temperat1_s16',
    'InertialSensor2_Temperature_EE_V' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(1).Temperat1_s16',

    #	FieldClaimDataEe ErrorFlags
    #------------------------------
    'InertialSensor1_ErrorFlag0_EE_V' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(0).ErFlg_au16(0)',
    'InertialSensor1_ErrorFlag9_EE_V' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(0).ErFlg_au16(9)',
    'InertialSensor2_ErrorFlag0_EE_V' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(1).ErFlg_au16(0)',
    'InertialSensor2_ErrorFlag9_EE_V' => 'rb_csem_FieldClaimDataEe_st.Smi7StatusData_ast(1).ErFlg_au16(9)',

    #	 ErrorFlags stored in Field Claim Data area
    #----------------------------------------------
    'ClusterFlags_EE_C' => '0x8421',
    'ErrorFlag_EE_C'    => '0x8421',
    'Temperature_EE_C'  => '0x8421',

    #	DeviceId
    #-----------
    #enum;rb_syca_AllAsics_ten;rb_syca_AllAsicsSystemAsic1_e;0;Master System ASIC
    #enum;rb_syca_AllAsics_ten;rb_syca_AllAsicsSystemAsic2_e;1;2nd System ASIC
    #enum;rb_syca_AllAsics_ten;rb_syca_AllAsicsCentralSensorMain_e;2;Main HighG Sensor
    #enum;rb_syca_AllAsics_ten;rb_syca_AllAsicsCentralSensorPlausi_e;3;Plausibility HighG Sensor
    #enum;rb_syca_AllAsics_ten;rb_syca_AllAsicsCentralInertialSensor1_e;4;First Inertial Sensor
    #enum;rb_syca_AllAsics_ten;rb_syca_AllAsicsCentralInertialSensor2_e;5;Second Inertial Sensor
    'InertialSensor1_DeviceId_V' => 'rb_syca_AsicDeviceId_au16(4)',
    'InertialSensor2_DeviceId_V' => 'rb_syca_AsicDeviceId_au16(5)',
    #
    #	RevisionId
    #-------------
    'InertialSensor1_RevisionId_V' => 'rb_syca_AsicRevisionId_au16(4)',
    'InertialSensor2_RevisionId_V' => 'rb_syca_AsicRevisionId_au16(5)',

    #    ErrorCounter (removed from *.cns file ??)
    #----------------
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_InertialSensor1IntErrCnt45_e;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_InertialSensor2IntErrCnt45_e;
    #
    'InertialSensor1_IntErrCnt45_U8' => 'rb_cs7c_RtComRxPayload_au16(16)_U8',
    'InertialSensor2_IntErrCnt45_U8' => 'rb_cs7c_RtComRxPayload_au16(20)_U8',

    #    Status ClusterFlags
    #-----------------------
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_InertialSensor1StatusClusFlags_e;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_InertialSensor2StatusClusFlags_e;
    #
    'InertialSensor1_Status_ClusterFlags_U8' => 'rb_cs7c_RtComRxPayload_au16(10)_U8',
    'InertialSensor2_Status_ClusterFlags_U8' => 'rb_cs7c_RtComRxPayload_au16(11)_U8',

    #    Status HW SCON_U8
    #------------------
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_InertialSensor1StatusHwScon_e;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_InertialSensor2StatusHwScon_e;
    #
    'InertialSensor1_Status_HW_SCON_U8' => 'rb_cs7c_RtComRxPayload_au16(12)_U8',
    'InertialSensor2_Status_HW_SCON_U8' => 'rb_cs7c_RtComRxPayload_au16(13)_U8',

    #    Status HW SCON_U16
    #------------------
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_InertialSensor1StatusHwScon_e;
    #enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_InertialSensor2StatusHwScon_e;
    #
    'InertialSensor1_Status_HW_SCON_U16' => 'rb_cs7c_RtComRxPayload_au16(12)_U16',
    'InertialSensor2_Status_HW_SCON_U16' => 'rb_cs7c_RtComRxPayload_au16(13)_U16',

    # Device IDs
    #------------
    'InertialSensor1_DeviceId_C' => '0x0863',    #SMI860
    'InertialSensor2_DeviceId_C' => '0x0804',    #SMI810

    # manipulated RevisionId, SmiSerialNr, AsicSerialNr will be checked against this constants
    # (not checked by software)
    'RevisionId_C'    => '0x1111',
    'SmiSerialNr0_C'  => '0x0011',
    'SmiSerialNr1_C'  => '0x1100',
    'SmiSerialNr2_C'  => '0bxxxx000100010001',
    'AsicSerialNr0_C' => '0x0011',
    'AsicSerialNr1_C' => '0x1100',
    'AsicSerialNr2_C' => '0x0111',

    #**********************************Dist fault Mapping ********************************
    #InitialRelOffsetCheckFailure
    #'cs7m_ManagerStateRT_U8'              		=> 'rb_cs7m_ManagerStateRT_en_U8',
    'rb_csem_InitGroup1SmaMain_Distflt_U16'   => 'rb_cs6i_IniFltFlags_ast(0).Grp1DistFlags_u16_U16',
    'rb_csem_InitGroup1SmaPlausi_Distflt_U16' => 'rb_cs6i_IniFltFlags_ast(1).Grp1DistFlags_u16_U16',
    'rb_csem_InitGroup2SmaMain_Distflt_U16'   => 'rb_cs6i_IniFltFlags_ast(0).Grp2DistFlags_u16_U16',
    'rb_csem_InitGroup2SmaPlausi_Distflt_U16' => 'rb_cs6i_IniFltFlags_ast(1).Grp2DistFlags_u16_U16',
    'rb_csem_InitGroup3SmaMain_Distflt_U16'   => 'rb_cs6i_IniFltFlags_ast(0).Grp3DistFlags_u16_U16',
    'rb_csem_InitGroup3SmaPlausi_Distflt_U16' => 'rb_cs6i_IniFltFlags_ast(1).Grp3DistFlags_u16_U16',
    'rb_csem_InitGroup4SmaMain_Distflt_U16'   => 'rb_cs6i_IniFltFlags_ast(0).Grp4DistFlags_u16_U16',
    'rb_csem_InitGroup4SmaPlausi_Distflt_U16' => 'rb_cs6i_IniFltFlags_ast(1).Grp4DistFlags_u16_U16',
    'csem_InitialRelOffsetCheckFailure_U8'    => 'rb_csem_SensorDataRT_st.InitialRelOffsetCheckFailure_bo_U8',

    #******************************************************************************
    #                               SMI Sensor Faults
    #******************************************************************************
    # the indexes for Dem_AllEventsStatusByte() array are the fault numbers,
    # which can be found in *.flt file

    #rb_csem_MonPermInitInertialSensor1_flt
    #rb_csem_MonPermInitInertialSensor2_flt
    #
    # MonPermInitSensorFlt
    #---------------------
    'InertialSensor1_MonPermInit_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermInitInertialSensor1_flt__)_U8',
    'InertialSensor2_MonPermInit_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermInitInertialSensor2_flt__)_U8',

    #rb_csem_MonPermBGInertialSensor1_flt
    #rb_csem_MonPermBGInertialSensor2_flt
    #
    # MonPermBGSensorFlt  ( Background:  Module Command: SD, MID, PAGE, CRC )
    #-------------------
    'InertialSensor1_MonPermBG_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermBGInertialSensor1_flt__)_U8',
    'InertialSensor2_MonPermBG_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermBGInertialSensor2_flt__)_U8',

    #rb_csem_MonTempAccXHgMonChl_flt
    #rb_csem_MonTempAccXLgChl_flt
    #rb_csem_MonTempAccYHgMonChl_flt
    #rb_csem_MonTempAccYLgChl_flt
    #rb_csem_MonTempAccYLgPlausiChl_flt
    #rb_csem_MonTempAccZLgChl_flt
    #rb_csem_MonTempPitchRateLfChl_flt
    #rb_csem_MonTempRollRateLfChl_flt
    #rb_csem_MonTempYawRateLfChl_flt
    #rb_csem_MonTempYawRateLfPlausiChl_flt
    #rb_csem_TempDspMonInertialSensor1_flt
    #rb_csem_TempDspMonInertialSensor2_flt
    #
    # MonTempChlFlt   ( Realtime: Sensor Data Command -> CN, Clipping )
    #--------------
    'AccXHgMonChl_MonTemp_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempAccXHgMonChl_flt__)_U8',
    'AccXLgChl_MonTemp_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempAccXLgChl_flt__)_U8',
    'AccYHgMonChl_MonTemp_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempAccYHgMonChl_flt__)_U8',
    'AccYLgChl_MonTemp_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempAccYLgChl_flt__)_U8',

    #	'AccYLgPlausiChl_MonTemp_fltStatus_U8'		=> 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempAccYLgPlausiChl_flt__)_U8',
    'AccZLgChl_MonTemp_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempAccZLgChl_flt__)_U8',
    'PitchRateLfChl_MonTemp_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempPitchRateLfChl_flt__)_U8',
    'RollRateLfChl_MonTemp_fltStatus_U8'  => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempRollRateLfChl_flt__)_U8',
    'YawRateLfChl_MonTemp_fltStatus_U8'   => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempYawRateLfChl_flt__)_U8',

    #	'YawRateLfPlausiChl_MonTemp_fltStatus_U8'	=> 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonTempYawRateLfPlausiChl_flt__)_U8',
    'InertialSensor1_TempSensorDspMonitoring_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_TempDspMonInertialSensor1_flt__)_U8',
    'InertialSensor2_TempSensorDspMonitoring_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_TempDspMonInertialSensor2_flt__)_U8',

    #rb_csem_MonPermAccXHgMonChl_flt
    #rb_csem_MonPermAccXLgChl_flt
    #rb_csem_MonPermAccYHgMonChl_flt
    #rb_csem_MonPermAccYLgChl_flt
    #rb_csem_MonPermAccYLgPlausiChl_flt
    #rb_csem_MonPermAccZLgChl_flt
    #rb_csem_MonPermPitchRateLfChl_flt
    #rb_csem_MonPermRollRateLfChl_flt
    #rb_csem_MonPermYawRateLfChl_flt
    #rb_csem_MonPermYawRateLfPlausiChl_flt
    #
    # MonPermChlFlt   ( Realtime: Sensor Data Command -> SD, SID, CRC   Module Command: SD, MID, PAGE, CRC )
    #--------------
    'AccXHgMonChl_MonPerm_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermAccXHgMonChl_flt__)_U8',
    'AccXLgChl_MonPerm_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermAccXLgChl_flt__)_U8',
    'AccYHgMonChl_MonPerm_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermAccYHgMonChl_flt__)_U8',
    'AccYLgChl_MonPerm_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermAccYLgChl_flt__)_U8',

    #	'AccYLgPlausiChl_MonPerm_fltStatus_U8'		=> 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermAccYLgPlausiChl_flt__)_U8',
    'AccZLgChl_MonPerm_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermAccZLgChl_flt__)_U8',
    'PitchRateLfChl_MonPerm_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermPitchRateLfChl_flt__)_U8',
    'RollRateLfChl_MonPerm_fltStatus_U8'  => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermRollRateLfChl_flt__)_U8',
    'YawRateLfChl_MonPerm_fltStatus_U8'   => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermYawRateLfChl_flt__)_U8',

    #	'YawRateLfPlausiChl_MonPerm_fltStatus_U8'	=> 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_MonPermYawRateLfPlausiChl_flt__)_U8',

    #rb_csem_FieldCalibMissing_flt
    #-----------------------------
    'FieldCalibMissing_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_FieldCalibMissing_flt__)_U8',

    #	Other faults
    #---------------
    #rb_syc_AsicIdMismatch_flt
    'AsicIdMismatch_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_syc_AsicIdMismatch_flt__)_U8',

    #rb_simc_SignalMonCtrlHighgXMon_flt
    #rb_simc_SignalMonCtrlHighgYMon_flt
    #rb_simc_SignalMonCtrlLowgX_flt
    #rb_simc_SignalMonCtrlLowgYPls_flt
    #rb_simc_SignalMonCtrlLowgY_flt
    #rb_simc_SignalMonCtrlLowgZ_flt
    #rb_simc_SignalMonCtrlPitchRateLf_flt
    #rb_simc_SignalMonCtrlRollRateLf_flt
    #rb_simc_SignalMonCtrlYawRateLfPls_flt
    #rb_simc_SignalMonCtrlYawRateLf_flt
    'AccXHgMonChl_SignalMonCtrl_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlHighgXMon_flt__)_U8',
    'AccYHgMonChl_SignalMonCtrl_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlHighgYMon_flt__)_U8',
    'AccXLgChl_SignalMonCtrl_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlLowgX_flt__)_U8',

    #	'AccYLgPlausiChl_SignalMonCtrl_fltStatus_U8'	=> 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlLowgYPls_flt__)_U8',
    'AccYLgChl_SignalMonCtrl_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlLowgY_flt__)_U8',
    'AccZLgChl_SignalMonCtrl_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlLowgZ_flt__)_U8',
    'PitchRateLfChl_SignalMonCtrl_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlPitchRateLf_flt__)_U8',
    'RollRateLfChl_SignalMonCtrl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlRollRateLf_flt__)_U8',

    #	'YawRateLfPlausiChl_SignalMonCtrl_fltStatus_U8'	=> 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlYawRateLfPls_flt__)_U8',
    'YawRateLfChl_SignalMonCtrl_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_simc_SignalMonCtrlYawRateLf_flt__)_U8',

    # Configuration Data Inconsistent Flt
    #-------------------------------
    #rb_syc_ConfigurationDataInconsistent_flt

    'InertialSensor1_ConfDataInconsistent_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_syc_ConfigurationDataInconsistent_flt__)_U8',
    'InertialSensor2_ConfDataInconsistent_fltStatus_U8' => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_syc_ConfigurationDataInconsistent_flt__)_U8',

    #  Acceleration channels_S16

    'AccXLgChl_S16'    => 'rb_cs7c_RtComRxPayload_au16(0)_S16',
    'AccXHgMonChl_S16' => 'rb_cs7c_RtComRxPayload_au16(1)_S16',
    'AccYLgChl_S16'    => 'rb_cs7c_RtComRxPayload_au16(2)_S16',
    'AccYHgMonChl_S16' => 'rb_cs7c_RtComRxPayload_au16(3)_S16',

    #	'AccYLgPlausiChl_S16'  => 'rb_cs7c_RtComRxPayload_au16(4)_S16',
    'AccZLgChl_S16'     => 'rb_cs7c_RtComRxPayload_au16(5)_S16',
    'RollRateLfChl_S16' => 'rb_cs7c_RtComRxPayload_au16(6)_S16',
    'YawRateLfChl_S16'  => 'rb_cs7c_RtComRxPayload_au16(7)_S16',

    #	'YawRateLfPlausiChl_S16'  => 'rb_cs7c_RtComRxPayload_au16(8)_S16',
    'PitchRateLfChl_S16' => 'rb_cs7c_RtComRxPayload_au16(9)_S16',

    #	System mode checkbox

    'ActualSystemMode_U16' => 'rb_bswm_ActualSystemMode_au16(0)',

    #******************************************************************************
    #                               DTCs
    #******************************************************************************
    #    MonPermInit_flt
    #-------------------
    'rb_csem_MonPermInitInertialSensor1_flt' => '0xF00049',
    'rb_csem_MonPermInitInertialSensor2_flt' => '0xF00049',

    #    MonPermBG_flt
    #-----------------
    'rb_csem_MonPermBGInertialSensor1_flt' => '0xF00049',
    'rb_csem_MonPermBGInertialSensor2_flt' => '0xF00049',

    #    MonTempChl_flt
    #------------------
    'rb_csem_MonTempYawRateLfChl_flt'   => '0x00001A',
    'rb_csem_MonTempAccXLgChl_flt'      => '0x000013',
    'rb_csem_MonTempAccYLgChl_flt'      => '0x000015',
    'rb_csem_MonTempAccXHgMonChl_flt'   => '0x000012',
    'rb_csem_MonTempAccYHgMonChl_flt'   => '0x000014',
    'rb_csem_MonTempRollRateLfChl_flt'  => '0x000019',
    'rb_csem_MonTempAccZLgChl_flt'      => '0x000017',
    'rb_csem_MonTempPitchRateLfChl_flt' => '0x000018',

    #	'rb_csem_MonTempYawRateLfPlausiChl_flt'     => '0x00001B',
    #	'rb_csem_MonTempAccYLgPlausiChl_flt'        => '0x000016',
    'rb_csem_TempDspMonInertialSensor1_flt' => '0x0001B1',
    'rb_csem_TempDspMonInertialSensor2_flt' => '0x001B12',

    #    MonPermChl_flt
    #------------------
    'rb_csem_MonPermYawRateLfChl_flt'   => '0xF00049',
    'rb_csem_MonPermAccXLgChl_flt'      => '0xF00049',
    'rb_csem_MonPermAccYLgChl_flt'      => '0xF00049',
    'rb_csem_MonPermAccXHgMonChl_flt'   => '0xF00049',
    'rb_csem_MonPermAccYHgMonChl_flt'   => '0xF00049',
    'rb_csem_MonPermRollRateLfChl_flt'  => '0xF00049',
    'rb_csem_MonPermAccZLgChl_flt'      => '0xF00049',
    'rb_csem_MonPermPitchRateLfChl_flt' => '0xF00049',

    #	'rb_csem_MonPermYawRateLfPlausiChl_flt'     => '0xF00049',
    #	'rb_csem_MonPermAccYLgPlausiChl_flt'        => '0xF00049',

    # Field Calibration Fault
    #------------------------
    'rb_csem_FieldCalibMissing_flt' => '0x001B13',

    #	Other faults
    #---------------
    'rb_syc_AsicIdMismatch_flt' => '0xF00049',

    # Configuration Data Inconsistent Flt
    #----------------------------------------

    'rb_syc_ConfigurationDataInconsistent_flt' => '0x0001B8',

    # Lifetime fault counter

    'LfmCounterValue_TempDSPMonInertialSensor1_flt_U8' => 'rb_lfm_LfmCntrs_au8(36)',
    'LfmCounterValue_TempDSPMonInertialSensor2_flt_U8' => 'rb_lfm_LfmCntrs_au8(37)',

    #******************************************************************************
    #                         Configuration data
    #******************************************************************************
    #    Set ECU to Plant Mode
    'varName_PlantMode'     => 'rb_sycg_PlantModes_dfst.rb_sycg_ActivePlantModes_au8(1)',
    'andMask_PlantMode'     => '0xFF',
    'orMask_PlantMode'      => '0x02',
    'restore_PlantMode_yes' => 'yes',

    #    Set ECU to Read Error Counter Mode
    'varName_RdErrCnt'     => 'rb_csem_NvmConfigDataEe_dfst.CsemMode_b32.2',
    'andMask_RdErrCnt'     => '0xFF',
    'orMask_RdErrCnt'      => '0x01',
    'restore_RdErrCnt_yes' => 'yes',

    #    De-configure SMI sensors
    #----------------------------
    #    De-configure all SMI sensors
    'varName_AsicConfigured'     => 'rb_syca_SysConfAsicEeData_dfst.AsicConfigured_ab8(0)',
    'andMask_AsicConfigured'     => '0x0F',
    'orMask_AsicConfigured'      => '0x00',
    'restore_AsicConfigured_yes' => 'yes',

    #    De-configure SMA Plausi sensor
    'varName_AsicConfigured_CentralSensorPlausi'     => 'rb_syca_SysConfAsicEeData_dfst.AsicConfigured_ab8(0)',
    'andMask_DeConf_CentralSensorPlausi'             => '0x37',
    'orMask_DeConf_CentralSensorPlausi'              => '0x00',
    'restore_AsicConfigured_CentralSensorPlausi_yes' => 'yes',

    #    De-configure InertialSensor1 sensor
    'varName_AsicConfigured_InertialSensor1'     => 'rb_syca_SysConfAsicEeData_dfst.AsicConfigured_ab8(0)',
    'andMask_DeConf_InertialSensor1'             => '0x2F',
    'orMask_DeConf_InertialSensor1'              => '0x00',
    'restore_AsicConfigured_InertialSensor1_yes' => 'yes',

    #    De-configure InertialSensor2 sensor
    'varName_AsicConfigured_InertialSensor2'     => 'rb_syca_SysConfAsicEeData_dfst.AsicConfigured_ab8(0)',
    'andMask_DeConf_InertialSensor2'             => '0x1F',
    'orMask_DeConf_InertialSensor2'              => '0x00',
    'restore_AsicConfigured_InertialSensor2_yes' => 'yes',

    #    Delay Init Test Manager by 4s
    #---------------------------------
    'varName_InitDelay'     => 'rb_sycg_StaticBehaviorBits_dfst.rb_sycg_StaticBits_ab8(0)',
    'andMask_InitDelay'     => '0xFF',
    'orMask_InitDelay'      => '0x01',
    'restore_InitDelay_yes' => 'yes',

    #   Field calibration
    #--------------------
    #    Set crunking off (write to RAM)
    #	'varName_Cranking' 					=> 'rb_csei_IgnitionOffOrEngineOn_bo',
    #	'andMask_Cranking' 					=> '0x00',
    #	'orMask_Cranking'  					=> '0x00',

    #    Set FielCalib status to not done
    'varName_FielCalibNotDone'    => 'rb_cs7m_Smi7FieldCalibDataEe_dfst.FieldCalibStatus_u32.0',
    'andMask_FielCalibNotDone'    => '0x00',
    'orMask_FielCalibNotDone'     => '0x00',
    'restore_FielCalibNotDone_no' => 'no',

    #    Set FielCalib status to not done
    'varName_FielCalibNotDone'    => 'rb_cs7m_Smi7FieldCalibDataEe_dfst.FieldCalibStatus_u32.0',
    'andMask_FielCalibNotDone'    => '0x00',
    'orMask_FielCalibNotDone'     => '0x00',
    'restore_FielCalibNotDone_no' => 'yes',

    #    Set FielCalib status to done
    'varName_FielCalibDone'    => 'rb_cs7m_Smi7FieldCalibDataEe_dfst.FieldCalibStatus_u32.0',
    'andMask_FielCalibDone'    => '0x00',
    'orMask_FielCalibDone'     => '0x03',
    'restore_FielCalibDone_no' => 'no',

    #    Set FieldCalibVinValue to wrong value
    'varName_FieldCalibVinValue'     => 'rb_cs7m_Smi7FieldCalibDataEe_dfst.FieldCalibVinValue_au8(16)',
    'andMask_FieldCalibVinValue'     => '0x00',
    'orMask_FieldCalibVinValue'      => '0x88',
    'restore_FieldCalibVinValue_yes' => 'yes',

    #******************************************************************************
    #                          Field calibration
    #******************************************************************************
    #   Smi7FieldCalibDataEe
    #-----------------------
    'AccXLgChl_FieldCalibValue_EE_S16'    => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(0)_S16',
    'AccXHgMonChl_FieldCalibValue_EE_S16' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(1)_S16',
    'AccYLgChl_FieldCalibValue_EE_S16'    => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(2)_S16',
    'AccYHgMonChl_FieldCalibValue_EE_S16' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(3)_S16',

    #	'AccYLgPlausi_FieldCalibValue_EE_S16'   	=> 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(4)_S16',
    'AccZLgChl_FieldCalibValue_EE_S16'     => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(5)_S16',
    'RollRateLfChl_FieldCalibValue_EE_S16' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(6)_S16',
    'YawRateLfChl_FieldCalibValue_EE_S16'  => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(7)_S16',

    #	'YawRateLfPlausiChl_FieldCalibValue_EE_S16' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(8)_S16',
    'PitchRateLfChl_FieldCalibValue_EE_S16' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(9)_S16',

    #    FieldCalibValue
    #-------------------
    'AccXLgChl_FieldCalibValue_EE_V'    => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(0)',
    'AccXHgMonChl_FieldCalibValue_EE_V' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(1)',
    'AccYLgChl_FieldCalibValue_EE_V'    => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(2)',
    'AccYHgMonChl_FieldCalibValue_EE_V' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(3)',

    #	'AccYLgPlausi_FieldCalibValue_EE_V'   		=> 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(4)',
    'AccZLgChl_FieldCalibValue_EE_V'     => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(5)',
    'RollRateLfChl_FieldCalibValue_EE_V' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(6)',
    'YawRateLfChl_FieldCalibValue_EE_V'  => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(7)',

    #	'YawRateLfPlausiChl_FieldCalibValue_EE_V'   => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(8)',
    'PitchRateLfChl_FieldCalibValue_EE_V' => 'rb_cs7m_Smi7FieldCalibDataEe_st.FieldCalibValue_as16(9)',

    #	Smi7OffsCalcSampleCntRT
    #--------------------------
    'AccXLgChl_Smi7OffsCalcSampleCntRT_U16'    => 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(0)_U16',
    'AccXHgMonChl_Smi7OffsCalcSampleCntRT_U16' => 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(1)_U16',
    'AccYLgChl_Smi7OffsCalcSampleCntRT_U16'    => 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(2)_U16',
    'AccYHgMonChl_Smi7OffsCalcSampleCntRT_U16' => 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(3)_U16',

    #	'AccYLgPlausiChl_Smi7OffsCalcSampleCntRT_U16'   	=> 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(4)_U16',
    'AccZLgChl_Smi7OffsCalcSampleCntRT_U16'     => 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(5)_U16',
    'RollRateLfChl_Smi7OffsCalcSampleCntRT_U16' => 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(6)_U16',
    'YawRateLfChl_Smi7OffsCalcSampleCntRT_U16'  => 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(7)_U16',

    #	'YawRateLfPlausiChl_Smi7OffsCalcSampleCntRT_U16'  	=> 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(8)_U16',
    'PitchRateLfChl_Smi7OffsCalcSampleCntRT_U16' => 'rb_cs7m_Smi7OffsCalcSampleCntRT_au16(9)_U16',

    #	Smi7OffsCalcDataBufRT
    #--------------------------
    'AccXLgChl_Smi7OffsCalcDataBufRT_S32'    => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(0)_S32',
    'AccXHgMonChl_Smi7OffsCalcDataBufRT_S32' => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(1)_S32',
    'AccYLgChl_Smi7OffsCalcDataBufRT_S32'    => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(2)_S32',
    'AccYHgMonChl_Smi7OffsCalcDataBufRT_S32' => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(3)_S32',

    #	'AccYLgPlausiChl_Smi7OffsCalcDataBufRT_S32'   	=> 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(4)_S32',
    'AccZLgChl_Smi7OffsCalcDataBufRT_S32'     => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(5)_S32',
    'RollRateLfChl_Smi7OffsCalcDataBufRT_S32' => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(6)_S32',
    'YawRateLfChl_Smi7OffsCalcDataBufRT_S32'  => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(7)_S32',

    #	'YawRateLfPlausiChl_Smi7OffsCalcDataBufRT_S32'  => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(8)_S32',
    'PitchRateLfChl_Smi7OffsCalcDataBufRT_S32' => 'rb_cs7m_Smi7OffsCalcDataBufRT_as32(9)_S32',
    #
    #  SMA660 SECTION
    #

    #
    #  SMB470 SECTION

    # 'rb_syc_AsicIdMismatch_flt'					=> 'A00000',
    # 'rb_csem_InitGroup1Smb470_flt'				=> 'A00000',
    # 'rb_csem_InitGroup2Smb470_flt'				=> 'A00000',
    # 'rb_csem_InitGroup3Smb470_flt'				=> 'A00000',
    #
    #  SMB470 SECTION
    #
};

# Definitions for module TC_CSEM_SMI7
# ------------------------------------
#-1*****************************************************************************
#!!!!Achtung: little endian ====> Ausgabe in LIFT auch little endian!!!!!!
#'AlgoDataValid_b32' => 'rb_csem_SensorDataRT_st.DataValid_b32',
#-1 Byte_1
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_MainAccM45_e;0;   Bit_0
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_MainAccP45_e;1;
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PlausiAccM45_e;2;
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PlausiAccP45_e;3;

#?enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccXLg_e;4;  => nicht gltig fr Algo?
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccXHgMon_e;5;
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYLg_e;6;
#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYHgMon_e;7;    Bit_7
#'AlgoDataValid_b32'.1 => 'rb_csem_SensorDataRT_st.DataValid_b32',
#    Byte_2
#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYLgPlausi_e;8; Bit_0
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccZLg_e;9;
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_RollRateLf_e;10;
#?enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_YawRateLf_e;11; => nicht gltig fr Algo?
#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_YawRateLfPlausi_e;12;
#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PitchRateLf_e;13; Bit_5

#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_CentralSensorChannelsMax_e;14;

#-1 API to Algo invalid
#rb_csem_SensorDataRT_st.DataValid_b32,FEDFABD4,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is valid,,,,,,,,,
#rb_csem_SensorDataRT_st.DataValid_b32.1,FEDFABD5,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is valid,,,,,,,,,
#rb_csem_SensorDataRT_st.DataValid_b32.2,FEDFABD6,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is valid,,,,,,,,,
#rb_csem_SensorDataRT_st.DataValid_b32.3,FEDFABD7,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is valid,,,,,,,,,

#-1
#rb_csem_SensorDataRT_st.InertDataOverload_b32,FEDFABD8,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is in mechanical overload for the inertial sensors only (e.g.,,,,,,,,,
#rb_csem_SensorDataRT_st.InertDataOverload_b32.1,FEDFABD9,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is in mechanical overload for the inertial sensors only (e.g.,,,,,,,,,
#rb_csem_SensorDataRT_st.InertDataOverload_b32.2,FEDFABDA,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is in mechanical overload for the inertial sensors only (e.g.,,,,,,,,,
#rb_csem_SensorDataRT_st.InertDataOverload_b32.3,FEDFABDB,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is in mechanical overload for the inertial sensors only (e.g.,,,,,,,,,

#define RB_siam_CsXchannelMask_cu16				((uint16)(((uint16)1u) << RB_siam_CsXchannelLoc_cu8))
#define RB_siam_CsYchannelMask_cu16				((uint16)(((uint16)1u) << RB_siam_CsYchannelLoc_cu8))
#define RB_siam_CsXrdchannelMask_cu16			((uint16)(((uint16)1u) << RB_siam_CsXrdchannelLoc_cu8))
#define RB_siam_CsYrdchannelMask_cu16			((uint16)(((uint16)1u) << RB_siam_CsYrdchannelLoc_cu8))
#define RB_siam_CsHighgXMonchannelMask_cu16		((uint16)(((uint16)1u) << RB_siam_CsHighgXMonchannelLoc_cu8))
#define RB_siam_CsLowgXchannelMask_cu16   		((uint16)(((uint16)1u) << RB_siam_CsLowgXchannelLoc_cu8))
#define RB_siam_CsLowgYchannelMask_cu16   		((uint16)(((uint16)1u) << RB_siam_CsLowgYchannelLoc_cu8))
#define RB_siam_CsLowgZchannelMask_cu16   		((uint16)(((uint16)1u) << RB_siam_CsLowgZchannelLoc_cu8))
#define RB_siam_CsRollchannelMask_cu16    		((uint16)(((uint16)1u) << RB_siam_CsRollchannelLoc_cu8))
#define RB_siam_CsYawchannelMask_cu16     		((uint16)(((uint16)1u) << RB_siam_CsYawchannelLoc_cu8))
#define RB_siam_CsPitchchannelMask_cu16   		((uint16)(((uint16)1u) << RB_siam_CsPitchchannelLoc_cu8))

#rb_csem_SensorDataRT_st.ChannelValue_as16(0),FEDFABB8,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(0).1,FEDFABB9,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(1),FEDFABBA,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(1).1,FEDFABBB,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(10),FEDFABCC,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(10).1,FEDFABCD,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(11),FEDFABCE,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(11).1,FEDFABCF,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(12),FEDFABD0,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(12).1,FEDFABD1,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(13),FEDFABD2,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(13).1,FEDFABD3,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(2),FEDFABBC,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(2).1,FEDFABBD,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(3),FEDFABBE,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(3).1,FEDFABBF,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(4),FEDFABC0,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(4).1,FEDFABC1,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(5),FEDFABC2,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(5).1,FEDFABC3,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(6),FEDFABC4,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(6).1,FEDFABC5,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(7),FEDFABC6,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(7).1,FEDFABC7,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(8),FEDFABC8,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(8).1,FEDFABC9,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(9),FEDFABCA,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(9).1,FEDFABCB,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#-1*****************************************************************************

#-2*****************************************************************************
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXLg_e;          0;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXHgMon_e;       1;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLg_e;          2;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYHgMon_e;       3;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLgPlausi_e;    4;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccZLg_e;          5;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollRateLf_e;      6;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLf_e;       7;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLfPlausi_e; 8;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchRateLf_e;     9;

#-2 API to Customer invalid
#rb_cs7m_ChlState_aen(0),FEDFAB24,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(1),FEDFAB25,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(2),FEDFAB26,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(3),FEDFAB27,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(4),FEDFAB28,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(5),FEDFAB29,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(6),FEDFAB2A,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(7),FEDFAB2B,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(8),FEDFAB2C,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(9),FEDFAB2D,Current state of each SMI7 channel

#enum;rb_csem_ChannelState_ten;rb_csem_ChlInitInProgress_e;          0;Channel initialization in progress
#enum;rb_csem_ChannelState_ten;rb_csem_ChlNotConfigured_e;           1;Channel not configured
#enum;rb_csem_ChannelState_ten;rb_csem_ChlOk_e;                      2;Channel OK
#enum;rb_csem_ChannelState_ten;rb_csem_ChlTemporaryError_e;          3;Channel temporary error (out of spec)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorDueSensorErr_e;   4;Channel permanent error (sensor perm flt)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorCyclThisPOC_e;    5;Channel permanent error (cyclic this POC)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorCyclPrevPOC_e;    6;Channel permanent error (cyclic prev POC)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorDueExtReq_e;      7;Channel permanent error (external request  e.g. ASI)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlNotSupported_e;            8;Channel is not supported
#-2*****************************************************************************

#-3*****************************************************************************
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXLg_e;0;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXHgMon_e;1;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLg_e;2;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYHgMon_e;3;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLgPlausi_e;4;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccZLg_e;5;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollRateLf_e;6;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLf_e;7;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLfPlausi_e;8;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchRateLf_e;9;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorStatusClusFlags_e;10;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorStatusClusFlags_e;11;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorStatusClusFlags_e;12;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorStatusClusFlags_e;13;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorStatusHwScon_e;14;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorStatusHwScon_e;15;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorStatusHwScon_e;16;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorStatusHwScon_e;17;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorIntErrCnt01_e;18;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorIntErrCnt23_e;19;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorIntErrCnt45_e;20;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorIntErrCnt67_e;21;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorIntErrCnt01_e;22;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorIntErrCnt23_e;23;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorIntErrCnt45_e;24;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorIntErrCnt67_e;25;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorIntErrCnt01_e;26;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorIntErrCnt23_e;27;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorIntErrCnt45_e;28;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorIntErrCnt67_e;29;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorIntErrCnt01_e;30;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorIntErrCnt23_e;31;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorIntErrCnt45_e;32;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorIntErrCnt67_e;33;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_MaxPossibleRtCmdsTxReasons_e;34;

#/*! rb_cs7c_RtComRxPayload_au16:    Payload of the real-time communications */
#volatile uint16 rb_cs7c_RtComRxPayload_au16[rb_cs7c_MaxPossibleRtCmdsTxReasons_e];

#/*! rb_cs7c_RtComRxFaults_ab8:    Rx faults of the real-time communications */
#volatile uint8 rb_cs7c_RtComRxFaults_ab8[rb_cs7c_MaxPossibleRtCmdsTxReasons_e]; /*
#-3*****************************************************************************

#-4*****************************************************************************
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorYaw_e;0;
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorYawPlausi_e;1;
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorRoll_e;2;
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorPitch_e;3;
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorMax_e;4;

#rb_cs7c_TemperatureData_au16(0)
#rb_cs7c_TemperatureData_au16(0).1
#rb_cs7c_TemperatureData_au16(1)
#rb_cs7c_TemperatureData_au16(1).1
#rb_cs7c_TemperatureData_au16(2)
#rb_cs7c_TemperatureData_au16(2).1
#rb_cs7c_TemperatureData_au16(3),
#rb_cs7c_TemperatureData_au16(3).1
#-4*****************************************************************************

#-5*****************************************************************************
#rb_syca_AsicDeviceId_au16(4),FEDFD24C,4.0 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicDeviceId_au16(4).1,FEDFD24D,4.1 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicDeviceId_au16(5),FEDFD24E,5.0 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicDeviceId_au16(5).1,FEDFD24F,5.1 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicDeviceId_au16(6),FEDFD250,6.0 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicDeviceId_au16(6).1,FEDFD251,6.1 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicDeviceId_au16(7),FEDFD252,7.0 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicDeviceId_au16(7).1,FEDFD253,7.1 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,

#rb_syca_AsicRevisionId_au16(4),FEDFD25C,4.0 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicRevisionId_au16(4).1,FEDFD25D,4.1 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicRevisionId_au16(5),FEDFD25E,5.0 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicRevisionId_au16(5).1,FEDFD25F,5.1 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicRevisionId_au16(6),FEDFD260,6.0 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicRevisionId_au16(6).1,FEDFD261,6.1 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicRevisionId_au16(7),FEDFD262,7.0 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicRevisionId_au16(7).1,FEDFD263,7.1 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,

#-5*****************************************************************************
#Yaw
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(0),FEDFA962,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(0).1,FEDFA963,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(1),FEDFA964,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(1).1,FEDFA965,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(2),FEDFA966,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(2).1,FEDFA967,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(0),FEDFA95C,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(0).1,FEDFA95D,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(1),FEDFA95E,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(1).1,FkEDFA95F,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(2),FEDFA960,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(2).1,FEDFA961,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#Roll
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(0),FEDFA97A,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(0).1,FEDFA97B,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(1),FEDFA97C,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(1).1,FEDFA97D,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(2),FEDFA97E,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(2).1,FEDFA97F,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(0),FEDFA974,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(0).1,FEDFA975,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(1),FEDFA976,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(1).1,FEDFA977,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(2),FEDFA978,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(2).1,FEDFA979,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,

1;
