// Source: BGT60TRxxE_ID0008.xml
#include <platform/NamedMemory.hpp>

#include <map>
#include <string>

namespace Infineon {
namespace BGT60TRxxE_ID0008 {

// For auto-generated code clang format is skipped.
// clang-format off

// All registers with: name, address, reset value, layout index
const std::map<std::string, NamedMemory<uint16_t, uint32_t>::Address> registers {
    {"MAIN", {0x0000, 0x001c0f00, 0}},
    {"ADC0", {0x0001, 0x000a2200, 0}},
    {"CHIP_ID", {0x0002, 0x00000600, 0}},
    {"STAT1", {0x0003, 0x00000000, 0}},
    {"PACR1", {0x0004, 0x00196524, 0}},
    {"PACR2", {0x0005, 0x00040014, 0}},
    {"SFCTL", {0x0006, 0x00796000, 0}},
    {"SADC_CTRL", {0x0007, 0x000000c0, 0}},
    {"CSP_I_0", {0x0008, 0x00000000, 0}},
    {"CSP_I_1", {0x0009, 0x00000000, 0}},
    {"CSP_I_2", {0x000a, 0x00000000, 0}},
    {"CSCI", {0x000b, 0x00240b60, 0}},
    {"CSP_D_0", {0x000c, 0x00000000, 0}},
    {"CSP_D_1", {0x000d, 0x00000000, 0}},
    {"CSP_D_2", {0x000e, 0x00000000, 0}},
    {"CSCDS", {0x000f, 0x00000b60, 0}},
    {"CS1_U_0", {0x0010, 0x00000000, 0}},
    {"CS1_U_1", {0x0011, 0x00000000, 0}},
    {"CS1_U_2", {0x0012, 0x00000000, 0}},
    {"CS1_D_0", {0x0013, 0x00000000, 0}},
    {"CS1_D_1", {0x0014, 0x00000000, 0}},
    {"CS1_D_2", {0x0015, 0x00000000, 0}},
    {"CS1", {0x0016, 0x00000b60, 0}},
    {"CS2_U_0", {0x0017, 0x00000000, 0}},
    {"CS2_U_1", {0x0018, 0x00000000, 0}},
    {"CS2_U_2", {0x0019, 0x00000000, 0}},
    {"CS2_D_0", {0x001a, 0x00000000, 0}},
    {"CS2_D_1", {0x001b, 0x00000000, 0}},
    {"CS2_D_2", {0x001c, 0x00000000, 0}},
    {"CS2", {0x001d, 0x00000b60, 0}},
    {"CS3_U_0", {0x001e, 0x00000000, 0}},
    {"CS3_U_1", {0x001f, 0x00000000, 0}},
    {"CS3_U_2", {0x0020, 0x00000000, 0}},
    {"CS3_D_0", {0x0021, 0x00000000, 0}},
    {"CS3_D_1", {0x0022, 0x00000000, 0}},
    {"CS3_D_2", {0x0023, 0x00000000, 0}},
    {"CS3", {0x0024, 0x00000b60, 0}},
    {"CS4_U_0", {0x0025, 0x00000000, 0}},
    {"CS4_U_1", {0x0026, 0x00000000, 0}},
    {"CS4_U_2", {0x0027, 0x00000000, 0}},
    {"CS4_D_0", {0x0028, 0x00000000, 0}},
    {"CS4_D_1", {0x0029, 0x00000000, 0}},
    {"CS4_D_2", {0x002a, 0x00000000, 0}},
    {"CS4", {0x002b, 0x00000b60, 0}},
    {"CCR0", {0x002c, 0x00000000, 0}},
    {"CCR1", {0x002d, 0x00000000, 0}},
    {"CCR2", {0x002e, 0x00000000, 0}},
    {"CCR3", {0x002f, 0x00000000, 0}},
    {"PLL1_0", {0x0030, 0x00000000, 0}},
    {"PLL1_1", {0x0031, 0x00000000, 0}},
    {"PLL1_2", {0x0032, 0x00000000, 0}},
    {"PLL1_3", {0x0033, 0x00000000, 0}},
    {"PLL1_4", {0x0034, 0x00000000, 0}},
    {"PLL1_5", {0x0035, 0x00000000, 0}},
    {"PLL1_6", {0x0036, 0x00000000, 0}},
    {"PLL1_7", {0x0037, 0x00000000, 0}},
    {"PLL2_0", {0x0038, 0x00000000, 0}},
    {"PLL2_1", {0x0039, 0x00000000, 0}},
    {"PLL2_2", {0x003a, 0x00000000, 0}},
    {"PLL2_3", {0x003b, 0x00000000, 0}},
    {"PLL2_4", {0x003c, 0x00000000, 0}},
    {"PLL2_5", {0x003d, 0x00000000, 0}},
    {"PLL2_6", {0x003e, 0x00000000, 0}},
    {"PLL2_7", {0x003f, 0x00000000, 0}},
    {"PLL3_0", {0x0040, 0x00000000, 0}},
    {"PLL3_1", {0x0041, 0x00000000, 0}},
    {"PLL3_2", {0x0042, 0x00000000, 0}},
    {"PLL3_3", {0x0043, 0x00000000, 0}},
    {"PLL3_4", {0x0044, 0x00000000, 0}},
    {"PLL3_5", {0x0045, 0x00000000, 0}},
    {"PLL3_6", {0x0046, 0x00000000, 0}},
    {"PLL3_7", {0x0047, 0x00000000, 0}},
    {"PLL4_0", {0x0048, 0x00000000, 0}},
    {"PLL4_1", {0x0049, 0x00000000, 0}},
    {"PLL4_2", {0x004a, 0x00000000, 0}},
    {"PLL4_3", {0x004b, 0x00000000, 0}},
    {"PLL4_4", {0x004c, 0x00000000, 0}},
    {"PLL4_5", {0x004d, 0x00000000, 0}},
    {"PLL4_6", {0x004e, 0x00000000, 0}},
    {"PLL4_7", {0x004f, 0x00000000, 0}},
    {"ADC1", {0x0050, 0x00000000, 0}},
    {"ADC2", {0x0051, 0x00000000, 0}},
    {"ADC3", {0x0052, 0x00000000, 0}},
    {"ADC4", {0x0053, 0x00000000, 0}},
    {"ADC5", {0x0054, 0x00000000, 0}},
    {"RFT0", {0x0055, 0x00001f40, 0}},
    {"RFT1", {0x0056, 0x00000000, 0}},
    {"DFT0", {0x0057, 0x00000200, 0}},
    {"DFT1", {0x0058, 0x00000300, 0}},
    {"PDFT0", {0x0059, 0x00000000, 0}},
    {"PDFT1", {0x005a, 0x00000000, 0}},
    {"SADC_DFT0", {0x005b, 0x00000000, 0}},
    {"SADC_DFT1", {0x005c, 0x00000000, 0}},
    {"DEV_ID0", {0x005d, 0x00ffffff, 0}},
    {"DEV_ID1", {0x005e, 0x00ffffff, 0}},
    {"FD", {0x005f, 0x00000400, 0}},
    {"WU", {0x0060, 0x001c0000, 0}},
    {"STAT0", {0x0061, 0x000000a8, 0}},
    {"SADC_RESULT", {0x0062, 0x00000000, 0}},
    {"FSTAT", {0x0063, 0x00100000, 0}},
};

// End of auto-generated code
// clang-format on

}  // namespace BGT60TRxxE_ID0008
}  // namespace Infineon
