# This script was generated automatically by bender.
set ROOT "/home/work1/Works/HiLoGatedCNNTrigger"

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_fifo_w112_d168_A.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_fifo_w112_d336_A.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_fifo_w119_d336_A.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_fifo_w12_d1024_A.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_fifo_w3072_d4_A.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_fifo_w672_d28_A.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_flow_control_loop_pipe.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_flow_control_loop_pipe_sequential_init.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_hls_deadlock_detection_unit.v \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_hls_deadlock_detector.vh \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_hls_deadlock_idx0_monitor.v \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_hls_deadlock_kernel_monitor_top.vh \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_hls_deadlock_report_unit.vh \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_12s_6s_18_1_0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_12s_7ns_19_1_0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_12s_7s_19_1_0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_12s_8ns_20_1_0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_12s_8s_20_1_0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_12s_9ns_20_1_0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_12s_9s_20_1_0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_10ns_24_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_5ns_21_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_5s_21_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_6ns_22_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_6s_22_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_7ns_23_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_7s_23_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_8ns_24_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_8s_24_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_mul_16s_9ns_24_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_regslice_both.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_sparsemux_9_2_12_1_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1.v \
    $ROOT/.bender/git/checkouts/cnn-core-e877e60e6252d66e/cnn_core_project/cnn_core_prj/solution1/impl/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3.v \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/rtl/cnn_core_wrapper_top.v \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/sim/tb_stream.sv \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/01_clocks.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/02_io_delays.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/03_clock_groups.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/04_uncertainty.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/05_multicycle_falsepaths.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/10_io_standards.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/20_pins.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/21_diff_pairs.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/22_interface_adc.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/23_interface_spi.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/24_interface_axi.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/30_timing_extras.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/40_debug_ila.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/50_power_thermal.xdc \
    $ROOT/.bender/git/checkouts/cnn-core-wrapper-49393d39e1ddbc56/hw/xdc/99_local_override.xdc \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/hilo-trigger-30f6769e8eceb014/hw/rtl/PRE_TRIGGER_PKG.vhd \
    $ROOT/.bender/git/checkouts/hilo-trigger-30f6769e8eceb014/hw/rtl/Mult_to_bin.vhd \
    $ROOT/.bender/git/checkouts/hilo-trigger-30f6769e8eceb014/hw/rtl/Pre_trigger_1ch.vhd \
    $ROOT/.bender/git/checkouts/hilo-trigger-30f6769e8eceb014/hw/rtl/Pre_trigger.vhd \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/hilo-trigger-30f6769e8eceb014/hw/sim/tb_pre_trigger_1ch.vhd \
    $ROOT/.bender/git/checkouts/hilo-trigger-30f6769e8eceb014/hw/sim/tb_pre_trigger.vhd \
    $ROOT/.bender/git/checkouts/hilo-trigger-30f6769e8eceb014/hw/sim/tb_pre_trigger_cosim.vhd \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/hilo-trigger-30f6769e8eceb014/hw/constraints/pre_trigger.xdc \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/hw/rtl/CNN_CHUNK_CAPTURE.vhd \
    $ROOT/hw/rtl/HILO_CNN_TRIGGER.vhd \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/hw/sim/tb_hilo_cnn_trigger.sv \
]

add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/hw/sim/HILO_CNN_TRIGGER_TB_WRAP.vhd \
]

set_property verilog_define [list \
    TARGET_FPGA \
    TARGET_SIMULATION \
    TARGET_SYNTHESIS \
    TARGET_VIVADO \
    TARGET_XILINX \
] [current_fileset]

set_property verilog_define [list \
    TARGET_FPGA \
    TARGET_SIMULATION \
    TARGET_SYNTHESIS \
    TARGET_VIVADO \
    TARGET_XILINX \
] [current_fileset -simset]

