@I [HLS-0] Workspace E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1 opened at Mon Aug 07 09:05:09 +0800 2017
@I [HLS-100] Execute     config_clock -quiet -name default -period 10 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq 
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.lib 
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.lib 
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_old.lib 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_vivado.lib 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.016 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynq/dsp48e1.hlp 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed medium 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     import_lib returned 0; 0.016 sec.
@I [HLS-100] Execute     source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq.gen 
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command             ap_source returned 0; 0.015 sec.
@I [HLS-100] Command           ap_source returned 0; 0.015 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command           ap_source returned 0; 0.016 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command           ap_source returned 0; 0.109 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.14 sec.
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0.14 sec.
@I [HLS-100] Command     ap_source returned 0; 0.14 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv7.lib 
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_hp.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv.hlp 
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command           ap_source returned 0; 0.015 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command           ap_source returned 0; 0.016 sec.
@I [HLS-100] Command         ap_source returned 0; 0.031 sec.
@I [HLS-100] Command       ap_source returned 0; 0.031 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq_hp.hlp 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Command     import_lib returned 0; 0.047 sec.
@I [HLS-100] Execute     source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Command     ap_source returned 0; 0 sec.
@I [HLS-100] Execute     set_part xc7z045ffg900-2 
@I [HLS-100] Execute       add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         license_isbetapart xc7z045 
@I [HLS-100] Command         license_isbetapart returned 1; 0.016 sec.
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -speed medium 
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0.016 sec.
@I [HLS-100] Execute       add_library xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0 sec.
@I [HLS-10] Setting target device to 'xc7z045ffg900-2'
@I [HLS-100] Command     set_part returned 0; 0.062 sec.
@I [HLS-100] Execute     get_default_platform 
@I [HLS-100] Command     get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -speed medium 
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Command   open_solution returned 0; 0.296 sec.
@I [HLS-100] Execute   set_part xc7z045ffg900-2 -tool vivado 
@I [HLS-100] Execute     add_library xilinx/zynq/zynq:xc7z045:ffg900:-2 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       license_isbetapart xc7z045 
@I [HLS-100] Command       license_isbetapart returned 1; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 54650}  {LUT 218600}    {FF 437200} {DSP48E 900}   {BRAM 1090}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed medium 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0 sec.
@I [HLS-100] Execute     add_library xilinx/zynq/zynq_fpv6 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0 sec.
@I [HLS-100] Command   set_part returned 0; 0 sec.
@I [HLS-100] Execute   create_clock -period 10 -name default 
@I [HLS-100] Execute     config_clock -quiet -name default -period 10 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Command   create_clock returned 0; 0 sec.
@I [HLS-100] Execute   csynth_design 
@I [HLS-100] Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
@I [HLS-10] Analyzing design file 'awgn.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling awgn.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2016.4/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -D__cdecl=   -I "D:/Xilinx/Vivado_HLS/2016.4/win64/tools/systemc/include" -I "D:/Xilinx/Vivado_HLS/2016.4/include" -I "D:/Xilinx/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "awgn.cpp"  -o "E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 1.248 sec.
@I [HLS-100] Execute       is_encrypted E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2016.4/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "awgn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.0.cpp" 
@I [HLS-100] Command       clang returned 0; 0.265 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.0.cpp E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.0.cpp.ap-line.cpp E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.0.cpp.ap-line.cpp"  -m "awgn_top" -o "E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.0.cpp.ap-cdt.cpp" --pp --directive E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/solution1.directive --source E:/code/hls/xilinx_design/examples/design/dsp/awgn/awgn.cpp --error E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db --ca --es --gf --pd --p2d E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db --sd --scff E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/.systemc_flag --ad 
@I [HLS-100] Command       cdt returned 0; 7.554 sec.
@I [HLS-0] Marker-Pragma convertor: E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pp.0.cpp.ap-cdt.cpp E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pragma.0.cpp E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2016.4/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.234 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2016.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.g.bc" 
@I [HLS-100] Command       clang returned 0; 1.045 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/ve_warning.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 93.734 ; gain = 44.027
@I [HLS-0] Linking Release ...
@I [HLS-100] Execute       llvm-ld E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.bc -disable-opt -LD:/Xilinx/Vivado_HLS/2016.4/win64/lib -lm_basic -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o 
@I [HLS-100] Command       llvm-ld returned 0; 0.359 sec.
@I [HLS-100] Execute       disassemble E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o 
@I [HLS-100] Execute         is_encrypted E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 0.187 sec.
@I [HLS-0] Disassemble time: 0 seconds per iteration
@I [HLS-0] Linking Debug ...
@I [HLS-100] Execute       llvm-ld E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn.g.bc -disable-opt -LD:/Xilinx/Vivado_HLS/2016.4/win64/lib -lm_basic -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g 
@I [HLS-100] Command       llvm-ld returned 0; 0.405 sec.
@I [HLS-100] Execute       disassemble E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g 
@I [HLS-100] Execute         is_encrypted E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 0.187 sec.
@I [HLS-0] Disassemble time: 0 seconds per iteration
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 93.922 ; gain = 44.215
@I [HLS-100] Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
@I [HLS-100] Execute         cleanup_all_models 
@I [HLS-100] Command         cleanup_all_models returned 0; 0 sec.
@I [HLS-10] Starting code transformations ...
@I [HLS-100] Execute         transform -promote-dbg-pointer E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.pp.bc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.pp.0.bc -f 
@I [HLS-100] Command         transform returned 0; 0.112 sec.
@I [HLS-100] Execute         llvm-ld E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado_HLS/2016.4/win64/lib -lfloatconversion -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.0 
@I [HLS-100] Command         llvm-ld returned 0; 0.343 sec.
@I [HLS-0] Running Standard Transforms...
@I [HLS-100] Execute         transform -hls -share-std-xform -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top awgn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -promote-dbg-pointer -norm-name E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.0.bc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
@I [HLS-100] Command         transform returned 0; 0.671 sec.
@I [HLS-100] Execute         disassemble E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.1 E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.1 
@I [HLS-100] Execute           is_encrypted E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.1.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.234 sec.
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.965 ; gain = 90.258
@I [HLS-10] Checking synthesizability ...
@I [HLS-0] Checking Synthesizability 1/2..
@I [HLS-100] Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.1.bc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.2.prechk.bc -f 
@I [XFORM-602] Inlining function 'hls::awgn<16>::tickLfsr' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
@I [HLS-100] Command         transform returned 0; 0.188 sec.
@I [HLS-0] Checking Synthesizability 2/2..
@I [HLS-100] Execute         transform -syn-check E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
@I [HLS-100] Command         transform returned 0; 0.219 sec.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 146.785 ; gain = 97.078
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.g.1.bc to E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] Presyn 1...
@I [HLS-100] Execute         transform -hls -tmp E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.1.bc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.1.tmp.bc -f 
@I [XFORM-102] Automatically partitioning small array 'bramChapter.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:151) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'noiseGen.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:161) completely based on array size.
@I [XFORM-101] Partitioning array 'bramChapter.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:151) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'noiseGen.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:161) in dimension 1 completely.
@I [XFORM-602] Inlining function 'hls::awgn<16>::tickLfsr' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
@I [HLS-100] Command         transform returned 0; 0.499 sec.
@I [HLS-0] Presyn 2...
@I [HLS-100] Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
@I [XFORM-401] Performing if-conversion on hyperblock to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:354:5) in function 'hls::awgn<16>::xorShift'... converting 10 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202:31) in function 'hls::awgn<16>::operator()'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169:65) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198:54) in function 'hls::awgn<16>::operator()'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:208:51) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169:59) in function 'hls::awgn<16>::operator()'... converting 10 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:356:40) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:248:5) in function 'hls::awgn<16>::operator()'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'hls::awgn<16>::xorShift' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
@I [XFORM-11] Balancing expressions in function 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:155:81)...6 expression(s) balanced.
@I [HLS-100] Command         transform returned 0; 0.219 sec.
@I [HLS-100] Execute         disassemble E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.2 E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.2 
@I [HLS-100] Execute           is_encrypted E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.2.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.156 sec.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 182.652 ; gain = 132.945
@I [HLS-0] Building ssdm...
@I [HLS-100] Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -cdfg-build E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.2.bc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
@W [XFORM-631] Renaming function 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:79) into operator().
@I [HLS-100] Command         transform returned 0; 0.312 sec.
@I [HLS-100] Execute         disassemble E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.3 E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.3 
@I [HLS-100] Execute           is_encrypted E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.o.3.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.109 sec.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 191.012 ; gain = 141.305
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command       opt_and_import_c returned 0; 3.607 sec.
@I [HLS-100] Command     elaborate returned 0; 16.823 sec.
@I [HLS-100] Execute     autosyn 
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'awgn_top' ...
@I [HLS-100] Execute       ap_set_top_model awgn_top 
@W [SYN-103] Legalizing function name 'operator()' to 'operator_s'.
@I [HLS-100] Command       ap_set_top_model returned 0; 0 sec.
@I [HLS-100] Execute       get_model_list awgn_top -filter all-wo-channel -topdown 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model awgn_top 
@I [HLS-100] Command       preproc_iomode returned 0; 0.016 sec.
@I [HLS-100] Execute       preproc_iomode -model operator() 
@I [HLS-100] Command       preproc_iomode returned 0; 0 sec.
@I [HLS-100] Execute       get_model_list awgn_top -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Model list for configure: operator() awgn_top
@I [HLS-0] Configuring Module : operator() ...
@I [HLS-100] Execute       set_default_model operator() 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit operator() 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Configuring Module : awgn_top ...
@I [HLS-100] Execute       set_default_model awgn_top 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit awgn_top 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Model list for preprocess: operator() awgn_top
@I [HLS-0] Preprocessing Module: operator() ...
@I [HLS-100] Execute       set_default_model operator() 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model operator() 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0.016 sec.
@I [HLS-100] Execute       rtl_gen_preprocess operator() 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Preprocessing Module: awgn_top ...
@I [HLS-100] Execute       set_default_model awgn_top 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model awgn_top 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess awgn_top 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for synthesis: operator() awgn_top
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'operator_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model operator() 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model operator() 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.189 sec.
@I [HLS-111]  Elapsed time: 17.794 seconds; current allocated memory: 153.513 MB.
@I [HLS-100] Execute       report -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.031 sec.
@I [HLS-100] Execute       db_write -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.062 sec.
@I [HLS-0] Finish scheduling operator().
@I [HLS-100] Execute       set_default_model operator() 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model operator() 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=operator()
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.046 sec.
@I [HLS-111]  Elapsed time: 0.484 seconds; current allocated memory: 153.655 MB.
@I [HLS-100] Execute       report -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.094 sec.
@I [HLS-100] Execute       db_write -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.062 sec.
@I [HLS-0] Finish binding operator().
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'awgn_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model awgn_top 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model awgn_top 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.047 sec.
@I [HLS-111]  Elapsed time: 0.234 seconds; current allocated memory: 153.663 MB.
@I [HLS-100] Execute       report -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       db_write -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0 sec.
@I [HLS-0] Finish scheduling awgn_top.
@I [HLS-100] Execute       set_default_model awgn_top 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model awgn_top 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=awgn_top
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.032 sec.
@I [HLS-111]  Elapsed time: 0.265 seconds; current allocated memory: 153.653 MB.
@I [HLS-100] Execute       report -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.063 sec.
@I [HLS-100] Execute       db_write -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.015 sec.
@I [HLS-0] Finish binding awgn_top.
@I [HLS-100] Execute       get_model_list awgn_top -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Execute       rtl_gen_preprocess operator() 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess awgn_top 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for RTL generation: operator() awgn_top
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'operator_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model operator() -vendor xilinx -mg_file E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.compgen.tcl 
@W [RTGEN-101] Register 'uut_lfsr128_V' is power-on initialization.
@I [SYN-210] Renamed object name 'operator_s_coarseContents' to 'operator_s_coarsebkb' due to the length limit 20
@I [SYN-210] Renamed object name 'operator_s_gradientContents' to 'operator_s_gradiecud' due to the length limit 20
@I [SYN-210] Renamed object name 'operator_s_scaleLookup' to 'operator_s_scaleLdEe' due to the length limit 20
@I [SYN-210] Renamed object name 'awgn_top_mul_mul_13ns_10s_23_1' to 'awgn_top_mul_mul_eOg' due to the length limit 20
@I [RTGEN-100] Generating core module 'awgn_top_mul_mul_eOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'awgn_top_mux_42_9_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'operator_s'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.094 sec.
@I [HLS-111]  Elapsed time: 0.265 seconds; current allocated memory: 153.789 MB.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl operator() -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/systemc/operator_s -synmodules operator() awgn_top 
@I [HLS-100] Command       gen_rtl returned 0; 0.032 sec.
@I [HLS-100] Execute       gen_rtl operator() -style xilinx -f -lang vhdl -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/vhdl/operator_s 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl operator() -style xilinx -f -lang vlog -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/verilog/operator_s 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_tb_info operator() -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s -p E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.031 sec.
@I [HLS-100] Execute       report -model operator() -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/report/operator_s_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.015 sec.
@I [HLS-100] Execute       report -model operator() -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/report/operator_s_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.032 sec.
@I [HLS-100] Execute       report -model operator() -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.109 sec.
@I [HLS-100] Execute       db_write -model operator() -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.078 sec.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'awgn_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model awgn_top -vendor xilinx -mg_file E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.compgen.tcl 
@I [RTGEN-500] Setting interface mode on port 'awgn_top/snr_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'awgn_top/noise_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'awgn_top' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'awgn_top'.
@I [HLS-100] Command       create_rtl_model returned 0; 0 sec.
@I [HLS-111]  Elapsed time: 0.453 seconds; current allocated memory: 156.145 MB.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl awgn_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/systemc/awgn_top -synmodules operator() awgn_top 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl awgn_top -istop -style xilinx -f -lang vhdl -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/vhdl/awgn_top 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       gen_rtl awgn_top -istop -style xilinx -f -lang vlog -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/verilog/awgn_top 
@I [HLS-100] Command       gen_rtl returned 0; 0 sec.
@I [HLS-100] Execute       export_constraint_db -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.constraint.tcl -f -tool general 
@I [HLS-100] Command       export_constraint_db returned 0; 0 sec.
@I [HLS-100] Execute       report -model awgn_top -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.design.xml -verbose -f -dv 
@I [HLS-100] Command       report returned 0; 0.064 sec.
@I [HLS-100] Execute       report -model awgn_top -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.sdaccel.xml -verbose -f -sdaccel 
@I [HLS-100] Command       report returned 0; 0.001 sec.
@I [HLS-100] Execute       gen_tb_info awgn_top -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top -p E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.025 sec.
@I [HLS-100] Execute       report -model awgn_top -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/report/awgn_top_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.001 sec.
@I [HLS-100] Execute       report -model awgn_top -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/syn/report/awgn_top_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0 sec.
@I [HLS-100] Execute       report -model awgn_top -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.063 sec.
@I [HLS-100] Execute       db_write -model awgn_top -o E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.adb -f 
@I [HLS-100] Command       db_write returned 0; 0 sec.
@I [HLS-100] Execute       sc_get_clocks awgn_top 
@I [HLS-100] Command       sc_get_clocks returned 0; 0 sec.
@I [HLS-100] Execute       sc_get_portdomain awgn_top 
@I [HLS-100] Command       sc_get_portdomain returned 0; 0 sec.
@I [HLS-0] Model list for RTL component generation: operator() awgn_top
@I [HLS-0] Handling components in module [operator_s] ... 
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.compgen.tcl 
@I [HLS-0] Found component awgn_top_mux_42_9_1.
@I [HLS-0] Append model awgn_top_mux_42_9_1
@I [HLS-0] Found component awgn_top_mul_mul_eOg.
@I [HLS-0] Append model awgn_top_mul_mul_eOg
@I [HLS-0] Found component operator_s_coarsebkb.
@I [HLS-0] Append model operator_s_coarsebkb
@I [HLS-0] Found component operator_s_gradiecud.
@I [HLS-0] Append model operator_s_gradiecud
@I [HLS-0] Found component operator_s_scaleLdEe.
@I [HLS-0] Append model operator_s_scaleLdEe
@I [HLS-0] Found component operator_s_norm_V.
@I [HLS-0] Append model operator_s_norm_V
@I [HLS-100] Command       ap_source returned 0; 0.203 sec.
@I [HLS-0] Handling components in module [awgn_top] ... 
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.078 sec.
@I [HLS-0] Append model operator_s
@I [HLS-0] Append model awgn_top
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: awgn_top_mux_42_9_1 awgn_top_mul_mul_eOg operator_s_coarsebkb operator_s_gradiecud operator_s_scaleLdEe operator_s_norm_V operator_s awgn_top
@I [HLS-0] To file: write model awgn_top_mux_42_9_1
@I [HLS-0] To file: write model awgn_top_mul_mul_eOg
@I [HLS-0] To file: write model operator_s_coarsebkb
@I [HLS-0] To file: write model operator_s_gradiecud
@I [HLS-0] To file: write model operator_s_scaleLdEe
@I [HLS-0] To file: write model operator_s_norm_V
@I [HLS-0] To file: write model operator_s
@I [HLS-0] To file: write model awgn_top
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Execute       export_ssdm E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/a.export.ll 
@I [HLS-100] Command       export_ssdm returned 0; 0.016 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/common.gen 
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/APCoreGen.gen 
@I [HLS-100] Command         ap_source returned 0; 0.016 sec.
@I [HLS-100] Command       ap_source returned 0; 0.016 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/op.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/op_simcore.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/interface.gen 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq.gen 
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute               source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command               ap_source returned 0; 0.015 sec.
@I [HLS-100] Execute               source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command               ap_source returned 0; 0 sec.
@I [HLS-100] Command             ap_source returned 0; 0.015 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.016 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command             ap_source returned 0; 0.016 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command             ap_source returned 0; 0.109 sec.
@I [HLS-100] Execute             source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0.156 sec.
@I [HLS-100] Execute           source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.156 sec.
@I [HLS-100] Command       ap_source returned 0; 0.156 sec.
@I [HLS-100] Execute       source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
@I [HLS-100] Execute         source D:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/operator_s.compgen.tcl 
@I [RTMG-279] Implementing memory 'operator_s_coarsebkb_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'operator_s_gradiecud_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'operator_s_scaleLdEe_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'operator_s_norm_V_ram' using distributed RAMs.
@I [HLS-100] Command       ap_source returned 0; 0.202 sec.
@I [HLS-100] Execute       source E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1/.autopilot/db/awgn_top.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 198.582 ; gain = 148.875
@I [SYSC-301] Generating SystemC RTL for awgn_top.
@I [VHDL-304] Generating VHDL RTL for awgn_top.
@I [VLOG-307] Generating Verilog RTL for awgn_top.
@I [HLS-100] Command     autosyn returned 0; 3.279 sec.
@I [HLS-100] Command   csynth_design returned 0; 20.102 sec.
@I [HLS-100] Command ap_source returned 0; 20.414 sec.
@I [HLS-100] Execute cleanup_all 
@I [HLS-100] Command cleanup_all returned 0; 0 sec.
