// Seed: 2000129221
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  supply1 id_4;
  logic   id_5 = 1;
  logic   id_6;
  type_0 id_7 (
      .id_0(id_1),
      .id_1(id_4[1==1]),
      .id_2(1),
      .id_3(id_5),
      .id_4(),
      .id_5(id_3)
  );
  assign id_4 = id_2;
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  assign id_5 = 1;
endmodule
