# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_cpu_top_func_synth.vhd" \
"../../../../../../Desktop/a/cpu_tb.vhdl" \

# Do not sort compile order
nosort
