

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'
================================================================
* Date:           Wed Mar 20 05:12:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        5|  2073604|  50.000 ns|  20.736 ms|    5|  2073604|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterOutRow_MMIterOutCol  |        3|  2073602|         4|          1|          1|  1 ~ 2073600|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filled = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294]   --->   Operation 7 'alloca' 'filled' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%localbuffer = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295]   --->   Operation 8 'alloca' 'localbuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1298]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1289]   --->   Operation 13 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1289]   --->   Operation 14 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1289]   --->   Operation 15 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1289]   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1289]   --->   Operation 17 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln1298 = store i16 0, i16 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1298]   --->   Operation 19 'store' 'store_ln1298' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.70ns)   --->   "%store_ln1295 = store i512 0, i512 %localbuffer" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295]   --->   Operation 20 'store' 'store_ln1295' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln1294 = store i10 0, i10 %filled" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294]   --->   Operation 21 'store' 'store_ln1294' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln1301 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 24 'icmp' 'icmp_ln1301' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln1301 = add i32 %indvar_flatten_load, i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 25 'add' 'add_ln1301' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1301 = br i1 %icmp_ln1301, void %for.inc36.loopexit, void %for.end38.loopexit.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 26 'br' 'br_ln1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i16 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%icmp_ln1306 = icmp_eq  i16 %j_load, i16 %tmp" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306]   --->   Operation 28 'icmp' 'icmp_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%select_ln1294 = select i1 %icmp_ln1306, i16 0, i16 %j_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294]   --->   Operation 29 'select' 'select_ln1294' <Predicate = (!icmp_ln1301)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1306 = zext i16 %select_ln1294" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306]   --->   Operation 30 'zext' 'zext_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%bLast = icmp_eq  i32 %sub_read, i32 %zext_ln1306" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1312]   --->   Operation 31 'icmp' 'bLast' <Predicate = (!icmp_ln1301)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln1315 = icmp_slt  i32 %zext_ln1306, i32 %cols_bound_per_npc_load_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1315]   --->   Operation 32 'icmp' 'icmp_ln1315' <Predicate = (!icmp_ln1301)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln1315 = br i1 %icmp_ln1315, void %if.end15, void %if.then10" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1315]   --->   Operation 33 'br' 'br_ln1315' <Predicate = (!icmp_ln1301)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%add_ln1306 = add i16 %select_ln1294, i16 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306]   --->   Operation 34 'add' 'add_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln1301 = store i32 %add_ln1301, i32 %indvar_flatten" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 35 'store' 'store_ln1301' <Predicate = (!icmp_ln1301)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln1298 = store i16 %add_ln1306, i16 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1298]   --->   Operation 36 'store' 'store_ln1298' <Predicate = (!icmp_ln1301)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.93>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%filled_1 = load i10 %filled" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 37 'load' 'filled_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2073600, i64 518400"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln1309 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1309]   --->   Operation 40 'specpipeline' 'specpipeline_ln1309' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.02ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_load_read, i4 8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1313]   --->   Operation 41 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1301)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1313 = zext i4 %xf_bits_per_clock" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1313]   --->   Operation 42 'zext' 'zext_ln1313' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.63ns)   --->   "%val = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgOutput0_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1316]   --->   Operation 43 'read' 'val' <Predicate = (!icmp_ln1301 & icmp_ln1315)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln1316 = br void %if.end15" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1316]   --->   Operation 44 'br' 'br_ln1316' <Predicate = (!icmp_ln1301 & icmp_ln1315)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%sub_ln1324 = sub i10 512, i10 %zext_ln1313" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324]   --->   Operation 45 'sub' 'sub_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%icmp_ln1324 = icmp_ugt  i10 %sub_ln1324, i10 %filled_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324]   --->   Operation 46 'icmp' 'icmp_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1324 = br i1 %icmp_ln1324, void %if.else22_ifconv, void %if.end15.for.inc_crit_edge" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324]   --->   Operation 47 'br' 'br_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 32, i4 %xf_bits_per_clock" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 48 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.58>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln1324 = br void %for.inc" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324]   --->   Operation 50 'br' 'br_ln1324' <Predicate = (!icmp_ln1301 & icmp_ln1324)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node filled_next)   --->   "%conv3_i12_i_i923_pn = phi i10 %or_ln, void %if.else22_ifconv, i10 %zext_ln1313, void %if.end15.for.inc_crit_edge" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 51 'phi' 'conv3_i12_i_i923_pn' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns) (out node of the LUT)   --->   "%filled_next = add i10 %conv3_i12_i_i923_pn, i10 %filled_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 52 'add' 'filled_next' <Predicate = (!icmp_ln1301)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln1294 = store i10 %filled_next, i10 %filled" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294]   --->   Operation 53 'store' 'store_ln1294' <Predicate = (!icmp_ln1301)> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1306 = br void %for.body7" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306]   --->   Operation 54 'br' 'br_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.46>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%val_1 = phi i8 %val, void %if.then10, i8 0, void %for.inc36.loopexit"   --->   Operation 55 'phi' 'val_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1314 = zext i8 %val_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1314]   --->   Operation 56 'zext' 'zext_ln1314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1320 = zext i10 %filled_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1320]   --->   Operation 57 'zext' 'zext_ln1320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.35ns)   --->   "%tempval = shl i512 %zext_ln1314, i512 %zext_ln1320" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1320]   --->   Operation 58 'shl' 'tempval' <Predicate = true> <Delay = 3.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1332 = zext i10 %filled_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 59 'zext' 'zext_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.63ns)   --->   "%sub_ln1332 = sub i11 512, i11 %zext_ln1332" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 60 'sub' 'sub_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1332, i32 10" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 61 'bitselect' 'tmp_1' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1332 = trunc i11 %sub_ln1332" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 62 'trunc' 'trunc_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1332_1 = trunc i11 %sub_ln1332" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 63 'trunc' 'trunc_ln1332_1' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.82ns)   --->   "%sub_ln1332_1 = sub i9 0, i9 %trunc_ln1332_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 64 'sub' 'sub_ln1332_1' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%localbuffer_load_1 = load i512 %localbuffer"   --->   Operation 75 'load' 'localbuffer_load_1' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %localbuffer_out, i512 %localbuffer_load_1"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln1333 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %filled_out, i10 %filled_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 77 'write' 'write_ln1333' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln1301)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.85>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%localbuffer_load = load i512 %localbuffer" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1321]   --->   Operation 65 'load' 'localbuffer_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.99ns)   --->   "%localbuffer_1 = or i512 %tempval, i512 %localbuffer_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1321]   --->   Operation 66 'or' 'localbuffer_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (3.63ns)   --->   "%write_ln1331 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %ldata, i512 %localbuffer_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1331]   --->   Operation 67 'write' 'write_ln1331' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1332_1 = zext i9 %sub_ln1332_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 68 'zext' 'zext_ln1332_1' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & tmp_1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.25ns)   --->   "%shl_ln1332 = shl i512 %zext_ln1314, i512 %zext_ln1332_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 69 'shl' 'shl_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & tmp_1)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1332_2 = zext i10 %trunc_ln1332" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 70 'zext' 'zext_ln1332_2' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.35ns)   --->   "%lshr_ln1332 = lshr i512 %zext_ln1314, i512 %zext_ln1332_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 71 'lshr' 'lshr_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_1)> <Delay = 3.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.78ns)   --->   "%localbuffer_2 = select i1 %tmp_1, i512 %shl_ln1332, i512 %lshr_ln1332" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 72 'select' 'localbuffer_2' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.70ns)   --->   "%store_ln1295 = store i512 %localbuffer_2, i512 %localbuffer" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295]   --->   Operation 73 'store' 'store_ln1295' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.70>
ST_5 : Operation 74 [1/1] (1.70ns)   --->   "%store_ln1295 = store i512 %localbuffer_1, i512 %localbuffer" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295]   --->   Operation 74 'store' 'store_ln1295' <Predicate = (!icmp_ln1301 & icmp_ln1324)> <Delay = 1.70>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 512 bit ('localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln1295', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295) of constant 0 on local variable 'localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295 [23]  (1.707 ns)

 <State 2>: 7.022ns
The critical path consists of the following:
	'load' operation 16 bit ('j_load', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306) on local variable 'j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1298 [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1306', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306) [36]  (2.077 ns)
	'select' operation 16 bit ('select_ln1294', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294) [37]  (0.805 ns)
	'icmp' operation 1 bit ('icmp_ln1315', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1315) [43]  (2.552 ns)
	multiplexor before 'phi' operation 8 bit ('val') with incoming values : ('val', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1316) [49]  (1.588 ns)

 <State 3>: 5.931ns
The critical path consists of the following:
	'select' operation 4 bit ('xf_bits_per_clock', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1313) [41]  (1.024 ns)
	multiplexor before 'phi' operation 10 bit ('conv3_i12_i_i923_pn', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333) with incoming values : ('zext_ln1313', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1313) ('or_ln', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333) [78]  (1.588 ns)
	'phi' operation 10 bit ('conv3_i12_i_i923_pn', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333) with incoming values : ('zext_ln1313', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1313) ('or_ln', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333) [78]  (0.000 ns)
	'add' operation 10 bit ('filled_next', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333) [79]  (1.731 ns)
	'store' operation 0 bit ('store_ln1294', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294) of variable 'filled_next', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333 on local variable 'filled', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294 [83]  (1.588 ns)

 <State 4>: 3.462ns
The critical path consists of the following:
	'sub' operation 11 bit ('sub_ln1332', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332) [61]  (1.639 ns)
	'sub' operation 9 bit ('sub_ln1332_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332) [65]  (1.823 ns)

 <State 5>: 6.854ns
The critical path consists of the following:
	'lshr' operation 512 bit ('lshr_ln1332', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332) [69]  (3.359 ns)
	'select' operation 512 bit ('localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332) [70]  (1.788 ns)
	'store' operation 0 bit ('store_ln1295', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295) of variable 'localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332 on local variable 'localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295 [72]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
