$date
	Sun Oct 23 03:30:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#407557
b11110 !
1"
#407558
b11110 &
b11110 %
1$
#407559
0"
#407562
b1111 &
b1111 %
#407566
b101110 &
b101110 %
#407570
b10111 &
b10111 %
#407574
b1000110 &
b1000110 %
#407578
b100011 &
b100011 %
#407582
b1101010 &
b1101010 %
#407586
b110101 &
b110101 %
#407590
b10100000 &
b10100000 %
#407594
b1010000 &
b1010000 %
#407598
b101000 &
b101000 %
#407602
b10100 &
b10100 %
#407606
b1010 &
b1010 %
#407610
b101 &
b101 %
#407614
b10000 &
b10000 %
#407618
b1000 &
b1000 %
#407622
b100 &
b100 %
#407626
b10 &
b10 %
#407630
b1 &
1#
b1 %
#407634
b0 &
b0 %
0#
0$
#1451419
b1010 !
1"
#1451422
b1010 &
b1010 %
1$
#1451423
0"
#1451426
b101 &
b101 %
#1451430
b10000 &
b10000 %
#1451434
b1000 &
b1000 %
#1451438
b100 &
b100 %
#1451442
b10 &
b10 %
#1451446
b1 &
1#
b1 %
#1451450
b0 &
b0 %
0#
0$
#2416793
b11010 !
1"
#2416794
b11010 &
b11010 %
1$
#2416795
0"
#2416798
b1101 &
b1101 %
#2416802
b101000 &
b101000 %
#2416806
b10100 &
b10100 %
#2416810
b1010 &
b1010 %
#2416814
b101 &
b101 %
#2416818
b10000 &
b10000 %
#2416822
b1000 &
b1000 %
#2416826
b100 &
b100 %
#2416830
b10 &
b10 %
#2416834
b1 &
b1 %
1#
#2416838
b0 &
0#
b0 %
0$
#4500012
