

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 16:08:40 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_9 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                              |     -|  0.00|      103|  1.030e+03|         -|      104|     -|        no|  4 (~0%)|  364 (14%)|  14011 (2%)|  35244 (12%)|    -|
    | + test_Pipeline_ARRAY_1_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_120_17  |     -|  0.30|        4|     40.000|         -|        4|     -|        no|        -|   16 (~0%)|    76 (~0%)|    821 (~0%)|    -|
    |  o VITIS_LOOP_120_17               |     -|  7.30|        2|     20.000|         1|        1|     2|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_130_19  |     -|  0.39|        4|     40.000|         -|        4|     -|        no|        -|    60 (2%)|   440 (~0%)|    2994 (1%)|    -|
    |  o VITIS_LOOP_130_19               |     -|  7.30|        2|     20.000|         2|        1|     2|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_151_23  |     -|  0.41|        8|     80.000|         -|        8|     -|        no|        -|   24 (~0%)|   526 (~0%)|   1507 (~0%)|    -|
    |  o VITIS_LOOP_151_23               |     -|  7.30|        6|     60.000|         2|        1|     6|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_173_27  |     -|  1.65|       10|    100.000|         -|       10|     -|        no|        -|    4 (~0%)|    75 (~0%)|    282 (~0%)|    -|
    |  o VITIS_LOOP_173_27               |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE        |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                     |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d5.cpp:18:3   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d5.cpp:25:3   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d5.cpp:219:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:18:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Inferred     | 16     | ARRAY_1_READ | d5.cpp:18:3   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:25:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Inferred     | 16     | ARRAY_2_READ | d5.cpp:25:3   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:219:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d5.cpp:219:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                             | 364 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln50     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212        | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213        | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214        | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215        | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|   add_ln50_fu_1082_p2              | -   |        | add_ln50     | add | fabric | 0       |
|   add_ln50_5_fu_1260_p2            | -   |        | add_ln50_5   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln90     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln90_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln90_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212        | 4   |        | mul_ln90_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213        | 4   |        | mul_ln90_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214        | 4   |        | mul_ln90_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215        | 4   |        | mul_ln90_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216        | 4   |        | mul_ln90_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216        | 4   |        | mul_ln50_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217        | 4   |        | mul_ln50_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218        | 4   |        | mul_ln50_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217        | 4   |        | mul_ln90_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218        | 4   |        | mul_ln90_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219        | 4   |        | mul_ln90_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220        | 4   |        | mul_ln90_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221        | 4   |        | mul_ln90_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222        | 4   |        | mul_ln90_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219        | 4   |        | mul_ln90_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220        | 4   |        | mul_ln90_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223        | 4   |        | mul_ln90_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln90_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln90_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln90_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212        | 4   |        | mul_ln90_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224        | 4   |        | mul_ln90_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221        | 4   |        | mul_ln50_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222        | 4   |        | mul_ln50_11  | mul | auto   | 0       |
|   add_ln50_8_fu_1349_p2            | -   |        | add_ln50_8   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U225        | 4   |        | mul_ln90_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U226        | 4   |        | mul_ln90_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U227        | 4   |        | mul_ln90_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U228        | 4   |        | mul_ln90_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229        | 4   |        | mul_ln90_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U230        | 4   |        | mul_ln90_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223        | 4   |        | mul_ln90_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224        | 4   |        | mul_ln90_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225        | 4   |        | mul_ln50_12  | mul | auto   | 0       |
|   add_ln50_9_fu_1353_p2            | -   |        | add_ln50_9   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U226        | 4   |        | mul_ln50_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U227        | 4   |        | mul_ln50_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U228        | 4   |        | mul_ln50_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229        | 4   |        | mul_ln50_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U230        | 4   |        | mul_ln50_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U231        | 4   |        | mul_ln90_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U232        | 4   |        | mul_ln90_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U233        | 4   |        | mul_ln90_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U234        | 4   |        | mul_ln90_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U235        | 4   |        | mul_ln90_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U236        | 4   |        | mul_ln90_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U237        | 4   |        | mul_ln90_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U238        | 4   |        | mul_ln90_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U231        | 4   |        | mul_ln90_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U239        | 4   |        | mul_ln90_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U232        | 4   |        | mul_ln90_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U240        | 4   |        | mul_ln90_41  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U241        | 4   |        | mul_ln90_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U233        | 4   |        | mul_ln90_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U234        | 4   |        | mul_ln90_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U235        | 4   |        | mul_ln90_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U236        | 4   |        | mul_ln90_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln90_47  | mul | auto   | 0       |
|   add_ln113_5_fu_1381_p2           | -   |        | add_ln113_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U237        | 4   |        | mul_ln50_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U238        | 4   |        | mul_ln50_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U239        | 4   |        | mul_ln50_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U240        | 4   |        | mul_ln50_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U241        | 4   |        | mul_ln50_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U242        | 4   |        | mul_ln50_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U243        | 4   |        | mul_ln50_24  | mul | auto   | 0       |
|   add_ln50_14_fu_1414_p2           | -   |        | add_ln50_14  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U242        | 4   |        | mul_ln90_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U243        | 4   |        | mul_ln90_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U244        | 4   |        | mul_ln90_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U245        | 4   |        | mul_ln90_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U246        | 4   |        | mul_ln90_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U247        | 4   |        | mul_ln90_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U244        | 4   |        | mul_ln90_54  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U248        | 4   |        | mul_ln90_55  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U245        | 4   |        | mul_ln90_56  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U249        | 4   |        | mul_ln90_57  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U246        | 4   |        | mul_ln90_58  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U250        | 4   |        | mul_ln90_59  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U247        | 4   |        | mul_ln90_60  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U251        | 4   |        | mul_ln90_61  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U252        | 4   |        | mul_ln90_62  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U253        | 4   |        | mul_ln90_63  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U248        | 4   |        | mul_ln90_64  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U249        | 4   |        | mul_ln90_65  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U250        | 4   |        | mul_ln90_66  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U251        | 4   |        | mul_ln90_67  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213        | 4   |        | mul_ln90_68  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214        | 4   |        | mul_ln90_69  | mul | auto   | 0       |
|   add_ln113_16_fu_1448_p2          | -   |        | add_ln113_16 | add | fabric | 0       |
|   add_ln113_27_fu_1512_p2          | -   |        | add_ln113_27 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U252        | 4   |        | mul_ln50_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U253        | 4   |        | mul_ln50_26  | mul | auto   | 0       |
|   add_ln50_15_fu_1177_p2           | -   |        | add_ln50_15  | add | fabric | 0       |
|   add_ln50_16_fu_1545_p2           | -   |        | add_ln50_16  | add | fabric | 0       |
|   grp_fu_781_p2                    | -   |        | add_ln50_18  | add | fabric | 0       |
|   add_ln50_20_fu_1549_p2           | -   |        | add_ln50_20  | add | fabric | 0       |
|   grp_fu_787_p2                    | -   |        | add_ln113_35 | add | fabric | 0       |
|   add_ln113_36_fu_1564_p2          | -   |        | add_ln113_36 | add | fabric | 0       |
|   add_ln113_38_fu_1575_p2          | -   |        | add_ln113_38 | add | fabric | 0       |
|   add_ln113_46_fu_1195_p2          | -   |        | add_ln113_46 | add | fabric | 0       |
|   add_ln113_47_fu_1621_p2          | -   |        | add_ln113_47 | add | fabric | 0       |
|   add_ln113_49_fu_1632_p2          | -   |        | add_ln113_49 | add | fabric | 0       |
|   add_ln113_61_fu_1695_p2          | -   |        | add_ln113_61 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U254        | 4   |        | mul_ln90_70  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U255        | 4   |        | mul_ln90_71  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln90_72  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215        | 4   |        | mul_ln90_73  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln90_74  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln90_75  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U254        | 4   |        | mul_ln90_76  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln90_77  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln90_78  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln90_79  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln90_80  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U260        | 4   |        | mul_ln90_81  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261        | 4   |        | mul_ln90_82  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U255        | 4   |        | mul_ln90_83  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212        | 4   |        | mul_ln90_84  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213        | 4   |        | mul_ln90_85  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262        | 4   |        | mul_ln90_86  | mul | auto   | 0       |
|   tmp_fu_2655_p2                   | -   |        | tmp          | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U273        | 4   |        | tmp2         | mul | auto   | 0       |
|   add_ln113_67_fu_1728_p2          | -   |        | add_ln113_67 | add | fabric | 0       |
|   add_ln113_68_fu_1734_p2          | -   |        | add_ln113_68 | add | fabric | 0       |
|   add_ln113_71_fu_1201_p2          | -   |        | add_ln113_71 | add | fabric | 0       |
|   arr_15_fu_2666_p2                | -   |        | arr_15       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U263        | 4   |        | mul_ln90_87  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216        | 4   |        | mul_ln90_88  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U264        | 4   |        | mul_ln90_89  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U265        | 4   |        | mul_ln90_90  | mul | auto   | 0       |
|   add_ln90_fu_2672_p2              | -   |        | add_ln90     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U272        | 4   |        | mul_ln90_91  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209        | 4   |        | mul_ln184    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln184_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln184_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212        | 4   |        | mul_ln184_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213        | 4   |        | mul_ln184_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214        | 4   |        | mul_ln184_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215        | 4   |        | mul_ln184_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216        | 4   |        | mul_ln184_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217        | 4   |        | mul_ln184_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218        | 4   |        | mul_ln185    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219        | 4   |        | mul_ln185_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220        | 4   |        | mul_ln185_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221        | 4   |        | mul_ln185_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222        | 4   |        | mul_ln185_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223        | 4   |        | mul_ln185_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224        | 4   |        | mul_ln185_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225        | 4   |        | mul_ln185_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U226        | 4   |        | mul_ln185_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U227        | 4   |        | mul_ln186    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U228        | 4   |        | mul_ln186_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229        | 4   |        | mul_ln186_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U230        | 4   |        | mul_ln186_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U231        | 4   |        | mul_ln186_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U232        | 4   |        | mul_ln186_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U233        | 4   |        | mul_ln186_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U234        | 4   |        | mul_ln186_7  | mul | auto   | 0       |
|   add_ln186_fu_3097_p2             | -   |        | add_ln186    | add | fabric | 0       |
|   add_ln186_1_fu_3103_p2           | -   |        | add_ln186_1  | add | fabric | 0       |
|   add_ln186_2_fu_3117_p2           | -   |        | add_ln186_2  | add | fabric | 0       |
|   add_ln186_3_fu_3123_p2           | -   |        | add_ln186_3  | add | fabric | 0       |
|   add_ln186_4_fu_3129_p2           | -   |        | add_ln186_4  | add | fabric | 0       |
|   add_ln186_5_fu_3143_p2           | -   |        | add_ln186_5  | add | fabric | 0       |
|   add_ln186_8_fu_3149_p2           | -   |        | add_ln186_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U235        | 4   |        | mul_ln187    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U236        | 4   |        | mul_ln187_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U237        | 4   |        | mul_ln187_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U238        | 4   |        | mul_ln187_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U239        | 4   |        | mul_ln187_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U240        | 4   |        | mul_ln187_5  | mul | auto   | 0       |
|   add_ln187_5_fu_3197_p2           | -   |        | add_ln187_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U241        | 4   |        | mul_ln188    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U242        | 4   |        | mul_ln188_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U243        | 4   |        | mul_ln188_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U244        | 4   |        | mul_ln188_3  | mul | auto   | 0       |
|   grp_fu_781_p2                    | -   |        | add_ln188    | add | fabric | 0       |
|   add_ln188_1_fu_3209_p2           | -   |        | add_ln188_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U217        | 4   |        | mul_ln189    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218        | 4   |        | mul_ln189_1  | mul | auto   | 0       |
|   grp_fu_799_p2                    | -   |        | add_ln189    | add | fabric | 0       |
|   arr_11_fu_3243_p2                | -   |        | arr_11       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U219        | 4   |        | mul_ln190    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220        | 4   |        | mul_ln190_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221        | 4   |        | mul_ln190_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222        | 4   |        | mul_ln190_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223        | 4   |        | mul_ln190_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224        | 4   |        | mul_ln190_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225        | 4   |        | mul_ln190_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U226        | 4   |        | mul_ln190_7  | mul | auto   | 0       |
|   add_ln190_fu_2741_p2             | -   |        | add_ln190    | add | fabric | 0       |
|   add_ln190_1_fu_2747_p2           | -   |        | add_ln190_1  | add | fabric | 0       |
|   add_ln190_2_fu_2761_p2           | -   |        | add_ln190_2  | add | fabric | 0       |
|   add_ln190_3_fu_2767_p2           | -   |        | add_ln190_3  | add | fabric | 0       |
|   add_ln190_4_fu_2773_p2           | -   |        | add_ln190_4  | add | fabric | 0       |
|   add_ln190_5_fu_2787_p2           | -   |        | add_ln190_5  | add | fabric | 0       |
|   add_ln190_7_fu_2793_p2           | -   |        | add_ln190_7  | add | fabric | 0       |
|   add_ln190_8_fu_2799_p2           | -   |        | add_ln190_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U266        | 4   |        | mul_ln191    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U267        | 4   |        | mul_ln191_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U268        | 4   |        | mul_ln191_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214        | 4   |        | mul_ln191_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U269        | 4   |        | mul_ln191_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215        | 4   |        | mul_ln191_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216        | 4   |        | mul_ln191_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217        | 4   |        | mul_ln191_7  | mul | auto   | 0       |
|   add_ln191_fu_1769_p2             | -   |        | add_ln191    | add | fabric | 0       |
|   grp_fu_793_p2                    | -   |        | add_ln191_1  | add | fabric | 0       |
|   add_ln191_2_fu_1783_p2           | -   |        | add_ln191_2  | add | fabric | 0       |
|   add_ln191_3_fu_1789_p2           | -   |        | add_ln191_3  | add | fabric | 0       |
|   grp_fu_799_p2                    | -   |        | add_ln191_4  | add | fabric | 0       |
|   add_ln191_5_fu_1803_p2           | -   |        | add_ln191_5  | add | fabric | 0       |
|   add_ln191_6_fu_1809_p2           | -   |        | add_ln191_6  | add | fabric | 0       |
|   add_ln191_7_fu_1815_p2           | -   |        | add_ln191_7  | add | fabric | 0       |
|   add_ln191_9_fu_2280_p2           | -   |        | add_ln191_9  | add | fabric | 0       |
|   add_ln191_10_fu_2286_p2          | -   |        | add_ln191_10 | add | fabric | 0       |
|   add_ln191_12_fu_1821_p2          | -   |        | add_ln191_12 | add | fabric | 0       |
|   add_ln191_13_fu_1827_p2          | -   |        | add_ln191_13 | add | fabric | 0       |
|   add_ln191_14_fu_1841_p2          | -   |        | add_ln191_14 | add | fabric | 0       |
|   add_ln191_16_fu_1847_p2          | -   |        | add_ln191_16 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U245        | 4   |        | mul_ln192    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U246        | 4   |        | mul_ln192_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U247        | 4   |        | mul_ln192_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U227        | 4   |        | mul_ln192_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U228        | 4   |        | mul_ln192_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229        | 4   |        | mul_ln192_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U230        | 4   |        | mul_ln192_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210        | 4   |        | mul_ln193    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U231        | 4   |        | mul_ln193_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211        | 4   |        | mul_ln193_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U232        | 4   |        | mul_ln193_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U233        | 4   |        | mul_ln193_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U234        | 4   |        | mul_ln193_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218        | 4   |        | mul_ln194    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U270        | 4   |        | mul_ln194_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219        | 4   |        | mul_ln194_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220        | 4   |        | mul_ln194_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221        | 4   |        | mul_ln194_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U271        | 4   |        | mul_ln195    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222        | 4   |        | mul_ln195_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223        | 4   |        | mul_ln195_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224        | 4   |        | mul_ln195_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225        | 4   |        | mul_ln196    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U226        | 4   |        | mul_ln196_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U227        | 4   |        | mul_ln196_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U228        | 4   |        | mul_ln197    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229        | 4   |        | mul_ln197_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U230        | 4   |        | mul_ln198    | mul | auto   | 0       |
|   add_ln90_1_fu_2805_p2            | -   |        | add_ln90_1   | add | fabric | 0       |
|   grp_fu_817_p2                    | -   |        | add_ln90_2   | add | fabric | 0       |
|   add_ln90_4_fu_1853_p2            | -   |        | add_ln90_4   | add | fabric | 0       |
|   add_ln90_5_fu_1858_p2            | -   |        | add_ln90_5   | add | fabric | 0       |
|   add_ln90_6_fu_1871_p2            | -   |        | add_ln90_6   | add | fabric | 0       |
|   add_ln90_8_fu_1877_p2            | -   |        | add_ln90_8   | add | fabric | 0       |
|   grp_fu_805_p2                    | -   |        | add_ln90_10  | add | fabric | 0       |
|   add_ln90_11_fu_2326_p2           | -   |        | add_ln90_11  | add | fabric | 0       |
|   add_ln90_13_fu_1887_p2           | -   |        | add_ln90_13  | add | fabric | 0       |
|   add_ln90_14_fu_1893_p2           | -   |        | add_ln90_14  | add | fabric | 0       |
|   add_ln90_15_fu_1907_p2           | -   |        | add_ln90_15  | add | fabric | 0       |
|   add_ln90_17_fu_1913_p2           | -   |        | add_ln90_17  | add | fabric | 0       |
|   add_ln200_1_fu_3298_p2           | -   |        | add_ln200_1  | add | fabric | 0       |
|   add_ln200_2_fu_3309_p2           | -   |        | add_ln200_2  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U235        | 4   |        | mul_ln200    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U236        | 4   |        | mul_ln200_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U237        | 4   |        | mul_ln200_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U238        | 4   |        | mul_ln200_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U239        | 4   |        | mul_ln200_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U240        | 4   |        | mul_ln200_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U241        | 4   |        | mul_ln200_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U242        | 4   |        | mul_ln200_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U243        | 4   |        | mul_ln200_8  | mul | auto   | 0       |
|   add_ln200_4_fu_2913_p2           | -   |        | add_ln200_4  | add | fabric | 0       |
|   add_ln200_5_fu_2923_p2           | -   |        | add_ln200_5  | add | fabric | 0       |
|   add_ln200_6_fu_2929_p2           | -   |        | add_ln200_6  | add | fabric | 0       |
|   add_ln200_7_fu_2939_p2           | -   |        | add_ln200_7  | add | fabric | 0       |
|   add_ln200_43_fu_3341_p2          | -   |        | add_ln200_43 | add | fabric | 0       |
|   add_ln200_8_fu_3345_p2           | -   |        | add_ln200_8  | add | fabric | 0       |
|   add_ln200_9_fu_2945_p2           | -   |        | add_ln200_9  | add | fabric | 0       |
|   add_ln200_10_fu_2955_p2          | -   |        | add_ln200_10 | add | fabric | 0       |
|   add_ln200_14_fu_3378_p2          | -   |        | add_ln200_14 | add | fabric | 0       |
|   add_ln200_35_fu_3392_p2          | -   |        | add_ln200_35 | add | fabric | 0       |
|   add_ln200_11_fu_3398_p2          | -   |        | add_ln200_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U248        | 4   |        | mul_ln200_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U249        | 4   |        | mul_ln200_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U250        | 4   |        | mul_ln200_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U251        | 4   |        | mul_ln200_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U252        | 4   |        | mul_ln200_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U253        | 4   |        | mul_ln200_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U254        | 4   |        | mul_ln200_15 | mul | auto   | 0       |
|   add_ln200_15_fu_3488_p2          | -   |        | add_ln200_15 | add | fabric | 0       |
|   add_ln200_16_fu_3498_p2          | -   |        | add_ln200_16 | add | fabric | 0       |
|   add_ln200_17_fu_3508_p2          | -   |        | add_ln200_17 | add | fabric | 0       |
|   add_ln200_18_fu_3514_p2          | -   |        | add_ln200_18 | add | fabric | 0       |
|   add_ln200_20_fu_3524_p2          | -   |        | add_ln200_20 | add | fabric | 0       |
|   add_ln200_21_fu_3534_p2          | -   |        | add_ln200_21 | add | fabric | 0       |
|   add_ln200_22_fu_3544_p2          | -   |        | add_ln200_22 | add | fabric | 0       |
|   add_ln200_19_fu_4075_p2          | -   |        | add_ln200_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U255        | 4   |        | mul_ln200_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U256        | 4   |        | mul_ln200_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257        | 4   |        | mul_ln200_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258        | 4   |        | mul_ln200_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259        | 4   |        | mul_ln200_20 | mul | auto   | 0       |
|   add_ln200_23_fu_3590_p2          | -   |        | add_ln200_23 | add | fabric | 0       |
|   add_ln200_24_fu_3600_p2          | -   |        | add_ln200_24 | add | fabric | 0       |
|   add_ln200_26_fu_3610_p2          | -   |        | add_ln200_26 | add | fabric | 0       |
|   add_ln200_27_fu_4114_p2          | -   |        | add_ln200_27 | add | fabric | 0       |
|   add_ln200_44_fu_4124_p2          | -   |        | add_ln200_44 | add | fabric | 0       |
|   add_ln200_28_fu_4129_p2          | -   |        | add_ln200_28 | add | fabric | 0       |
|   add_ln200_42_fu_4143_p2          | -   |        | add_ln200_42 | add | fabric | 0       |
|   add_ln200_25_fu_4148_p2          | -   |        | add_ln200_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U260        | 4   |        | mul_ln200_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261        | 4   |        | mul_ln200_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262        | 4   |        | mul_ln200_23 | mul | auto   | 0       |
|   add_ln200_30_fu_3636_p2          | -   |        | add_ln200_30 | add | fabric | 0       |
|   add_ln200_36_fu_4184_p2          | -   |        | add_ln200_36 | add | fabric | 0       |
|   add_ln200_37_fu_4194_p2          | -   |        | add_ln200_37 | add | fabric | 0       |
|   add_ln200_29_fu_4462_p2          | -   |        | add_ln200_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U263        | 4   |        | mul_ln200_24 | mul | auto   | 0       |
|   add_ln200_38_fu_4498_p2          | -   |        | add_ln200_38 | add | fabric | 0       |
|   add_ln200_31_fu_4508_p2          | -   |        | add_ln200_31 | add | fabric | 0       |
|   add_ln185_fu_3646_p2             | -   |        | add_ln185    | add | fabric | 0       |
|   add_ln185_1_fu_3652_p2           | -   |        | add_ln185_1  | add | fabric | 0       |
|   add_ln185_2_fu_3666_p2           | -   |        | add_ln185_2  | add | fabric | 0       |
|   add_ln185_3_fu_3672_p2           | -   |        | add_ln185_3  | add | fabric | 0       |
|   add_ln185_6_fu_3698_p2           | -   |        | add_ln185_6  | add | fabric | 0       |
|   add_ln185_8_fu_3704_p2           | -   |        | add_ln185_8  | add | fabric | 0       |
|   add_ln185_9_fu_3710_p2           | -   |        | add_ln185_9  | add | fabric | 0       |
|   add_ln200_39_fu_4550_p2          | -   |        | add_ln200_39 | add | fabric | 0       |
|   grp_fu_823_p2                    | -   |        | add_ln184    | add | fabric | 0       |
|   grp_fu_829_p2                    | -   |        | add_ln184_1  | add | fabric | 0       |
|   add_ln184_2_fu_3724_p2           | -   |        | add_ln184_2  | add | fabric | 0       |
|   grp_fu_805_p2                    | -   |        | add_ln184_3  | add | fabric | 0       |
|   add_ln184_6_fu_3750_p2           | -   |        | add_ln184_6  | add | fabric | 0       |
|   add_ln184_8_fu_3756_p2           | -   |        | add_ln184_8  | add | fabric | 0       |
|   add_ln184_9_fu_3762_p2           | -   |        | add_ln184_9  | add | fabric | 0       |
|   add_ln200_40_fu_4598_p2          | -   |        | add_ln200_40 | add | fabric | 0       |
|   add_ln200_34_fu_4711_p2          | -   |        | add_ln200_34 | add | fabric | 0       |
|   out1_w_fu_4735_p2                | -   |        | out1_w       | add | fabric | 0       |
|   add_ln201_fu_4744_p2             | -   |        | add_ln201    | add | fabric | 0       |
|   grp_fu_823_p2                    | -   |        | add_ln197_1  | add | fabric | 0       |
|   grp_fu_829_p2                    | -   |        | add_ln197_2  | add | fabric | 0       |
|   add_ln197_4_fu_1923_p2           | -   |        | add_ln197_4  | add | fabric | 0       |
|   add_ln197_5_fu_1929_p2           | -   |        | add_ln197_5  | add | fabric | 0       |
|   add_ln197_6_fu_1941_p2           | -   |        | add_ln197_6  | add | fabric | 0       |
|   add_ln197_8_fu_1947_p2           | -   |        | add_ln197_8  | add | fabric | 0       |
|   add_ln197_10_fu_2355_p2          | -   |        | add_ln197_10 | add | fabric | 0       |
|   add_ln197_11_fu_2361_p2          | -   |        | add_ln197_11 | add | fabric | 0       |
|   add_ln197_13_fu_1953_p2          | -   |        | add_ln197_13 | add | fabric | 0       |
|   add_ln197_14_fu_1959_p2          | -   |        | add_ln197_14 | add | fabric | 0       |
|   add_ln197_15_fu_1973_p2          | -   |        | add_ln197_15 | add | fabric | 0       |
|   add_ln197_17_fu_1979_p2          | -   |        | add_ln197_17 | add | fabric | 0       |
|   add_ln201_2_fu_3806_p2           | -   |        | add_ln201_2  | add | fabric | 0       |
|   add_ln201_4_fu_3817_p2           | -   |        | add_ln201_4  | add | fabric | 0       |
|   out1_w_1_fu_4765_p2              | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln196_fu_2397_p2             | -   |        | add_ln196    | add | fabric | 0       |
|   add_ln196_2_fu_2403_p2           | -   |        | add_ln196_2  | add | fabric | 0       |
|   add_ln196_4_fu_1989_p2           | -   |        | add_ln196_4  | add | fabric | 0       |
|   add_ln196_5_fu_1998_p2           | -   |        | add_ln196_5  | add | fabric | 0       |
|   add_ln196_7_fu_2003_p2           | -   |        | add_ln196_7  | add | fabric | 0       |
|   add_ln196_9_fu_2433_p2           | -   |        | add_ln196_9  | add | fabric | 0       |
|   add_ln196_10_fu_2439_p2          | -   |        | add_ln196_10 | add | fabric | 0       |
|   add_ln196_12_fu_2008_p2          | -   |        | add_ln196_12 | add | fabric | 0       |
|   add_ln196_13_fu_2014_p2          | -   |        | add_ln196_13 | add | fabric | 0       |
|   add_ln196_14_fu_2028_p2          | -   |        | add_ln196_14 | add | fabric | 0       |
|   add_ln196_16_fu_2034_p2          | -   |        | add_ln196_16 | add | fabric | 0       |
|   add_ln202_1_fu_3860_p2           | -   |        | add_ln202_1  | add | fabric | 0       |
|   add_ln202_2_fu_3871_p2           | -   |        | add_ln202_2  | add | fabric | 0       |
|   add_ln195_fu_2480_p2             | -   |        | add_ln195    | add | fabric | 0       |
|   add_ln195_1_fu_2044_p2           | -   |        | add_ln195_1  | add | fabric | 0       |
|   add_ln195_4_fu_2052_p2           | -   |        | add_ln195_4  | add | fabric | 0       |
|   grp_fu_811_p2                    | -   |        | add_ln195_5  | add | fabric | 0       |
|   add_ln195_6_fu_2066_p2           | -   |        | add_ln195_6  | add | fabric | 0       |
|   add_ln195_8_fu_2072_p2           | -   |        | add_ln195_8  | add | fabric | 0       |
|   add_ln195_10_fu_2505_p2          | -   |        | add_ln195_10 | add | fabric | 0       |
|   add_ln195_11_fu_2511_p2          | -   |        | add_ln195_11 | add | fabric | 0       |
|   add_ln195_13_fu_2078_p2          | -   |        | add_ln195_13 | add | fabric | 0       |
|   add_ln195_14_fu_2084_p2          | -   |        | add_ln195_14 | add | fabric | 0       |
|   add_ln195_15_fu_2098_p2          | -   |        | add_ln195_15 | add | fabric | 0       |
|   add_ln195_17_fu_2104_p2          | -   |        | add_ln195_17 | add | fabric | 0       |
|   add_ln203_1_fu_4211_p2           | -   |        | add_ln203_1  | add | fabric | 0       |
|   add_ln203_2_fu_4222_p2           | -   |        | add_ln203_2  | add | fabric | 0       |
|   add_ln194_fu_2114_p2             | -   |        | add_ln194    | add | fabric | 0       |
|   add_ln194_1_fu_2119_p2           | -   |        | add_ln194_1  | add | fabric | 0       |
|   add_ln194_4_fu_2139_p2           | -   |        | add_ln194_4  | add | fabric | 0       |
|   add_ln194_5_fu_2148_p2           | -   |        | add_ln194_5  | add | fabric | 0       |
|   add_ln194_7_fu_2159_p2           | -   |        | add_ln194_7  | add | fabric | 0       |
|   grp_fu_793_p2                    | -   |        | add_ln194_9  | add | fabric | 0       |
|   add_ln194_10_fu_2551_p2          | -   |        | add_ln194_10 | add | fabric | 0       |
|   add_ln194_12_fu_2170_p2          | -   |        | add_ln194_12 | add | fabric | 0       |
|   add_ln194_13_fu_2176_p2          | -   |        | add_ln194_13 | add | fabric | 0       |
|   add_ln194_14_fu_2190_p2          | -   |        | add_ln194_14 | add | fabric | 0       |
|   add_ln194_16_fu_2196_p2          | -   |        | add_ln194_16 | add | fabric | 0       |
|   add_ln204_1_fu_4264_p2           | -   |        | add_ln204_1  | add | fabric | 0       |
|   add_ln204_2_fu_4275_p2           | -   |        | add_ln204_2  | add | fabric | 0       |
|   add_ln193_fu_2212_p2             | -   |        | add_ln193    | add | fabric | 0       |
|   add_ln193_1_fu_2217_p2           | -   |        | add_ln193_1  | add | fabric | 0       |
|   add_ln193_3_fu_2231_p2           | -   |        | add_ln193_3  | add | fabric | 0       |
|   add_ln193_5_fu_2237_p2           | -   |        | add_ln193_5  | add | fabric | 0       |
|   add_ln193_6_fu_2251_p2           | -   |        | add_ln193_6  | add | fabric | 0       |
|   add_ln193_8_fu_2257_p2           | -   |        | add_ln193_8  | add | fabric | 0       |
|   add_ln193_10_fu_2991_p2          | -   |        | add_ln193_10 | add | fabric | 0       |
|   add_ln193_11_fu_2997_p2          | -   |        | add_ln193_11 | add | fabric | 0       |
|   add_ln193_13_fu_2712_p2          | -   |        | add_ln193_13 | add | fabric | 0       |
|   grp_fu_817_p2                    | -   |        | add_ln193_14 | add | fabric | 0       |
|   add_ln193_15_fu_2725_p2          | -   |        | add_ln193_15 | add | fabric | 0       |
|   add_ln193_17_fu_2731_p2          | -   |        | add_ln193_17 | add | fabric | 0       |
|   add_ln205_1_fu_4318_p2           | -   |        | add_ln205_1  | add | fabric | 0       |
|   add_ln205_2_fu_4329_p2           | -   |        | add_ln205_2  | add | fabric | 0       |
|   add_ln192_fu_3902_p2             | -   |        | add_ln192    | add | fabric | 0       |
|   grp_fu_787_p2                    | -   |        | add_ln192_1  | add | fabric | 0       |
|   add_ln192_2_fu_3915_p2           | -   |        | add_ln192_2  | add | fabric | 0       |
|   grp_fu_811_p2                    | -   |        | add_ln192_3  | add | fabric | 0       |
|   add_ln192_6_fu_3052_p2           | -   |        | add_ln192_6  | add | fabric | 0       |
|   add_ln192_7_fu_3921_p2           | -   |        | add_ln192_7  | add | fabric | 0       |
|   add_ln192_8_fu_3058_p2           | -   |        | add_ln192_8  | add | fabric | 0       |
|   out1_w_7_fu_4623_p2              | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln208_fu_4630_p2             | -   |        | add_ln208    | add | fabric | 0       |
|   add_ln208_7_fu_3076_p2           | -   |        | add_ln208_7  | add | fabric | 0       |
|   add_ln209_3_fu_3968_p2           | -   |        | add_ln209_3  | add | fabric | 0       |
|   out1_w_9_fu_4820_p2              | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln210_fu_4021_p2             | -   |        | add_ln210    | add | fabric | 0       |
|   add_ln210_1_fu_4027_p2           | -   |        | add_ln210_1  | add | fabric | 0       |
|   add_ln211_fu_4033_p2             | -   |        | add_ln211    | add | fabric | 0       |
|   add_ln212_1_fu_4650_p2           | -   |        | add_ln212_1  | add | fabric | 0       |
|   add_ln213_fu_4661_p2             | -   |        | add_ln213    | add | fabric | 0       |
|   add_ln214_fu_4673_p2             | -   |        | add_ln214    | add | fabric | 0       |
|   out1_w_15_fu_4827_p2             | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ      | 0   |        |              |     |        |         |
|    add_ln18_fu_325_p2              | -   |        | add_ln18     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ      | 0   |        |              |     |        |         |
|    add_ln25_fu_325_p2              | -   |        | add_ln25     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_120_17 | 16  |        |              |     |        |         |
|    add_ln126_fu_430_p2             | -   |        | add_ln126    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37        | 4   |        | mul_ln126    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U38        | 4   |        | mul_ln126_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U39        | 4   |        | mul_ln126_2  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U40        | 4   |        | mul_ln126_3  | mul | auto   | 0       |
|    add_ln126_1_fu_447_p2           | -   |        | add_ln126_1  | add | fabric | 0       |
|    add_ln126_2_fu_453_p2           | -   |        | add_ln126_2  | add | fabric | 0       |
|    add_ln120_fu_471_p2             | -   |        | add_ln120    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_130_19 | 60  |        |              |     |        |         |
|    empty_fu_404_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U64        | 4   |        | mul_ln143    | mul | auto   | 0       |
|    add_ln143_fu_581_p2             | -   |        | add_ln143    | add | fabric | 0       |
|    sub_ln35_fu_607_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    sub_ln35_1_fu_660_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U65        | 4   |        | mul_ln143_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U66        | 4   |        | mul_ln143_2  | mul | auto   | 0       |
|    sub_ln35_2_fu_460_p2            | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    sub_ln35_3_fu_905_p2            | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    empty_33_fu_472_p2              | -   |        | empty_33     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U67        | 4   |        | mul_ln143_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U68        | 4   |        | mul_ln143_4  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U69        | 4   |        | mul_ln143_5  | mul | auto   | 0       |
|    add_ln143_3_fu_1054_p2          | -   |        | add_ln143_3  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U70        | 4   |        | mul_ln143_6  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U71        | 4   |        | mul_ln143_7  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U72        | 4   |        | mul_ln143_8  | mul | auto   | 0       |
|    add_ln143_6_fu_1108_p2          | -   |        | add_ln143_6  | add | fabric | 0       |
|    sub_ln35_4_fu_502_p2            | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U73        | 4   |        | mul_ln143_9  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U74        | 4   |        | mul_ln143_10 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U75        | 4   |        | mul_ln143_11 | mul | auto   | 0       |
|    add_ln143_9_fu_1182_p2          | -   |        | add_ln143_9  | add | fabric | 0       |
|    sub_ln35_5_fu_1203_p2           | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U76        | 4   |        | mul_ln143_12 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U77        | 4   |        | mul_ln143_13 | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U78        | 4   |        | mul_ln143_14 | mul | auto   | 0       |
|    add_ln143_12_fu_1251_p2         | -   |        | add_ln143_12 | add | fabric | 0       |
|    add_ln130_fu_514_p2             | -   |        | add_ln130    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_151_23 | 24  |        |              |     |        |         |
|    add_ln158_fu_435_p2             | -   |        | add_ln158    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U118       | 4   |        | mul_ln165    | mul | auto   | 0       |
|    add_ln165_fu_511_p2             | -   |        | add_ln165    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U119       | 4   |        | mul_ln165_1  | mul | auto   | 0       |
|    add_ln165_1_fu_554_p2           | -   |        | add_ln165_1  | add | fabric | 0       |
|    add_ln35_fu_568_p2              | -   |        | add_ln35     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U120       | 4   |        | mul_ln165_2  | mul | auto   | 0       |
|    add_ln165_2_fu_621_p2           | -   |        | add_ln165_2  | add | fabric | 0       |
|    sub_ln35_fu_631_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U121       | 4   |        | mul_ln165_3  | mul | auto   | 0       |
|    add_ln165_3_fu_798_p2           | -   |        | add_ln165_3  | add | fabric | 0       |
|    sub_ln35_1_fu_669_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U122       | 4   |        | mul_ln165_4  | mul | auto   | 0       |
|    add_ln165_4_fu_821_p2           | -   |        | add_ln165_4  | add | fabric | 0       |
|    tmp_7_fu_713_p17                | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U123       | 4   |        | mul_ln165_5  | mul | auto   | 0       |
|    add_ln165_5_fu_844_p2           | -   |        | add_ln165_5  | add | fabric | 0       |
|    add_ln151_fu_741_p2             | -   |        | add_ln151    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_173_27 | 4   |        |              |     |        |         |
|    add_ln179_fu_221_p2             | -   |        | add_ln179    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U167       | 4   |        | mul_ln179    | mul | auto   | 0       |
|    add_ln179_1_fu_291_p2           | -   |        | add_ln179_1  | add | fabric | 0       |
|    add_ln173_fu_297_p2             | -   |        | add_ln173    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE       | 0   |        |              |     |        |         |
|    add_ln219_fu_280_p2             | -   |        | add_ln219    | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d5.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d5.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d5.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in test, return  |
| array_partition | variable=arr type=complete                       | d5.cpp:30 in test, arr    |
| array_partition | variable=arg1_r type=complete                    | d5.cpp:31 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d5.cpp:32 in test, arg2_r |
| array_partition | variable=out1_w type=complete                    | d5.cpp:33 in test, out1_w |
| pipeline        | II = 1                                           | d5.cpp:39 in test         |
| unroll          |                                                  | d5.cpp:42 in test         |
| pipeline        | II = 1                                           | d5.cpp:46 in test         |
| unroll          |                                                  | d5.cpp:49 in test         |
| pipeline        | II = 1                                           | d5.cpp:59 in test         |
| unroll          |                                                  | d5.cpp:62 in test         |
| pipeline        | II = 1                                           | d5.cpp:66 in test         |
| unroll          |                                                  | d5.cpp:69 in test         |
| pipeline        | II = 1                                           | d5.cpp:79 in test         |
| unroll          |                                                  | d5.cpp:82 in test         |
| pipeline        | II = 1                                           | d5.cpp:86 in test         |
| unroll          |                                                  | d5.cpp:89 in test         |
| pipeline        | II = 1                                           | d5.cpp:101 in test        |
| unroll          |                                                  | d5.cpp:104 in test        |
| pipeline        | II = 1                                           | d5.cpp:109 in test        |
| unroll          |                                                  | d5.cpp:112 in test        |
| pipeline        | II = 1                                           | d5.cpp:122 in test        |
| unroll          |                                                  | d5.cpp:125 in test        |
| pipeline        | II = 1                                           | d5.cpp:132 in test        |
| unroll          |                                                  | d5.cpp:135 in test        |
| pipeline        | II = 1                                           | d5.cpp:139 in test        |
| unroll          |                                                  | d5.cpp:142 in test        |
| pipeline        | II = 1                                           | d5.cpp:153 in test        |
| unroll          |                                                  | d5.cpp:156 in test        |
| pipeline        | II = 1                                           | d5.cpp:161 in test        |
| unroll          |                                                  | d5.cpp:164 in test        |
| pipeline        | II = 1                                           | d5.cpp:175 in test        |
| unroll          |                                                  | d5.cpp:178 in test        |
+-----------------+--------------------------------------------------+---------------------------+


