<!DOCTYPE html>
<html>

  <head>
    
    <link rel="stylesheet" href="main.css" media="screen">
  </head>

  <body data-0="background-position: 0px 0px;"
        data-545="background-position: 0px -545px;">
	
	  <div class="nav">
        <ul>
          <li><a href="#Dustin">About</a></li>
          <li><a href="#experience">Experience</a></li>
          <li><a href="#skills">Skills</a></li>
		  <li><a href="https://github.com/dreplogle">GitHub</a></li>
		  <li><a href="mailto:dustin.replogle@gmail.com">Contact</a></li>
        </ul>
    </div>

    <section class="panel">
        <article id="images">
		  <ul>
			<li title="Die" class="die">Die</li>
			<li title="Portrait" class="portrait">Portrait</li>
			<li title="Chip" class="chip">Chip</li>
		  </ul>
		</article>
		<h1>Dustin Replogle is a web developer.</h1>
	</section>

	
	
	<div class="description">
	  <div class="container">
		<p>I'm a web developer, and former hardware engineer, based out of Seattle, WA. Currently I'm getting a jump start on Angular2, including a project I'm currently working on entirely written in Typescript, and making plenty of websites (like this one!) Much of my experience is from hardware validation and design, and embedded systems. When I'm not working, I'm a cyclist, a dog owner, and a photographer. I'm available for hire for any website or photography work. HERPA DERP</p>
	  </div>
	</div>

	
	<div class="content">
		<article id="skills">
		<a name="skills">
		<h2>Skills</h2>
		<h3>Backend Specialties</h3>
		<ul>	
			<li>Django</li>
			<li>Django Rest Framework</li>
			<li>PostgreSQL</li>
		</ul>

		<h3>Frontend Specialties</h3>
		<ul>
			<li>Angular2</li>
		</ul>

		<h3>Languages</h3>
		<ul>
			<li>Typescript</li>
			<li>Javascript EC5</li>
			<li>Perl</li>
			<li>Python</li>
			<li>C/C++</li>
			<li>SystemVerilog</li>
			<li>VHDL</li>
		</ul>

		</article>

		<article id="experience">
		<h2>Experience</h2>
		<h3>Freelance Web Developer</h3>
		<h4>2014-present</h4>

		<h3>DFX Pre-silicon Design and Validation Engineer</h3>
		<h4>Intel Corporation 2010-2014</h4>
		<h5>Pre-silicon DFX Validation</h5>
		<ul>
			<li>Validated trigger architectures on Atom CPU and SoCs.</li>
			<li>Validated internal visibility nodes on multiple up and coming Atom SoCs.</li>
			<li>Validated entire post-si debug flow from internal visibility node to display port, GPIO, and DDR in a pre-si environment.</li> 
		</ul>

		<h5>Pre-silicon DFX Design</h5>
		<ul>
			<li>Drove node visibility testability feature insertion into functional RTL</li>
			<li>Designed DFX features such as boundary scan for DDR and HDMI.</li>
			<li>Resolved CDC, LINT, and Caliber violations on multiple Atom SoCs</li>
		</ul>

		<h3>Jr. CAD Engineer</h3>
		<h4>Zarlink Semiconductor 2008-2010</h4>
		<h5>Jr. CAD Engineer</h5>
		<ul>
			<li>Wrote SKILL scripts for Cadence's Virtuoso platform</li>
			<li>Translated Mentor schematics into EDIF for transfer to Cadence based schematics</li>
			<li>Automated multiple CAD flows</li>
		</ul>
		</article>
	</div>

	<footer>
	<p>
        Copyright &copy; Dustin Replogle - 2015
      </p>
      <p>
        Design and Illustrations by <a href="http://linzagorski.com">Lin Zagorski</a>.
      </p>
   </footer>


  </body>
</html>
