//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\impl\gwsynthesis\Neo_Acquisition.vg
<Physical Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\PSRAM_UART_pins.cst
<Timing Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\Neo_Acquisition.sdc
<Tool Version>: V1.9.9.01 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Sun Mar 30 20:54:10 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2735
<Numbers of Endpoints Analyzed>:1330
<Numbers of Falling Endpoints>:114
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   16.667   60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   16.667   60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   33.333   30.000MHz   0.000   16.667   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   50.000   20.000MHz   0.000   25.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax   Level   Entity  
 ===== ======================================= ============= ============= ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk   60.000(MHz)   60.740(MHz)   5       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack               From Node                               To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =================================== ========================================== =========================================== =========================================== ========== ============ ============ 
  1             0.102        initialize/PSRAM_com/ended_s2/Q     com_start_s0/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        7.813       
  2             0.151        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_3_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.800       
  3             0.151        quad_start_mcu_s0/Q                 initialize/PSRAM_com/ended_s2/D            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.800       
  4             0.168        quad_start_mcu_s0/Q                 initialize/PSRAM_com/ended_s2/CE           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       8.140       
  5             0.196        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_2_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.756       
  6             0.196        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_4_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.756       
  7             0.341        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_5_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.611       
  8             0.410        quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_0_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.542       
  9             0.981        quad_start_mcu_s0/Q                 initialize/PSRAM_com/n625_s0/CE            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.328       
  10            0.981        quad_start_mcu_s0/Q                 initialize/PSRAM_com/n586_s0/CE            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.328       
  11            0.981        quad_start_mcu_s0/Q                 initialize/PSRAM_com/n585_s0/CE            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.328       
  12            1.022        quad_start_mcu_s0/Q                 initialize/PSRAM_com/mem_sio_reg_0_s0/D    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.930       
  13            1.064        quad_start_mcu_s0/Q                 initialize/PSRAM_com/n587_s0/CE            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.245       
  14            1.901        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_5_s1/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.014       
  15            1.958        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_4_s1/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        5.957       
  16            2.011        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_3_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.298       
  17            2.015        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_3_s1/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        5.900       
  18            2.043        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_out_0_s0/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.266       
  19            2.043        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_out_1_s0/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.266       
  20            2.047        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_out_2_s0/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.261       
  21            2.047        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_out_3_s0/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.261       
  22            2.050        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_15_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.258       
  23            2.060        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_7_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.248       
  24            2.060        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_10_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.248       
  25            2.060        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_11_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.248       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                           To Node                                         From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ====================================================== =========================================== =========================================== ========== ============ ============ 
  1             0.562        UART1/byteReady_s2/Q                            UART1/flag_acq_s0/CE                                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  2             0.562        UART1/byteReady_s2/Q                            UART1/flag_debug_s0/RESET                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  3             0.566        fifo_inst/wr_ptr_3_s0/Q                         fifo_inst/fifo_mem_fifo_mem_0_2_s/WAD[3]               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.581       
  4             0.566        fifo_inst/wr_ptr_1_s0/Q                         fifo_inst/fifo_mem_fifo_mem_0_2_s/WAD[1]               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.581       
  5             0.570        debuttonA/deb_button/OUT_s0/Q                   debuttonA/sync_button_debounced/resync_0_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.570        debuttonA/sync_button/sync_buffer_2_s0/Q        debuttonA/deb_button/shift_0_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  7             0.570        UART1/buffer[6]_1_s0/Q                          UART1/samples_before_9_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  8             0.571        UART1/buffer[2]_0_s0/Q                          UART1/samples_after_16_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  9             0.573        initialize/PSRAM_com/data_out_8_s0/Q            initialize/PSRAM_com/data_out_12_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.573       
  10            0.573        initialize/PSRAM_com/data_out_9_s0/Q            initialize/PSRAM_com/data_out_13_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.573       
  11            0.573        initialize/PSRAM_com/data_out_10_s0/Q           initialize/PSRAM_com/data_out_14_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.573       
  12            0.582        UART1/dataIn_3_s0/Q                             UART1/samples_before_3_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  13            0.582        UART1/dataIn_3_s0/Q                             UART1/dataIn_2_s0/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  14            0.583        debuttonA/sync_button_debounced/resync_2_s0/Q   debuttonA/sync_button_debounced/button_once_s0/RESET   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.598       
  15            0.598        UART1/buffer[4]_7_s0/Q                          UART1/samples_after_7_s0/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.598       
  16            0.607        UART1/dataIn_4_s0/Q                             UART1/dataIn_3_s0/D                                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.607       
  17            0.708        initialize/PSRAM_com/burst_counter_5_s0/Q       initialize/PSRAM_com/burst_counter_5_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.708       
  18            0.708        initialize/timer_0_s1/Q                         initialize/timer_0_s1/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  19            0.708        read_write_0_s2/Q                               read_write_0_s2/D                                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  20            0.708        led_rgb_1_s2/Q                                  led_rgb_1_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  21            0.708        led_rgb_0_s2/Q                                  led_rgb_0_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  22            0.709        initialize/PSRAM_com/burst_counter_3_s0/Q       initialize/PSRAM_com/burst_counter_3_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.709       
  23            0.709        ADC_submodule/adc_clk_s1/Q                      ADC_submodule/adc_clk_s1/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  24            0.709        ADC_submodule/clock_counter_3_s0/Q              ADC_submodule/clock_counter_3_s0/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  25            0.709        UART1/txBitNumber_1_s2/Q                        UART1/txBitNumber_1_s2/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             14.347       rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.277       
  2             14.347       rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.277       
  3             14.683       rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.940       
  4             14.683       rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.940       
  5             14.683       rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.940       
  6             14.683       rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.940       
  7             14.683       rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.940       
  8             14.688       rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  9             14.688       rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  10            14.688       rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  11            14.688       rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  12            14.688       rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  13            14.688       rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  14            14.688       rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.935       
  15            14.832       rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.791       
  16            14.832       rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.791       
  17            14.832       rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.791       
  18            14.832       rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.791       
  19            14.832       rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.791       
  20            14.832       rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.791       
  21            14.841       rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.782       
  22            15.326       rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.298       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             0.900        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.915       
  2             1.164        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.179       
  3             1.171        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.186       
  4             1.171        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.186       
  5             1.171        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.186       
  6             1.171        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.186       
  7             1.171        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.186       
  8             1.171        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.186       
  9             1.181        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  10            1.181        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  11            1.181        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  12            1.181        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  13            1.181        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  14            1.181        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  15            1.181        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  16            1.185        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  17            1.185        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  18            1.185        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  19            1.185        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  20            1.185        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  21            1.359        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.374       
  22            1.359        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.374       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                      Objects                      
 ======== ======= ============== ================ ================= ======================================= ================================================ 
  1        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                                  
  2        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                                   
  3        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1620_s0                                        
  4        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1628_s0                                        
  5        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_5_s0                                       
  6        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_18_s0                               
  7        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_minus_i_pivot_reg_1_s0                        
  8        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   UART1/buffer[6]_2_s0                            
  9        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   debuttonA/sync_button_debounced/button_once_s0  
  10       7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   debuttonA/sync_button_debounced/resync_0_s0     

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.102
Data Arrival Time : 18.792
Data Required Time: 18.893
From              : ended_s2
To                : com_start_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  8.333    8.333                                     active clock edge time                 
  8.333    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R7C2[0][A]   initialize/PSRAM_com/ended_s2/CLK      
  11.437   0.458   tC2Q   FF   6        R7C2[0][A]   initialize/PSRAM_com/ended_s2/Q        
  12.748   1.311   tNET   FF   1        R4C3[3][B]   initialize/n165_s8/I1                  
  13.570   0.822   tINS   FF   2        R4C3[3][B]   initialize/n165_s8/F                   
  15.029   1.459   tNET   FF   1        R5C8[2][A]   n1064_s19/I1                           
  16.061   1.032   tINS   FF   1        R5C8[2][A]   n1064_s19/F                            
  16.865   0.804   tNET   FF   1        R2C8[0][B]   n1064_s18/I1                           
  17.687   0.822   tINS   FF   1        R2C8[0][B]   n1064_s18/F                            
  17.693   0.005   tNET   FF   1        R2C8[0][A]   n1064_s17/I0                           
  18.792   1.099   tINS   FF   1        R2C8[0][A]   n1064_s17/F                            
  18.792   0.000   tNET   FF   1        R2C8[0][A]   com_start_s0/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R2C8[0][A]   com_start_s0/CLK                       
  18.893   -0.400   tSu         1        R2C8[0][A]   com_start_s0                           

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 3.775 48.315%, 
                    route: 3.580 45.818%, 
                    tC2Q: 0.458 5.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 0.151
Data Arrival Time : 10.427
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                    
  4.717    1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0        
  5.816    1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F         
  7.137    1.321   tNET   FF   1        R10C3[2][A]   initialize/PSRAM_com/n540_s7/I3        
  7.939    0.802   tINS   FR   2        R10C3[2][A]   initialize/PSRAM_com/n540_s7/F         
  8.360    0.421   tNET   RR   1        R10C2[1][B]   initialize/PSRAM_com/n540_s8/I2        
  8.986    0.626   tINS   RF   3        R10C2[1][B]   initialize/PSRAM_com/n540_s8/F         
  9.801    0.816   tNET   FF   1        R9C2[2][B]    initialize/PSRAM_com/n543_s1/I0        
  10.427   0.626   tINS   FF   1        R9C2[2][B]    initialize/PSRAM_com/n543_s1/F         
  10.427   0.000   tNET   FF   1        R9C2[2][B]    initialize/PSRAM_com/counter_3_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R9C2[2][B]   initialize/PSRAM_com/counter_3_s0/CLK  
  10.579   -0.400   tSu         1        R9C2[2][B]   initialize/PSRAM_com/counter_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.153 40.421%, 
                    route: 4.189 53.704%, 
                    tC2Q: 0.458 5.876%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path3						
Path Summary:
Slack             : 0.151
Data Arrival Time : 10.427
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                    
  4.717    1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0        
  5.816    1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F         
  7.137    1.321   tNET   FF   1        R10C3[2][A]   initialize/PSRAM_com/n540_s7/I3        
  7.939    0.802   tINS   FR   2        R10C3[2][A]   initialize/PSRAM_com/n540_s7/F         
  8.360    0.421   tNET   RR   1        R10C2[1][B]   initialize/PSRAM_com/n540_s8/I2        
  8.986    0.626   tINS   RF   3        R10C2[1][B]   initialize/PSRAM_com/n540_s8/F         
  10.427   1.442   tNET   FF   1        R7C2[0][A]    initialize/PSRAM_com/ended_s2/D        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R7C2[0][A]   initialize/PSRAM_com/ended_s2/CLK      
  10.579   -0.400   tSu         1        R7C2[0][A]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.527 32.395%, 
                    route: 4.815 61.729%, 
                    tC2Q: 0.458 5.876%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path4						
Path Summary:
Slack             : 0.168
Data Arrival Time : 10.767
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                    
  4.717    1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0        
  5.816    1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F         
  7.137    1.321   tNET   FF   1        R10C3[2][A]   initialize/PSRAM_com/n540_s7/I3        
  7.939    0.802   tINS   FR   2        R10C3[2][A]   initialize/PSRAM_com/n540_s7/F         
  8.360    0.421   tNET   RR   1        R10C2[1][B]   initialize/PSRAM_com/n540_s8/I2        
  8.986    0.626   tINS   RF   3        R10C2[1][B]   initialize/PSRAM_com/n540_s8/F         
  9.806    0.820   tNET   FF   1        R7C2[3][A]    initialize/PSRAM_com/n540_s3/I2        
  10.431   0.625   tINS   FR   1        R7C2[3][A]    initialize/PSRAM_com/n540_s3/F         
  10.767   0.336   tNET   RR   1        R7C2[0][A]    initialize/PSRAM_com/ended_s2/CE       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R7C2[0][A]   initialize/PSRAM_com/ended_s2/CLK      
  10.935   -0.043   tSu         1        R7C2[0][A]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.152 38.721%, 
                    route: 4.530 55.649%, 
                    tC2Q: 0.458 5.630%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path5						
Path Summary:
Slack             : 0.196
Data Arrival Time : 10.382
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                    
  4.717    1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0        
  5.816    1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F         
  7.137    1.321   tNET   FF   1        R10C3[2][A]   initialize/PSRAM_com/n540_s7/I3        
  7.959    0.822   tINS   FF   2        R10C3[2][A]   initialize/PSRAM_com/n540_s7/F         
  8.301    0.342   tNET   FF   1        R10C3[0][B]   initialize/PSRAM_com/n542_s3/I2        
  8.926    0.625   tINS   FR   3        R10C3[0][B]   initialize/PSRAM_com/n542_s3/F         
  9.350    0.425   tNET   RR   1        R10C2[0][A]   initialize/PSRAM_com/n544_s1/I3        
  10.382   1.032   tINS   RF   1        R10C2[0][A]   initialize/PSRAM_com/n544_s1/F         
  10.382   0.000   tNET   FF   1        R10C2[0][A]   initialize/PSRAM_com/counter_2_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R10C2[0][A]   initialize/PSRAM_com/counter_2_s0/CLK  
  10.579   -0.400   tSu         1        R10C2[0][A]   initialize/PSRAM_com/counter_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.578 46.135%, 
                    route: 3.719 47.956%, 
                    tC2Q: 0.458 5.910%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path6						
Path Summary:
Slack             : 0.196
Data Arrival Time : 10.382
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                    
  4.717    1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0        
  5.816    1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F         
  7.137    1.321   tNET   FF   1        R10C3[2][A]   initialize/PSRAM_com/n540_s7/I3        
  7.959    0.822   tINS   FF   2        R10C3[2][A]   initialize/PSRAM_com/n540_s7/F         
  8.301    0.342   tNET   FF   1        R10C3[0][B]   initialize/PSRAM_com/n542_s3/I2        
  8.926    0.625   tINS   FR   3        R10C3[0][B]   initialize/PSRAM_com/n542_s3/F         
  9.350    0.425   tNET   RR   1        R10C2[0][B]   initialize/PSRAM_com/n542_s1/I3        
  10.382   1.032   tINS   RF   1        R10C2[0][B]   initialize/PSRAM_com/n542_s1/F         
  10.382   0.000   tNET   FF   1        R10C2[0][B]   initialize/PSRAM_com/counter_4_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R10C2[0][B]   initialize/PSRAM_com/counter_4_s0/CLK  
  10.579   -0.400   tSu         1        R10C2[0][B]   initialize/PSRAM_com/counter_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.578 46.135%, 
                    route: 3.719 47.956%, 
                    tC2Q: 0.458 5.910%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path7						
Path Summary:
Slack             : 0.341
Data Arrival Time : 10.238
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.227    1.142   tNET   FF   1        R5C2[3][A]   initialize/PSRAM_com/mem_ce_d_s/I0     
  5.049    0.822   tINS   FF   8        R5C2[3][A]   initialize/PSRAM_com/mem_ce_d_s/F      
  6.051    1.001   tNET   FF   1        R9C2[2][A]   initialize/PSRAM_com/n542_s4/I0        
  6.677    0.626   tINS   FF   3        R9C2[2][A]   initialize/PSRAM_com/n542_s4/F         
  6.693    0.016   tNET   FF   1        R9C2[3][B]   initialize/PSRAM_com/n541_s2/I2        
  7.515    0.822   tINS   FF   1        R9C2[3][B]   initialize/PSRAM_com/n541_s2/F         
  9.139    1.624   tNET   FF   1        R8C4[2][A]   initialize/PSRAM_com/n541_s1/I0        
  10.238   1.099   tINS   FF   1        R8C4[2][A]   initialize/PSRAM_com/n541_s1/F         
  10.238   0.000   tNET   FF   1        R8C4[2][A]   initialize/PSRAM_com/counter_5_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R8C4[2][A]   initialize/PSRAM_com/counter_5_s0/CLK  
  10.579   -0.400   tSu         1        R8C4[2][A]   initialize/PSRAM_com/counter_5_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.369 44.265%, 
                    route: 3.784 49.713%, 
                    tC2Q: 0.458 6.022%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path8						
Path Summary:
Slack             : 0.410
Data Arrival Time : 10.168
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : counter_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                  
  3.085    0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                    
  4.717    1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0        
  5.816    1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F         
  7.137    1.321   tNET   FF   1        R10C3[2][A]   initialize/PSRAM_com/n540_s7/I3        
  7.959    0.822   tINS   FF   2        R10C3[2][A]   initialize/PSRAM_com/n540_s7/F         
  8.301    0.342   tNET   FF   1        R10C3[0][B]   initialize/PSRAM_com/n542_s3/I2        
  8.926    0.625   tINS   FR   3        R10C3[0][B]   initialize/PSRAM_com/n542_s3/F         
  9.346    0.421   tNET   RR   1        R10C2[2][B]   initialize/PSRAM_com/n546_s1/I2        
  10.168   0.822   tINS   RF   1        R10C2[2][B]   initialize/PSRAM_com/n546_s1/F         
  10.168   0.000   tNET   FF   1        R10C2[2][B]   initialize/PSRAM_com/counter_0_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R10C2[2][B]   initialize/PSRAM_com/counter_0_s0/CLK  
  10.579   -0.400   tSu         1        R10C2[2][B]   initialize/PSRAM_com/counter_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.368 44.659%, 
                    route: 3.715 49.264%, 
                    tC2Q: 0.458 6.077%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path9						
Path Summary:
Slack             : 0.981
Data Arrival Time : 9.954
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : n625_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0        
  5.816   1.099   tINS   FF   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F         
  6.652   0.837   tNET   FF   1        R8C3[0][A]   initialize/PSRAM_com/n624_s0/I3        
  7.678   1.026   tINS   FR   3        R8C3[0][A]   initialize/PSRAM_com/n624_s0/F         
  8.103   0.425   tNET   RR   1        R7C3[0][A]   initialize/PSRAM_com/n607_s2/I0        
  9.164   1.061   tINS   RR   4        R7C3[0][A]   initialize/PSRAM_com/n607_s2/F         
  9.954   0.790   tNET   RR   1        R7C4[2][B]   initialize/PSRAM_com/n625_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R7C4[2][B]   initialize/PSRAM_com/n625_s0/CLK       
  10.935   -0.043   tSu         1        R7C4[2][B]   initialize/PSRAM_com/n625_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.186 43.480%, 
                    route: 3.683 50.265%, 
                    tC2Q: 0.458 6.255%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path10						
Path Summary:
Slack             : 0.981
Data Arrival Time : 9.954
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : n586_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0        
  5.816   1.099   tINS   FF   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F         
  6.652   0.837   tNET   FF   1        R8C3[0][A]   initialize/PSRAM_com/n624_s0/I3        
  7.678   1.026   tINS   FR   3        R8C3[0][A]   initialize/PSRAM_com/n624_s0/F         
  8.103   0.425   tNET   RR   1        R7C3[0][A]   initialize/PSRAM_com/n607_s2/I0        
  9.164   1.061   tINS   RR   4        R7C3[0][A]   initialize/PSRAM_com/n607_s2/F         
  9.954   0.790   tNET   RR   1        R7C4[2][A]   initialize/PSRAM_com/n586_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R7C4[2][A]   initialize/PSRAM_com/n586_s0/CLK       
  10.935   -0.043   tSu         1        R7C4[2][A]   initialize/PSRAM_com/n586_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.186 43.480%, 
                    route: 3.683 50.265%, 
                    tC2Q: 0.458 6.255%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path11						
Path Summary:
Slack             : 0.981
Data Arrival Time : 9.954
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : n585_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0        
  5.816   1.099   tINS   FF   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F         
  6.652   0.837   tNET   FF   1        R8C3[0][A]   initialize/PSRAM_com/n624_s0/I3        
  7.678   1.026   tINS   FR   3        R8C3[0][A]   initialize/PSRAM_com/n624_s0/F         
  8.103   0.425   tNET   RR   1        R7C3[0][A]   initialize/PSRAM_com/n607_s2/I0        
  9.164   1.061   tINS   RR   4        R7C3[0][A]   initialize/PSRAM_com/n607_s2/F         
  9.954   0.790   tNET   RR   1        R8C4[1][A]   initialize/PSRAM_com/n585_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R8C4[1][A]   initialize/PSRAM_com/n585_s0/CLK       
  10.935   -0.043   tSu         1        R8C4[1][A]   initialize/PSRAM_com/n585_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.186 43.480%, 
                    route: 3.683 50.265%, 
                    tC2Q: 0.458 6.255%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path12						
Path Summary:
Slack             : 1.022
Data Arrival Time : 9.557
Data Required Time: 10.579
From              : quad_start_mcu_s0
To                : mem_sio_reg_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                    
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                      
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0          
  5.816   1.099   tINS   FF   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F           
  6.652   0.837   tNET   FF   1        R8C3[0][A]   initialize/PSRAM_com/n624_s0/I3          
  7.678   1.026   tINS   FR   3        R8C3[0][A]   initialize/PSRAM_com/n624_s0/F           
  8.103   0.425   tNET   RR   1        R7C3[2][A]   initialize/PSRAM_com/n504_s3/I0          
  8.729   0.626   tINS   RF   1        R7C3[2][A]   initialize/PSRAM_com/n504_s3/F           
  8.735   0.005   tNET   FF   1        R7C3[1][A]   initialize/PSRAM_com/n504_s0/I3          
  9.557   0.822   tINS   FF   1        R7C3[1][A]   initialize/PSRAM_com/n504_s0/F           
  9.557   0.000   tNET   FF   1        R7C3[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                     
 ======== ======== ====== ==== ======== ============ =========================================== 
  8.333    8.333                                      active clock edge time                     
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk      
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                      
  10.979   0.262    tNET   FF   1        R7C3[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/CLK  
  10.579   -0.400   tSu         1        R7C3[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.573 51.561%, 
                    route: 2.898 41.825%, 
                    tC2Q: 0.458 6.614%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path13						
Path Summary:
Slack             : 1.064
Data Arrival Time : 9.872
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : n587_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0        
  5.816   1.099   tINS   FF   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F         
  6.652   0.837   tNET   FF   1        R8C3[0][A]   initialize/PSRAM_com/n624_s0/I3        
  7.678   1.026   tINS   FR   3        R8C3[0][A]   initialize/PSRAM_com/n624_s0/F         
  8.103   0.425   tNET   RR   1        R7C3[0][A]   initialize/PSRAM_com/n607_s2/I0        
  9.164   1.061   tINS   RR   4        R7C3[0][A]   initialize/PSRAM_com/n607_s2/F         
  9.872   0.708   tNET   RR   1        R8C3[2][B]   initialize/PSRAM_com/n587_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  10.979   0.262    tNET   FF   1        R8C3[2][B]   initialize/PSRAM_com/n587_s0/CLK       
  10.935   -0.043   tSu         1        R8C3[2][B]   initialize/PSRAM_com/n587_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.186 43.975%, 
                    route: 3.601 49.698%, 
                    tC2Q: 0.458 6.326%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path14						
Path Summary:
Slack             : 1.901
Data Arrival Time : 16.993
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R10C4[2][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R10C4[2][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.707   2.270   tNET   FF   1        R9C17[3][A]   fifo_inst/n86_1_s1/I1                  
  14.768   1.061   tINS   FR   1        R9C17[3][A]   fifo_inst/n86_1_s1/F                   
  16.145   1.377   tNET   RR   2        R9C18[0][B]   fifo_inst/n138_1_s/CIN                 
  16.202   0.057   tINS   RF   1        R9C18[0][B]   fifo_inst/n138_1_s/COUT                
  16.202   0.000   tNET   FF   2        R9C18[1][A]   fifo_inst/n137_1_s/CIN                 
  16.259   0.057   tINS   FF   1        R9C18[1][A]   fifo_inst/n137_1_s/COUT                
  16.259   0.000   tNET   FF   2        R9C18[1][B]   fifo_inst/n136_1_s/CIN                 
  16.316   0.057   tINS   FF   1        R9C18[1][B]   fifo_inst/n136_1_s/COUT                
  16.316   0.000   tNET   FF   2        R9C18[2][A]   fifo_inst/n135_1_s/CIN                 
  16.373   0.057   tINS   FF   1        R9C18[2][A]   fifo_inst/n135_1_s/COUT                
  16.373   0.000   tNET   FF   2        R9C18[2][B]   fifo_inst/n134_1_s/CIN                 
  16.430   0.057   tINS   FF   1        R9C18[2][B]   fifo_inst/n134_1_s/COUT                
  16.430   0.000   tNET   FF   2        R9C19[0][A]   fifo_inst/n133_1_s/CIN                 
  16.993   0.563   tINS   FF   1        R9C19[0][A]   fifo_inst/n133_1_s/SUM                 
  16.993   0.000   tNET   FF   1        R9C19[0][A]   fifo_inst/count_5_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C19[0][A]   fifo_inst/count_5_s1/CLK               
  18.893   -0.400   tSu         1        R9C19[0][A]   fifo_inst/count_5_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.909 31.743%, 
                    route: 3.647 60.636%, 
                    tC2Q: 0.458 7.621%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 1.958
Data Arrival Time : 16.936
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R10C4[2][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R10C4[2][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.707   2.270   tNET   FF   1        R9C17[3][A]   fifo_inst/n86_1_s1/I1                  
  14.768   1.061   tINS   FR   1        R9C17[3][A]   fifo_inst/n86_1_s1/F                   
  16.145   1.377   tNET   RR   2        R9C18[0][B]   fifo_inst/n138_1_s/CIN                 
  16.202   0.057   tINS   RF   1        R9C18[0][B]   fifo_inst/n138_1_s/COUT                
  16.202   0.000   tNET   FF   2        R9C18[1][A]   fifo_inst/n137_1_s/CIN                 
  16.259   0.057   tINS   FF   1        R9C18[1][A]   fifo_inst/n137_1_s/COUT                
  16.259   0.000   tNET   FF   2        R9C18[1][B]   fifo_inst/n136_1_s/CIN                 
  16.316   0.057   tINS   FF   1        R9C18[1][B]   fifo_inst/n136_1_s/COUT                
  16.316   0.000   tNET   FF   2        R9C18[2][A]   fifo_inst/n135_1_s/CIN                 
  16.373   0.057   tINS   FF   1        R9C18[2][A]   fifo_inst/n135_1_s/COUT                
  16.373   0.000   tNET   FF   2        R9C18[2][B]   fifo_inst/n134_1_s/CIN                 
  16.936   0.563   tINS   FF   1        R9C18[2][B]   fifo_inst/n134_1_s/SUM                 
  16.936   0.000   tNET   FF   1        R9C18[2][B]   fifo_inst/count_4_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C18[2][B]   fifo_inst/count_4_s1/CLK               
  18.893   -0.400   tSu         1        R9C18[2][B]   fifo_inst/count_4_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.852 31.089%, 
                    route: 3.647 61.216%, 
                    tC2Q: 0.458 7.694%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 2.011
Data Arrival Time : 8.924
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_write_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                       
  4.717   1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0           
  5.816   1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F            
  7.137   1.321   tNET   FF   1        R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.762   0.625   tINS   FR   14       R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/F   
  8.924   1.163   tNET   RR   1        R7C2[1][A]    initialize/PSRAM_com/data_write_3_s0/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                    
 ======== ======== ====== ==== ======== ============ ========================================== 
  8.333    8.333                                      active clock edge time                    
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  10.979   0.262    tNET   FF   1        R7C2[1][A]   initialize/PSRAM_com/data_write_3_s0/CLK  
  10.935   -0.043   tSu         1        R7C2[1][A]   initialize/PSRAM_com/data_write_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.724 27.376%, 
                    route: 4.115 65.346%, 
                    tC2Q: 0.458 7.278%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path17						
Path Summary:
Slack             : 2.015
Data Arrival Time : 16.879
Data Required Time: 18.893
From              : fifo_rd_s0
To                : count_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   1        R10C4[2][A]   initialize/PSRAM_com/fifo_rd_s0/CLK    
  11.437   0.458   tC2Q   FF   8        R10C4[2][A]   initialize/PSRAM_com/fifo_rd_s0/Q      
  13.707   2.270   tNET   FF   1        R9C17[3][A]   fifo_inst/n86_1_s1/I1                  
  14.768   1.061   tINS   FR   1        R9C17[3][A]   fifo_inst/n86_1_s1/F                   
  16.145   1.377   tNET   RR   2        R9C18[0][B]   fifo_inst/n138_1_s/CIN                 
  16.202   0.057   tINS   RF   1        R9C18[0][B]   fifo_inst/n138_1_s/COUT                
  16.202   0.000   tNET   FF   2        R9C18[1][A]   fifo_inst/n137_1_s/CIN                 
  16.259   0.057   tINS   FF   1        R9C18[1][A]   fifo_inst/n137_1_s/COUT                
  16.259   0.000   tNET   FF   2        R9C18[1][B]   fifo_inst/n136_1_s/CIN                 
  16.316   0.057   tINS   FF   1        R9C18[1][B]   fifo_inst/n136_1_s/COUT                
  16.316   0.000   tNET   FF   2        R9C18[2][A]   fifo_inst/n135_1_s/CIN                 
  16.879   0.563   tINS   FF   1        R9C18[2][A]   fifo_inst/n135_1_s/SUM                 
  16.879   0.000   tNET   FF   1        R9C18[2][A]   fifo_inst/count_3_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R9C18[2][A]   fifo_inst/count_3_s1/CLK               
  18.893   -0.400   tSu         1        R9C18[2][A]   fifo_inst/count_3_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.795 30.424%, 
                    route: 3.647 61.808%, 
                    tC2Q: 0.458 7.768%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 2.043
Data Arrival Time : 8.893
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_out_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0        
  5.778   1.061   tINS   FR   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F         
  6.202   0.425   tNET   RR   1        R8C2[0][A]   initialize/PSRAM_com/n989_s0/I2        
  7.263   1.061   tINS   RR   16       R8C2[0][A]   initialize/PSRAM_com/n989_s0/F         
  8.893   1.630   tNET   RR   1        IOT16[A]     initialize/PSRAM_com/data_out_0_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  8.333    8.333                                    active clock edge time                  
  8.333    0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383    tCL    FF   593      PLL_R      clk2/rpll_inst/CLKOUT                   
  10.979   0.262    tNET   FF   1        IOT16[A]   initialize/PSRAM_com/data_out_0_s0/CLK  
  10.935   -0.043   tSu         1        IOT16[A]   initialize/PSRAM_com/data_out_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.122 33.865%, 
                    route: 3.686 58.820%, 
                    tC2Q: 0.458 7.315%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path19						
Path Summary:
Slack             : 2.043
Data Arrival Time : 8.893
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_out_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0        
  5.778   1.061   tINS   FR   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F         
  6.202   0.425   tNET   RR   1        R8C2[0][A]   initialize/PSRAM_com/n989_s0/I2        
  7.263   1.061   tINS   RR   16       R8C2[0][A]   initialize/PSRAM_com/n989_s0/F         
  8.893   1.630   tNET   RR   1        IOT16[B]     initialize/PSRAM_com/data_out_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  8.333    8.333                                    active clock edge time                  
  8.333    0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383    tCL    FF   593      PLL_R      clk2/rpll_inst/CLKOUT                   
  10.979   0.262    tNET   FF   1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0/CLK  
  10.935   -0.043   tSu         1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.122 33.865%, 
                    route: 3.686 58.820%, 
                    tC2Q: 0.458 7.315%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path20						
Path Summary:
Slack             : 2.047
Data Arrival Time : 8.888
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_out_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0        
  5.778   1.061   tINS   FR   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F         
  6.202   0.425   tNET   RR   1        R8C2[0][A]   initialize/PSRAM_com/n989_s0/I2        
  7.263   1.061   tINS   RR   16       R8C2[0][A]   initialize/PSRAM_com/n989_s0/F         
  8.888   1.625   tNET   RR   1        IOT17[A]     initialize/PSRAM_com/data_out_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  8.333    8.333                                    active clock edge time                  
  8.333    0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383    tCL    FF   593      PLL_R      clk2/rpll_inst/CLKOUT                   
  10.979   0.262    tNET   FF   1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0/CLK  
  10.935   -0.043   tSu         1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.122 33.890%, 
                    route: 3.681 58.790%, 
                    tC2Q: 0.458 7.320%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path21						
Path Summary:
Slack             : 2.047
Data Arrival Time : 8.888
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_out_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C7[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]   quad_start_mcu_s0/Q                    
  4.717   1.631   tNET   FF   1        R7C2[1][B]   initialize/PSRAM_com/n507_s2/I0        
  5.778   1.061   tINS   FR   9        R7C2[1][B]   initialize/PSRAM_com/n507_s2/F         
  6.202   0.425   tNET   RR   1        R8C2[0][A]   initialize/PSRAM_com/n989_s0/I2        
  7.263   1.061   tINS   RR   16       R8C2[0][A]   initialize/PSRAM_com/n989_s0/F         
  8.888   1.625   tNET   RR   1        IOT15[B]     initialize/PSRAM_com/data_out_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  8.333    8.333                                    active clock edge time                  
  8.333    0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383    tCL    FF   593      PLL_R      clk2/rpll_inst/CLKOUT                   
  10.979   0.262    tNET   FF   1        IOT15[B]   initialize/PSRAM_com/data_out_3_s0/CLK  
  10.935   -0.043   tSu         1        IOT15[B]   initialize/PSRAM_com/data_out_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.122 33.890%, 
                    route: 3.681 58.790%, 
                    tC2Q: 0.458 7.320%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path22						
Path Summary:
Slack             : 2.050
Data Arrival Time : 8.885
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_write_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                       
  4.717   1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0           
  5.816   1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F            
  7.137   1.321   tNET   FF   1        R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.762   0.625   tINS   FR   14       R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/F   
  8.885   1.123   tNET   RR   1        R5C2[0][A]    initialize/PSRAM_com/data_write_15_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                     
 ======== ======== ====== ==== ======== ============ =========================================== 
  8.333    8.333                                      active clock edge time                     
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk      
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                      
  10.979   0.262    tNET   FF   1        R5C2[0][A]   initialize/PSRAM_com/data_write_15_s0/CLK  
  10.935   -0.043   tSu         1        R5C2[0][A]   initialize/PSRAM_com/data_write_15_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.724 27.548%, 
                    route: 4.076 65.128%, 
                    tC2Q: 0.458 7.324%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path23						
Path Summary:
Slack             : 2.060
Data Arrival Time : 8.875
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_write_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                       
  4.717   1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0           
  5.816   1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F            
  7.137   1.321   tNET   FF   1        R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.762   0.625   tINS   FR   14       R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/F   
  8.875   1.113   tNET   RR   1        R7C4[1][B]    initialize/PSRAM_com/data_write_7_s0/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                    
 ======== ======== ====== ==== ======== ============ ========================================== 
  8.333    8.333                                      active clock edge time                    
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  10.979   0.262    tNET   FF   1        R7C4[1][B]   initialize/PSRAM_com/data_write_7_s0/CLK  
  10.935   -0.043   tSu         1        R7C4[1][B]   initialize/PSRAM_com/data_write_7_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.724 27.592%, 
                    route: 4.066 65.072%, 
                    tC2Q: 0.458 7.336%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path24						
Path Summary:
Slack             : 2.060
Data Arrival Time : 8.875
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_write_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                       
  4.717   1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0           
  5.816   1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F            
  7.137   1.321   tNET   FF   1        R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.762   0.625   tINS   FR   14       R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/F   
  8.875   1.113   tNET   RR   1        R7C5[0][B]    initialize/PSRAM_com/data_write_10_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                     
 ======== ======== ====== ==== ======== ============ =========================================== 
  8.333    8.333                                      active clock edge time                     
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk      
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                      
  10.979   0.262    tNET   FF   1        R7C5[0][B]   initialize/PSRAM_com/data_write_10_s0/CLK  
  10.935   -0.043   tSu         1        R7C5[0][B]   initialize/PSRAM_com/data_write_10_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.724 27.592%, 
                    route: 4.066 65.072%, 
                    tC2Q: 0.458 7.336%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path25						
Path Summary:
Slack             : 2.060
Data Arrival Time : 8.875
Data Required Time: 10.935
From              : quad_start_mcu_s0
To                : data_write_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C7[1][A]    quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   3        R3C7[1][A]    quad_start_mcu_s0/Q                       
  4.717   1.631   tNET   FF   1        R7C2[1][B]    initialize/PSRAM_com/n507_s2/I0           
  5.816   1.099   tINS   FF   9        R7C2[1][B]    initialize/PSRAM_com/n507_s2/F            
  7.137   1.321   tNET   FF   1        R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.762   0.625   tINS   FR   14       R10C3[3][B]   initialize/PSRAM_com/data_write_15_s5/F   
  8.875   1.113   tNET   RR   1        R7C5[0][A]    initialize/PSRAM_com/data_write_11_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                     
 ======== ======== ====== ==== ======== ============ =========================================== 
  8.333    8.333                                      active clock edge time                     
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk      
  10.716   2.383    tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                      
  10.979   0.262    tNET   FF   1        R7C5[0][A]   initialize/PSRAM_com/data_write_11_s0/CLK  
  10.935   -0.043   tSu         1        R7C5[0][A]   initialize/PSRAM_com/data_write_11_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.724 27.592%, 
                    route: 4.066 65.072%, 
                    tC2Q: 0.458 7.336%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.562
Data Arrival Time : 3.145
Data Required Time: 2.582
From              : byteReady_s2
To                : flag_acq_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C13[2][A]   UART1/byteReady_s2/CLK                 
  2.901   0.333   tC2Q   RR   16       R4C13[2][A]   UART1/byteReady_s2/Q                   
  3.145   0.244   tNET   RR   1        R4C13[1][A]   UART1/flag_acq_s0/CE                   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C13[1][A]   UART1/flag_acq_s0/CLK                  
  2.582   0.015   tHld        1        R4C13[1][A]   UART1/flag_acq_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.562
Data Arrival Time : 3.145
Data Required Time: 2.582
From              : byteReady_s2
To                : flag_debug_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C13[2][A]   UART1/byteReady_s2/CLK                 
  2.901   0.333   tC2Q   RR   16       R4C13[2][A]   UART1/byteReady_s2/Q                   
  3.145   0.244   tNET   RR   1        R4C13[0][A]   UART1/flag_debug_s0/RESET              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C13[0][A]   UART1/flag_debug_s0/CLK                
  2.582   0.015   tHld        1        R4C13[0][A]   UART1/flag_debug_s0                    

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.566
Data Arrival Time : 3.149
Data Required Time: 2.582
From              : wr_ptr_3_s0
To                : fifo_mem_fifo_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R10C18[1][B]   fifo_inst/wr_ptr_3_s0/CLK                 
  2.901   0.333   tC2Q   RF   7        R10C18[1][B]   fifo_inst/wr_ptr_3_s0/Q                   
  3.149   0.248   tNET   FF   1        R10C17         fifo_inst/fifo_mem_fifo_mem_0_2_s/WAD[3]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT    LOC                     NODE                   
 ======= ======= ====== ==== ======== ======== ======================================= 
  0.000   0.000                                 active clock edge time                 
  0.000   0.000                                 clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R    clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C17   fifo_inst/fifo_mem_fifo_mem_0_2_s/CLK  
  2.582   0.015   tHld        1        R10C17   fifo_inst/fifo_mem_fifo_mem_0_2_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.248 42.657%, 
                    tC2Q: 0.333 57.343%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.566
Data Arrival Time : 3.149
Data Required Time: 2.582
From              : wr_ptr_1_s0
To                : fifo_mem_fifo_mem_0_2_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R10C18[0][B]   fifo_inst/wr_ptr_1_s0/CLK                 
  2.901   0.333   tC2Q   RF   7        R10C18[0][B]   fifo_inst/wr_ptr_1_s0/Q                   
  3.149   0.248   tNET   FF   1        R10C17         fifo_inst/fifo_mem_fifo_mem_0_2_s/WAD[1]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT    LOC                     NODE                   
 ======= ======= ====== ==== ======== ======== ======================================= 
  0.000   0.000                                 active clock edge time                 
  0.000   0.000                                 clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R    clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C17   fifo_inst/fifo_mem_fifo_mem_0_2_s/CLK  
  2.582   0.015   tHld        1        R10C17   fifo_inst/fifo_mem_fifo_mem_0_2_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.248 42.657%, 
                    tC2Q: 0.333 57.343%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : OUT_s0
To                : resync_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======= ======= ====== ==== ======== ============= =============================================== 
  0.000   0.000                                      active clock edge time                         
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.567   0.185   tNET   RR   1        R2C10[2][A]   debuttonA/deb_button/OUT_s0/CLK                
  2.901   0.333   tC2Q   RR   1        R2C10[2][A]   debuttonA/deb_button/OUT_s0/Q                  
  3.137   0.236   tNET   RR   1        R2C10[0][A]   debuttonA/sync_button_debounced/resync_0_s0/D  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R2C10[0][A]   debuttonA/sync_button_debounced/resync_0_s0/CLK  
  2.567   0.000   tHld        1        R2C10[0][A]   debuttonA/sync_button_debounced/resync_0_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : sync_buffer_2_s0
To                : shift_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                          NODE                     
 ======= ======= ====== ==== ======== ============ ============================================ 
  0.000   0.000                                     active clock edge time                      
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                       
  2.567   0.185   tNET   RR   1        R7C9[0][A]   debuttonA/sync_button/sync_buffer_2_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R7C9[0][A]   debuttonA/sync_button/sync_buffer_2_s0/Q    
  3.137   0.236   tNET   RR   1        R7C9[0][B]   debuttonA/deb_button/shift_0_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C9[0][B]   debuttonA/deb_button/shift_0_s0/CLK    
  2.567   0.000   tHld        1        R7C9[0][B]   debuttonA/deb_button/shift_0_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[6]_1_s0
To                : samples_before_9_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C15[0][B]   UART1/buffer[6]_1_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R7C15[0][B]   UART1/buffer[6]_1_s0/Q                 
  3.137   0.236   tNET   RR   1        R7C15[2][A]   UART1/samples_before_9_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C15[2][A]   UART1/samples_before_9_s0/CLK          
  2.567   0.000   tHld        1        R7C15[2][A]   UART1/samples_before_9_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : buffer[2]_0_s0
To                : samples_after_16_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C16[0][A]   UART1/buffer[2]_0_s0/CLK               
  2.901   0.333   tC2Q   RR   2        R4C16[0][A]   UART1/buffer[2]_0_s0/Q                 
  3.138   0.238   tNET   RR   1        R4C16[2][A]   UART1/samples_after_16_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C16[2][A]   UART1/samples_after_16_s0/CLK          
  2.567   0.000   tHld        1        R4C16[2][A]   UART1/samples_after_16_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.573
Data Arrival Time : 11.485
Data Required Time: 10.912
From              : data_out_8_s0
To                : data_out_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  8.333    8.333                                     active clock edge time                  
  8.333    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R7C2[2][B]   initialize/PSRAM_com/data_out_8_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R7C2[2][B]   initialize/PSRAM_com/data_out_8_s0/Q    
  11.485   0.240   tNET   RR   1        R7C2[2][A]   initialize/PSRAM_com/data_out_12_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======= ====== ==== ======== ============ ========================================= 
  8.333    8.333                                     active clock edge time                   
  8.333    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R7C2[2][A]   initialize/PSRAM_com/data_out_12_s0/CLK  
  10.912   0.000   tHld        1        R7C2[2][A]   initialize/PSRAM_com/data_out_12_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path10						
Path Summary:
Slack             : 0.573
Data Arrival Time : 11.485
Data Required Time: 10.912
From              : data_out_9_s0
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  8.333    8.333                                     active clock edge time                  
  8.333    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  10.716   2.383   tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  10.912   0.195   tNET   FF   1        R5C3[1][A]   initialize/PSRAM_com/data_out_9_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R5C3[1][A]   initialize/PSRAM_com/data_out_9_s0/Q    
  11.485   0.240   tNET   RR   1        R5C3[1][B]   initialize/PSRAM_com/data_out_13_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======= ====== ==== ======== ============ ========================================= 
  8.333    8.333                                     active clock edge time                   
  8.333    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R5C3[1][B]   initialize/PSRAM_com/data_out_13_s0/CLK  
  10.912   0.000   tHld        1        R5C3[1][B]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path11						
Path Summary:
Slack             : 0.573
Data Arrival Time : 11.485
Data Required Time: 10.912
From              : data_out_10_s0
To                : data_out_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======= ====== ==== ======== ============ ========================================= 
  8.333    8.333                                     active clock edge time                   
  8.333    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R7C3[0][B]   initialize/PSRAM_com/data_out_10_s0/CLK  
  11.245   0.333   tC2Q   FR   4        R7C3[0][B]   initialize/PSRAM_com/data_out_10_s0/Q    
  11.485   0.240   tNET   RR   1        R7C3[0][A]   initialize/PSRAM_com/data_out_14_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======= ====== ==== ======== ============ ========================================= 
  8.333    8.333                                     active clock edge time                   
  8.333    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  10.716   2.383   tCL    FF   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  10.912   0.195   tNET   FF   1        R7C3[0][A]   initialize/PSRAM_com/data_out_14_s0/CLK  
  10.912   0.000   tHld        1        R7C3[0][A]   initialize/PSRAM_com/data_out_14_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path12						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.149
Data Required Time: 2.567
From              : dataIn_3_s0
To                : samples_before_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C17[1][B]   UART1/dataIn_3_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R8C17[1][B]   UART1/dataIn_3_s0/Q                    
  3.149   0.249   tNET   RR   1        R8C17[0][A]   UART1/samples_before_3_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C17[0][A]   UART1/samples_before_3_s0/CLK          
  2.567   0.000   tHld        1        R8C17[0][A]   UART1/samples_before_3_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.711%, 
                    tC2Q: 0.333 57.289%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.149
Data Required Time: 2.567
From              : dataIn_3_s0
To                : dataIn_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C17[1][B]   UART1/dataIn_3_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R8C17[1][B]   UART1/dataIn_3_s0/Q                    
  3.149   0.249   tNET   RR   1        R8C17[1][A]   UART1/dataIn_2_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C17[1][A]   UART1/dataIn_2_s0/CLK                  
  2.567   0.000   tHld        1        R8C17[1][A]   UART1/dataIn_2_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.711%, 
                    tC2Q: 0.333 57.289%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.583
Data Arrival Time : 3.166
Data Required Time: 2.582
From              : resync_2_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                               NODE                          
 ======= ======= ====== ==== ======== ============= ====================================================== 
  0.000   0.000                                      active clock edge time                                
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk                 
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                                 
  2.567   0.185   tNET   RR   1        R3C10[0][B]   debuttonA/sync_button_debounced/resync_2_s0/CLK       
  2.901   0.333   tC2Q   RR   2        R3C10[0][B]   debuttonA/sync_button_debounced/resync_2_s0/Q         
  3.166   0.265   tNET   RR   1        R3C9[2][A]    debuttonA/sync_button_debounced/button_once_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                         
 ======= ======= ====== ==== ======== ============ ==================================================== 
  0.000   0.000                                     active clock edge time                              
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk               
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                               
  2.567   0.185   tNET   RR   1        R3C9[2][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  2.582   0.015   tHld        1        R3C9[2][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.265 44.283%, 
                    tC2Q: 0.333 55.717%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.598
Data Arrival Time : 3.166
Data Required Time: 2.567
From              : buffer[4]_7_s0
To                : samples_after_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C15[2][A]   UART1/buffer[4]_7_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R3C15[2][A]   UART1/buffer[4]_7_s0/Q                 
  3.166   0.265   tNET   RR   1        R2C15[1][B]   UART1/samples_after_7_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C15[1][B]   UART1/samples_after_7_s0/CLK           
  2.567   0.000   tHld        1        R2C15[1][B]   UART1/samples_after_7_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.265 44.283%, 
                    tC2Q: 0.333 55.717%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.607
Data Arrival Time : 3.174
Data Required Time: 2.567
From              : dataIn_4_s0
To                : dataIn_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C15[2][A]   UART1/dataIn_4_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R8C15[2][A]   UART1/dataIn_4_s0/Q                    
  3.174   0.273   tNET   RR   1        R8C17[1][B]   UART1/dataIn_3_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C17[1][B]   UART1/dataIn_3_s0/CLK                  
  2.567   0.000   tHld        1        R8C17[1][B]   UART1/dataIn_3_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.273 45.042%, 
                    tC2Q: 0.333 54.958%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.708
Data Arrival Time : 11.619
Data Required Time: 10.912
From              : burst_counter_5_s0
To                : burst_counter_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R10C4[1][A]   initialize/PSRAM_com/burst_counter_5_s0/CLK  
  11.245   0.333   tC2Q   FR   2        R10C4[1][A]   initialize/PSRAM_com/burst_counter_5_s0/Q    
  11.247   0.002   tNET   RR   1        R10C4[1][A]   initialize/PSRAM_com/n280_s10/I2             
  11.619   0.372   tINS   RF   1        R10C4[1][A]   initialize/PSRAM_com/n280_s10/F              
  11.619   0.000   tNET   FF   1        R10C4[1][A]   initialize/PSRAM_com/burst_counter_5_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R10C4[1][A]   initialize/PSRAM_com/burst_counter_5_s0/CLK  
  10.912   0.000   tHld        1        R10C4[1][A]   initialize/PSRAM_com/burst_counter_5_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path18						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : timer_0_s1
To                : timer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C3[1][A]   initialize/timer_0_s1/CLK              
  2.901   0.333   tC2Q   RR   2        R4C3[1][A]   initialize/timer_0_s1/Q                
  2.903   0.002   tNET   RR   1        R4C3[1][A]   initialize/n69_s5/I3                   
  3.275   0.372   tINS   RF   1        R4C3[1][A]   initialize/n69_s5/F                    
  3.275   0.000   tNET   FF   1        R4C3[1][A]   initialize/timer_0_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C3[1][A]   initialize/timer_0_s1/CLK              
  2.567   0.000   tHld        1        R4C3[1][A]   initialize/timer_0_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : read_write_0_s2
To                : read_write_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C5[1][A]   read_write_0_s2/CLK                    
  2.901   0.333   tC2Q   RR   5        R7C5[1][A]   read_write_0_s2/Q                      
  2.903   0.002   tNET   RR   1        R7C5[1][A]   n241_s6/I2                             
  3.275   0.372   tINS   RF   1        R7C5[1][A]   n241_s6/F                              
  3.275   0.000   tNET   FF   1        R7C5[1][A]   read_write_0_s2/D                      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C5[1][A]   read_write_0_s2/CLK                    
  2.567   0.000   tHld        1        R7C5[1][A]   read_write_0_s2                        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : led_rgb_1_s2
To                : led_rgb_1_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[0][A]   led_rgb_1_s2/CLK                       
  2.901   0.333   tC2Q   RR   2        R2C9[0][A]   led_rgb_1_s2/Q                         
  2.903   0.002   tNET   RR   1        R2C9[0][A]   n1106_s12/I1                           
  3.275   0.372   tINS   RF   1        R2C9[0][A]   n1106_s12/F                            
  3.275   0.000   tNET   FF   1        R2C9[0][A]   led_rgb_1_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[0][A]   led_rgb_1_s2/CLK                       
  2.567   0.000   tHld        1        R2C9[0][A]   led_rgb_1_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : led_rgb_0_s2
To                : led_rgb_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[1][A]   led_rgb_0_s2/CLK                       
  2.901   0.333   tC2Q   RR   2        R2C9[1][A]   led_rgb_0_s2/Q                         
  2.903   0.002   tNET   RR   1        R2C9[1][A]   n1108_s11/I1                           
  3.275   0.372   tINS   RF   1        R2C9[1][A]   n1108_s11/F                            
  3.275   0.000   tNET   FF   1        R2C9[1][A]   led_rgb_0_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[1][A]   led_rgb_0_s2/CLK                       
  2.567   0.000   tHld        1        R2C9[1][A]   led_rgb_0_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.709
Data Arrival Time : 11.620
Data Required Time: 10.912
From              : burst_counter_3_s0
To                : burst_counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R10C5[1][A]   initialize/PSRAM_com/burst_counter_3_s0/CLK  
  11.245   0.333   tC2Q   FR   3        R10C5[1][A]   initialize/PSRAM_com/burst_counter_3_s0/Q    
  11.248   0.004   tNET   RR   1        R10C5[1][A]   initialize/PSRAM_com/n284_s8/I1              
  11.620   0.372   tINS   RF   1        R10C5[1][A]   initialize/PSRAM_com/n284_s8/F               
  11.620   0.000   tNET   FF   1        R10C5[1][A]   initialize/PSRAM_com/burst_counter_3_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                      
 ======== ======= ====== ==== ======== ============= ============================================= 
  8.333    8.333                                      active clock edge time                       
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  10.716   2.383   tCL    FF   593      PLL_R         clk2/rpll_inst/CLKOUT                        
  10.912   0.195   tNET   FF   1        R10C5[1][A]   initialize/PSRAM_com/burst_counter_3_s0/CLK  
  10.912   0.000   tHld        1        R10C5[1][A]   initialize/PSRAM_com/burst_counter_3_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path23						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : adc_clk_s1
To                : adc_clk_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C18[0][A]   ADC_submodule/adc_clk_s1/CLK           
  2.901   0.333   tC2Q   RR   3        R7C18[0][A]   ADC_submodule/adc_clk_s1/Q             
  2.904   0.004   tNET   RR   1        R7C18[0][A]   ADC_submodule/n26_s2/I0                
  3.276   0.372   tINS   RF   1        R7C18[0][A]   ADC_submodule/n26_s2/F                 
  3.276   0.000   tNET   FF   1        R7C18[0][A]   ADC_submodule/adc_clk_s1/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C18[0][A]   ADC_submodule/adc_clk_s1/CLK           
  2.567   0.000   tHld        1        R7C18[0][A]   ADC_submodule/adc_clk_s1               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : clock_counter_3_s0
To                : clock_counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C18[1][A]   ADC_submodule/clock_counter_3_s0/CLK   
  2.901   0.333   tC2Q   RR   3        R8C18[1][A]   ADC_submodule/clock_counter_3_s0/Q     
  2.904   0.004   tNET   RR   1        R8C18[1][A]   ADC_submodule/n22_s2/I3                
  3.276   0.372   tINS   RF   1        R8C18[1][A]   ADC_submodule/n22_s2/F                 
  3.276   0.000   tNET   FF   1        R8C18[1][A]   ADC_submodule/clock_counter_3_s0/D     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C18[1][A]   ADC_submodule/clock_counter_3_s0/CLK   
  2.567   0.000   tHld        1        R8C18[1][A]   ADC_submodule/clock_counter_3_s0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : txBitNumber_1_s2
To                : txBitNumber_1_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C19[0][A]   UART1/txBitNumber_1_s2/CLK             
  2.901   0.333   tC2Q   RR   5        R7C19[0][A]   UART1/txBitNumber_1_s2/Q               
  2.904   0.004   tNET   RR   1        R7C19[0][A]   UART1/n966_s9/I2                       
  3.276   0.372   tINS   RF   1        R7C19[0][A]   UART1/n966_s9/F                        
  3.276   0.000   tNET   FF   1        R7C19[0][A]   UART1/txBitNumber_1_s2/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C19[0][A]   UART1/txBitNumber_1_s2/CLK             
  2.567   0.000   tHld        1        R7C19[0][A]   UART1/txBitNumber_1_s2                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 14.347
Data Arrival Time : 4.903
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                              
  4.903   1.818   tNET   FF   1        R2C4[2][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R2C4[2][A]   PP_post_process/read_pointer_0_s7/CLK  
  19.250   -0.043   tSu         1        R2C4[2][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.818 79.867%, 
                    tC2Q: 0.458 20.133%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 14.347
Data Arrival Time : 4.903
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.903   1.818   tNET   FF   1        R2C4[2][B]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R2C4[2][B]   PP_post_process/read_pointer_7_s10/CLK  
  19.250   -0.043   tSu         1        R2C4[2][B]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.818 79.867%, 
                    tC2Q: 0.458 20.133%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 14.683
Data Arrival Time : 4.567
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.567   1.482   tNET   FF   1        R2C2[1][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_7_s1/CLK  
  19.250   -0.043   tSu         1        R2C2[1][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.482 76.375%, 
                    tC2Q: 0.458 23.625%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 14.683
Data Arrival Time : 4.567
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.567   1.482   tNET   FF   1        R2C2[2][B]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R2C2[2][B]   PP_post_process/write_pointer_3_s1/CLK  
  19.250   -0.043   tSu         1        R2C2[2][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.482 76.375%, 
                    tC2Q: 0.458 23.625%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 14.683
Data Arrival Time : 4.567
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.567   1.482   tNET   FF   1        R2C2[2][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R2C2[2][A]   PP_post_process/write_pointer_4_s1/CLK  
  19.250   -0.043   tSu         1        R2C2[2][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.482 76.375%, 
                    tC2Q: 0.458 23.625%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 14.683
Data Arrival Time : 4.567
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.567   1.482   tNET   FF   1        R2C2[0][B]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R2C2[0][B]   PP_post_process/write_pointer_5_s1/CLK  
  19.250   -0.043   tSu         1        R2C2[0][B]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.482 76.375%, 
                    tC2Q: 0.458 23.625%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 14.683
Data Arrival Time : 4.567
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.567   1.482   tNET   FF   1        R2C2[0][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_6_s1/CLK  
  19.250   -0.043   tSu         1        R2C2[0][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.482 76.375%, 
                    tC2Q: 0.458 23.625%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                           
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                             
  4.562   1.477   tNET   FF   1        R3C2[0][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C2[0][A]   PP_post_process/buffer_select_s2/CLK   
  19.250   -0.043   tSu         1        R3C2[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                              
  4.562   1.477   tNET   FF   1        R2C3[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R2C3[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  19.250   -0.043   tSu         1        R2C3[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                              
  4.562   1.477   tNET   FF   1        R2C3[1][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R2C3[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  19.250   -0.043   tSu         1        R2C3[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.562   1.477   tNET   FF   1        R2C3[2][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_1_s1/CLK  
  19.250   -0.043   tSu         1        R2C3[2][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.562   1.477   tNET   FF   1        R2C3[2][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_2_s1/CLK  
  19.250   -0.043   tSu         1        R2C3[2][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                            
  4.562   1.477   tNET   FF   1        R3C2[2][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C2[2][A]   PP_post_process/last_switch_s0/CLK     
  19.250   -0.043   tSu         1        R3C2[2][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 14.688
Data Arrival Time : 4.562
Data Required Time: 19.250
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                            
  4.562   1.477   tNET   FF   1        R3C2[0][B]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C2[0][B]   PP_post_process/d_flag_write_s0/CLK    
  19.250   -0.043   tSu         1        R3C2[0][B]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.477 76.319%, 
                    tC2Q: 0.458 23.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 14.832
Data Arrival Time : 4.418
Data Required Time: 19.250
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                               
  4.418   1.333   tNET   FF   1        R3C3[1][B]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  16.667   16.667                                     active clock edge time                  
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  19.293   0.244    tNET   RR   1        R3C3[1][B]   PP_post_process/write_pointer_0_s7/CLK  
  19.250   -0.043   tSu         1        R3C3[1][B]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.333 74.414%, 
                    tC2Q: 0.458 25.586%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 14.832
Data Arrival Time : 4.418
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                              
  4.418   1.333   tNET   FF   1        R3C3[0][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C3[0][A]   PP_post_process/read_pointer_1_s1/CLK  
  19.250   -0.043   tSu         1        R3C3[0][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.333 74.414%, 
                    tC2Q: 0.458 25.586%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 14.832
Data Arrival Time : 4.418
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                              
  4.418   1.333   tNET   FF   1        R3C3[2][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C3[2][B]   PP_post_process/read_pointer_2_s1/CLK  
  19.250   -0.043   tSu         1        R3C3[2][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.333 74.414%, 
                    tC2Q: 0.458 25.586%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 14.832
Data Arrival Time : 4.418
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                              
  4.418   1.333   tNET   FF   1        R3C3[2][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C3[2][A]   PP_post_process/read_pointer_3_s1/CLK  
  19.250   -0.043   tSu         1        R3C3[2][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.333 74.414%, 
                    tC2Q: 0.458 25.586%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 14.832
Data Arrival Time : 4.418
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                              
  4.418   1.333   tNET   FF   1        R3C3[0][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C3[0][B]   PP_post_process/read_pointer_6_s1/CLK  
  19.250   -0.043   tSu         1        R3C3[0][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.333 74.414%, 
                    tC2Q: 0.458 25.586%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 14.832
Data Arrival Time : 4.418
Data Required Time: 19.250
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                            
  4.418   1.333   tNET   FF   1        R3C3[1][A]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C3[1][A]   PP_post_process/d_flag_read_s0/CLK     
  19.250   -0.043   tSu         1        R3C3[1][A]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.333 74.414%, 
                    tC2Q: 0.458 25.586%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 14.841
Data Arrival Time : 4.409
Data Required Time: 19.250
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                            
  4.409   1.324   tNET   FF   1        R3C4[0][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C4[0][A]   PP_post_process/read_cmp_s0/CLK        
  19.250   -0.043   tSu         1        R3C4[0][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.324 74.283%, 
                    tC2Q: 0.458 25.717%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 15.326
Data Arrival Time : 3.924
Data Required Time: 19.250
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R4C7[2][A]   rst_PP_s0/Q                            
  3.924   0.839   tNET   FF   1        R3C5[0][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  16.667   16.667                                     active clock edge time                 
  16.667   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383    tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  19.293   0.244    tNET   RR   1        R3C5[0][A]   PP_post_process/stop_PP_s0/CLK         
  19.250   -0.043   tSu         1        R3C5[0][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.839 64.680%, 
                    tC2Q: 0.458 35.320%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.900
Data Arrival Time : 3.482
Data Required Time: 2.582
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                            
  3.482   0.581   tNET   RR   1        R3C5[0][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C5[0][A]   PP_post_process/stop_PP_s0/CLK         
  2.582   0.015   tHld        1        R3C5[0][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.581 63.563%, 
                    tC2Q: 0.333 36.437%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 1.164
Data Arrival Time : 3.746
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                            
  3.746   0.845   tNET   RR   1        R3C4[0][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C4[0][A]   PP_post_process/read_cmp_s0/CLK        
  2.582   0.015   tHld        1        R3C4[0][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.845 71.717%, 
                    tC2Q: 0.333 28.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 1.171
Data Arrival Time : 3.754
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.754   0.853   tNET   RR   1        R3C3[1][B]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C3[1][B]   PP_post_process/write_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R3C3[1][B]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.853 71.896%, 
                    tC2Q: 0.333 28.104%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 1.171
Data Arrival Time : 3.754
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                              
  3.754   0.853   tNET   RR   1        R3C3[0][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[0][A]   PP_post_process/read_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R3C3[0][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.853 71.896%, 
                    tC2Q: 0.333 28.104%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 1.171
Data Arrival Time : 3.754
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                              
  3.754   0.853   tNET   RR   1        R3C3[2][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[2][B]   PP_post_process/read_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R3C3[2][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.853 71.896%, 
                    tC2Q: 0.333 28.104%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 1.171
Data Arrival Time : 3.754
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                              
  3.754   0.853   tNET   RR   1        R3C3[2][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[2][A]   PP_post_process/read_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R3C3[2][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.853 71.896%, 
                    tC2Q: 0.333 28.104%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.171
Data Arrival Time : 3.754
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                              
  3.754   0.853   tNET   RR   1        R3C3[0][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[0][B]   PP_post_process/read_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R3C3[0][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.853 71.896%, 
                    tC2Q: 0.333 28.104%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.171
Data Arrival Time : 3.754
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                            
  3.754   0.853   tNET   RR   1        R3C3[1][A]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[1][A]   PP_post_process/d_flag_read_s0/CLK     
  2.582   0.015   tHld        1        R3C3[1][A]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.853 71.896%, 
                    tC2Q: 0.333 28.104%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                           
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                             
  3.764   0.863   tNET   RR   1        R3C2[0][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C2[0][A]   PP_post_process/buffer_select_s2/CLK   
  2.582   0.015   tHld        1        R3C2[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                              
  3.764   0.863   tNET   RR   1        R2C3[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C3[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R2C3[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                              
  3.764   0.863   tNET   RR   1        R2C3[1][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C3[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R2C3[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.764   0.863   tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R2C3[2][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.764   0.863   tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R2C3[2][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                            
  3.764   0.863   tNET   RR   1        R3C2[2][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C2[2][A]   PP_post_process/last_switch_s0/CLK     
  2.582   0.015   tHld        1        R3C2[2][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                            
  3.764   0.863   tNET   RR   1        R3C2[0][B]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C2[0][B]   PP_post_process/d_flag_write_s0/CLK    
  2.582   0.015   tHld        1        R3C2[0][B]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.134%, 
                    tC2Q: 0.333 27.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.767   0.867   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_7_s1/CLK  
  2.582   0.015   tHld        1        R2C2[1][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.221%, 
                    tC2Q: 0.333 27.779%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.767   0.867   tNET   RR   1        R2C2[2][B]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[2][B]   PP_post_process/write_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R2C2[2][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.221%, 
                    tC2Q: 0.333 27.779%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.767   0.867   tNET   RR   1        R2C2[2][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[2][A]   PP_post_process/write_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R2C2[2][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.221%, 
                    tC2Q: 0.333 27.779%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.767   0.867   tNET   RR   1        R2C2[0][B]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[0][B]   PP_post_process/write_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R2C2[0][B]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.221%, 
                    tC2Q: 0.333 27.779%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.767   0.867   tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R2C2[0][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.221%, 
                    tC2Q: 0.333 27.779%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 1.359
Data Arrival Time : 3.942
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                              
  3.942   1.041   tNET   RR   1        R2C4[2][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C4[2][A]   PP_post_process/read_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R2C4[2][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.041 75.747%, 
                    tC2Q: 0.333 24.253%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 1.359
Data Arrival Time : 3.942
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R4C7[2][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R4C7[2][A]   rst_PP_s0/Q                               
  3.942   1.041   tNET   RR   1        R2C4[2][B]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   593      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[2][B]   PP_post_process/read_pointer_7_s10/CLK  
  2.582   0.015   tHld        1        R2C4[2][B]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.041 75.747%, 
                    tC2Q: 0.333 24.253%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1620_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   n1620_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   n1620_s0/CLK                           

								MPW4
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1628_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   n1628_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   n1628_s0/CLK                           

								MPW5
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_5_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   read_5_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   read_5_s0/CLK                          

								MPW6
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_18_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   address_acq_18_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   address_acq_18_s0/CLK                  

								MPW7
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_minus_i_pivot_reg_1_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   i_minus_i_pivot_reg_1_s0/CLK           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   i_minus_i_pivot_reg_1_s0/CLK           

								MPW8
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        UART1/buffer[6]_2_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.979   0.262   tNET   FF   UART1/buffer[6]_2_s0/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  19.234   0.185   tNET   RR   UART1/buffer[6]_2_s0/CLK               

								MPW9
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        debuttonA/sync_button_debounced/button_once_s0

Late clock Path:
    AT     DELAY   TYPE   RF                          NODE                         
 ======== ======= ====== ==== ==================================================== 
  8.333    0.000               active clock edge time                              
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk               
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                               
  10.979   0.262   tNET   FF   debuttonA/sync_button_debounced/button_once_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                          NODE                         
 ======== ======= ====== ==== ==================================================== 
  16.667   0.000               active clock edge time                              
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk               
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                               
  19.234   0.185   tNET   RR   debuttonA/sync_button_debounced/button_once_s0/CLK  

								MPW10
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        debuttonA/sync_button_debounced/resync_0_s0

Late clock Path:
    AT     DELAY   TYPE   RF                        NODE                        
 ======== ======= ====== ==== ================================================= 
  8.333    0.000               active clock edge time                           
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk            
  10.716   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                            
  10.979   0.262   tNET   FF   debuttonA/sync_button_debounced/resync_0_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                        NODE                        
 ======== ======= ====== ==== ================================================= 
  16.667   0.000               active clock edge time                           
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk            
  19.050   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                            
  19.234   0.185   tNET   RR   debuttonA/sync_button_debounced/resync_0_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  593      clk_PSRAM            0.151         0.661      
  128      n1057_14             6.393         2.998      
  57       process[1]           6.393         3.135      
  48       stop_acquisition_8   7.134         1.513      
  44       n1637_6              9.479         1.983      
  41       i_21_8               3.085         1.646      
  34       rst_PP               8.301         1.818      
  33       process[0]           8.035         2.030      
  32       process[2]           7.627         2.161      
  32       read_PP_0_12         11.244        1.789      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C6       1.000              
  R3C13      1.000              
  R4C2       1.000              
  R8C10      1.000              
  R9C16      1.000              
  R9C18      1.000              
  R10C10     1.000              
  R10C13     1.000              
  R8C11      1.000              
  R8C12      1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

