\hypertarget{group___r_c_c_ex___a_h_b2___low_power___enable___disable}{}\section{A\+H\+B2 Peripheral Low Power Enable Disable}
\label{group___r_c_c_ex___a_h_b2___low_power___enable___disable}\index{A\+H\+B2 Peripheral Low Power Enable Disable@{A\+H\+B2 Peripheral Low Power Enable Disable}}


Enable or disable the A\+H\+B2 peripheral clock during Low Power (Sleep) mode.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+L\+P\+EN))\hypertarget{group___r_c_c_ex___a_h_b2___low_power___enable___disable_ga043ce43b32ec91f2b032f746509079cd}{}\label{group___r_c_c_ex___a_h_b2___low_power___enable___disable_ga043ce43b32ec91f2b032f746509079cd}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+L\+P\+EN))\hypertarget{group___r_c_c_ex___a_h_b2___low_power___enable___disable_ga4d8498985e2b924e443065da8a2890b2}{}\label{group___r_c_c_ex___a_h_b2___low_power___enable___disable_ga4d8498985e2b924e443065da8a2890b2}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN))\hypertarget{group___r_c_c_ex___a_h_b2___low_power___enable___disable_ga03ec704e7309312630b3a572fb6f8856}{}\label{group___r_c_c_ex___a_h_b2___low_power___enable___disable_ga03ec704e7309312630b3a572fb6f8856}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN))\hypertarget{group___r_c_c_ex___a_h_b2___low_power___enable___disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}{}\label{group___r_c_c_ex___a_h_b2___low_power___enable___disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+D\+C\+M\+I\+L\+P\+EN))\hypertarget{group___r_c_c_ex___a_h_b2___low_power___enable___disable_gaf6fa397bcd717325032e3425fd424988}{}\label{group___r_c_c_ex___a_h_b2___low_power___enable___disable_gaf6fa397bcd717325032e3425fd424988}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+D\+C\+M\+I\+L\+P\+EN))\hypertarget{group___r_c_c_ex___a_h_b2___low_power___enable___disable_ga79206abe44d6019725e0c0240ec46778}{}\label{group___r_c_c_ex___a_h_b2___low_power___enable___disable_ga79206abe44d6019725e0c0240ec46778}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Enable or disable the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wake-\/up from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
