<stg><name>detect</name>


<trans_list>

<trans id="431" from="1" to="2">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="2" to="2">
<condition id="80">
<or_exp><and_exp><literal name="tmp_342" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="2" to="3">
<condition id="82">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="3" to="3">
<condition id="85">
<or_exp><and_exp><literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="3" to="4">
<condition id="83">
<or_exp><and_exp><literal name="tmp_345" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="4" to="5">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="5" to="6">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="6" to="7">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="7" to="8">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="8" to="9">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="9" to="10">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="10" to="11">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="11" to="12">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="12" to="13">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="13" to="14">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="14" to="15">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="15" to="16">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="16" to="17">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="17" to="18">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="18" to="19">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="19" to="20">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="20" to="21">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="21" to="22">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="22" to="23">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="23" to="24">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="24" to="25">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="25" to="26">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="26" to="27">
<condition id="111">
<or_exp><and_exp><literal name="tmp_347" val="1"/>
<literal name="tmp_348" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="26" to="28">
<condition id="110">
<or_exp><and_exp><literal name="tmp_347" val="1"/>
<literal name="tmp_348" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="27" to="29">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="28" to="29">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="29" to="30">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="30" to="31">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="31" to="32">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="32" to="33">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="33" to="34">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="34" to="35">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="35" to="36">
<condition id="125">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="35" to="26">
<condition id="153">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="36" to="37">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="37" to="38">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="38" to="39">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="39" to="40">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="40" to="41">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="41" to="42">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="42" to="43">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="43" to="44">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="44" to="45">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="45" to="46">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="46" to="47">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="47" to="48">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="48" to="49">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="49" to="50">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="50" to="51">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="51" to="52">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="52" to="53">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="53" to="54">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="54" to="55">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="55" to="56">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="56" to="57">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="57" to="58">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="58" to="59">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="59" to="35">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:0  %gauss_pyr_0_rows = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_rows"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:1  %gauss_pyr_1_rows = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_rows"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:2  %gauss_pyr_2_rows = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_rows"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:3  %gauss_pyr_3_rows = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_rows"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:4  %gauss_pyr_4_rows = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_rows"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:5  %gauss_pyr_5_rows = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_rows"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:6  %gauss_pyr_0_cols = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_cols"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:7  %gauss_pyr_1_cols = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_cols"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:8  %gauss_pyr_2_cols = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_cols"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:9  %gauss_pyr_3_cols = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_cols"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:10  %gauss_pyr_4_cols = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_cols"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit:11  %gauss_pyr_5_cols = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_cols"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:12  %src_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)

]]></Node>
<StgValue><ssdm name="src_cols_read_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:13  %src_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)

]]></Node>
<StgValue><ssdm name="src_rows_read_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:14  %base_val_V = alloca [65536 x i32], align 4

]]></Node>
<StgValue><ssdm name="base_val_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:15  %gauss_pyr_0_val_V = alloca [65536 x i32], align 4

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_val_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="26" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:16  %gauss_pyr_1_val_V = alloca [65536 x i26], align 4

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_val_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:17  %gauss_pyr_2_val_V = alloca [65536 x i26], align 4

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_val_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="26" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:18  %gauss_pyr_3_val_V = alloca [65536 x i26], align 4

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_val_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:19  %gauss_pyr_4_val_V = alloca [65536 x i26], align 4

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_val_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:20  %gauss_pyr_5_val_V = alloca [65536 x i26], align 4

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_val_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:21  %dog_pyr_0_val_V = alloca [65536 x i32], align 4

]]></Node>
<StgValue><ssdm name="dog_pyr_0_val_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:22  %dog_pyr_1_val_V = alloca [65536 x i32], align 4

]]></Node>
<StgValue><ssdm name="dog_pyr_1_val_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:23  %dog_pyr_2_val_V = alloca [65536 x i32], align 4

]]></Node>
<StgValue><ssdm name="dog_pyr_2_val_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:24  %dog_pyr_3_val_V = alloca [65536 x i32], align 4

]]></Node>
<StgValue><ssdm name="dog_pyr_3_val_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit:25  %dog_pyr_4_val_V = alloca [65536 x i32], align 4

]]></Node>
<StgValue><ssdm name="dog_pyr_4_val_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:26  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayctor.loop:0  %tmp = phi i3 [ 0, %ap_fixed_base.exit ], [ %tmp_s, %arrayctor.loop ]

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:1  %gauss_pyr_0_rows_lo = load i32* %gauss_pyr_0_rows

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_rows_lo"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:2  %gauss_pyr_1_rows_lo = load i32* %gauss_pyr_1_rows

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_rows_lo"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:3  %gauss_pyr_2_rows_lo = load i32* %gauss_pyr_2_rows

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_rows_lo"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:4  %gauss_pyr_3_rows_lo = load i32* %gauss_pyr_3_rows

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_rows_lo"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:5  %gauss_pyr_4_rows_lo = load i32* %gauss_pyr_4_rows

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_rows_lo"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:6  %gauss_pyr_5_rows_lo = load i32* %gauss_pyr_5_rows

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_rows_lo"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:7  %gauss_pyr_0_cols_lo = load i32* %gauss_pyr_0_cols

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_cols_lo"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:8  %gauss_pyr_1_cols_lo = load i32* %gauss_pyr_1_cols

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_cols_lo"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:9  %gauss_pyr_2_cols_lo = load i32* %gauss_pyr_2_cols

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_cols_lo"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:10  %gauss_pyr_3_cols_lo = load i32* %gauss_pyr_3_cols

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_cols_lo"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:11  %gauss_pyr_4_cols_lo = load i32* %gauss_pyr_4_cols

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_cols_lo"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop:12  %gauss_pyr_5_cols_lo = load i32* %gauss_pyr_5_cols

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_cols_lo"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop:13  %tmp_s = add i3 %tmp, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:14  %gauss_pyr_0_rows_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 256, i32 %gauss_pyr_0_rows_lo, i32 %gauss_pyr_0_rows_lo, i32 %gauss_pyr_0_rows_lo, i32 %gauss_pyr_0_rows_lo, i32 %gauss_pyr_0_rows_lo, i32 %gauss_pyr_0_rows_lo, i32 %gauss_pyr_0_rows_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_rows_s"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:15  %gauss_pyr_1_rows_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_1_rows_lo, i32 256, i32 %gauss_pyr_1_rows_lo, i32 %gauss_pyr_1_rows_lo, i32 %gauss_pyr_1_rows_lo, i32 %gauss_pyr_1_rows_lo, i32 %gauss_pyr_1_rows_lo, i32 %gauss_pyr_1_rows_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_rows_s"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:16  %gauss_pyr_2_rows_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_2_rows_lo, i32 %gauss_pyr_2_rows_lo, i32 256, i32 %gauss_pyr_2_rows_lo, i32 %gauss_pyr_2_rows_lo, i32 %gauss_pyr_2_rows_lo, i32 %gauss_pyr_2_rows_lo, i32 %gauss_pyr_2_rows_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_rows_s"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:17  %gauss_pyr_3_rows_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_3_rows_lo, i32 %gauss_pyr_3_rows_lo, i32 %gauss_pyr_3_rows_lo, i32 256, i32 %gauss_pyr_3_rows_lo, i32 %gauss_pyr_3_rows_lo, i32 %gauss_pyr_3_rows_lo, i32 %gauss_pyr_3_rows_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_rows_s"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:18  %gauss_pyr_4_rows_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_4_rows_lo, i32 %gauss_pyr_4_rows_lo, i32 %gauss_pyr_4_rows_lo, i32 %gauss_pyr_4_rows_lo, i32 256, i32 %gauss_pyr_4_rows_lo, i32 %gauss_pyr_4_rows_lo, i32 %gauss_pyr_4_rows_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_rows_s"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:19  %gauss_pyr_5_rows_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_5_rows_lo, i32 %gauss_pyr_5_rows_lo, i32 %gauss_pyr_5_rows_lo, i32 %gauss_pyr_5_rows_lo, i32 %gauss_pyr_5_rows_lo, i32 256, i32 256, i32 256, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_rows_s"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:20  %gauss_pyr_0_cols_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 256, i32 %gauss_pyr_0_cols_lo, i32 %gauss_pyr_0_cols_lo, i32 %gauss_pyr_0_cols_lo, i32 %gauss_pyr_0_cols_lo, i32 %gauss_pyr_0_cols_lo, i32 %gauss_pyr_0_cols_lo, i32 %gauss_pyr_0_cols_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_cols_s"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:21  %gauss_pyr_1_cols_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_1_cols_lo, i32 256, i32 %gauss_pyr_1_cols_lo, i32 %gauss_pyr_1_cols_lo, i32 %gauss_pyr_1_cols_lo, i32 %gauss_pyr_1_cols_lo, i32 %gauss_pyr_1_cols_lo, i32 %gauss_pyr_1_cols_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_cols_s"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:22  %gauss_pyr_2_cols_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_2_cols_lo, i32 %gauss_pyr_2_cols_lo, i32 256, i32 %gauss_pyr_2_cols_lo, i32 %gauss_pyr_2_cols_lo, i32 %gauss_pyr_2_cols_lo, i32 %gauss_pyr_2_cols_lo, i32 %gauss_pyr_2_cols_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_cols_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:23  %gauss_pyr_3_cols_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_3_cols_lo, i32 %gauss_pyr_3_cols_lo, i32 %gauss_pyr_3_cols_lo, i32 256, i32 %gauss_pyr_3_cols_lo, i32 %gauss_pyr_3_cols_lo, i32 %gauss_pyr_3_cols_lo, i32 %gauss_pyr_3_cols_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_cols_s"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:24  %gauss_pyr_4_cols_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_4_cols_lo, i32 %gauss_pyr_4_cols_lo, i32 %gauss_pyr_4_cols_lo, i32 %gauss_pyr_4_cols_lo, i32 256, i32 %gauss_pyr_4_cols_lo, i32 %gauss_pyr_4_cols_lo, i32 %gauss_pyr_4_cols_lo, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_cols_s"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:25  %gauss_pyr_5_cols_s = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_5_cols_lo, i32 %gauss_pyr_5_cols_lo, i32 %gauss_pyr_5_cols_lo, i32 %gauss_pyr_5_cols_lo, i32 %gauss_pyr_5_cols_lo, i32 256, i32 256, i32 256, i3 %tmp)

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_cols_s"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop:26  %tmp_342 = icmp eq i3 %tmp, -3

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:27  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:28  store i32 %gauss_pyr_5_cols_s, i32* %gauss_pyr_5_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:29  store i32 %gauss_pyr_4_cols_s, i32* %gauss_pyr_4_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:30  store i32 %gauss_pyr_3_cols_s, i32* %gauss_pyr_3_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:31  store i32 %gauss_pyr_2_cols_s, i32* %gauss_pyr_2_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:32  store i32 %gauss_pyr_1_cols_s, i32* %gauss_pyr_1_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:33  store i32 %gauss_pyr_0_cols_s, i32* %gauss_pyr_0_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:34  store i32 %gauss_pyr_5_rows_s, i32* %gauss_pyr_5_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:35  store i32 %gauss_pyr_4_rows_s, i32* %gauss_pyr_4_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:36  store i32 %gauss_pyr_3_rows_s, i32* %gauss_pyr_3_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:37  store i32 %gauss_pyr_2_rows_s, i32* %gauss_pyr_2_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:38  store i32 %gauss_pyr_1_rows_s, i32* %gauss_pyr_1_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:39  store i32 %gauss_pyr_0_rows_s, i32* %gauss_pyr_0_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop:40  br i1 %tmp_342, label %arrayctor.loop1.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %dog_pyr_rows = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_rows"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %dog_pyr_rows_1 = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %dog_pyr_rows_2 = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %dog_pyr_rows_3 = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %dog_pyr_rows_4 = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %dog_pyr_cols = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_cols"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %dog_pyr_cols_1 = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  %dog_pyr_cols_2 = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %dog_pyr_cols_3 = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_3"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %dog_pyr_cols_4 = alloca i32

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_4"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  br label %arrayctor.loop1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayctor.loop1:0  %tmp_343 = phi i3 [ %tmp_344, %arrayctor.loop1 ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:1  %dog_pyr_rows_load = load i32* %dog_pyr_rows

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:2  %dog_pyr_rows_1_load = load i32* %dog_pyr_rows_1

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_1_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:3  %dog_pyr_rows_2_load = load i32* %dog_pyr_rows_2

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_2_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:4  %dog_pyr_rows_3_load = load i32* %dog_pyr_rows_3

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_3_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:5  %dog_pyr_rows_4_load = load i32* %dog_pyr_rows_4

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_4_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:6  %dog_pyr_cols_load = load i32* %dog_pyr_cols

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:7  %dog_pyr_cols_1_load = load i32* %dog_pyr_cols_1

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_1_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:8  %dog_pyr_cols_2_load = load i32* %dog_pyr_cols_2

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_2_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:9  %dog_pyr_cols_3_load = load i32* %dog_pyr_cols_3

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_3_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1:10  %dog_pyr_cols_4_load = load i32* %dog_pyr_cols_4

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_4_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1:11  %tmp_344 = add i3 %tmp_343, 1

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:12  %dog_pyr_rows_0_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 256, i32 %dog_pyr_rows_load, i32 %dog_pyr_rows_load, i32 %dog_pyr_rows_load, i32 %dog_pyr_rows_load, i32 %dog_pyr_rows_load, i32 %dog_pyr_rows_load, i32 %dog_pyr_rows_load, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_0_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:13  %dog_pyr_rows_1_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows_1_load, i32 256, i32 %dog_pyr_rows_1_load, i32 %dog_pyr_rows_1_load, i32 %dog_pyr_rows_1_load, i32 %dog_pyr_rows_1_load, i32 %dog_pyr_rows_1_load, i32 %dog_pyr_rows_1_load, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_1_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:14  %dog_pyr_rows_2_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows_2_load, i32 %dog_pyr_rows_2_load, i32 256, i32 %dog_pyr_rows_2_load, i32 %dog_pyr_rows_2_load, i32 %dog_pyr_rows_2_load, i32 %dog_pyr_rows_2_load, i32 %dog_pyr_rows_2_load, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_2_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:15  %dog_pyr_rows_3_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows_3_load, i32 %dog_pyr_rows_3_load, i32 %dog_pyr_rows_3_load, i32 256, i32 %dog_pyr_rows_3_load, i32 %dog_pyr_rows_3_load, i32 %dog_pyr_rows_3_load, i32 %dog_pyr_rows_3_load, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_3_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:16  %dog_pyr_rows_4_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows_4_load, i32 %dog_pyr_rows_4_load, i32 %dog_pyr_rows_4_load, i32 %dog_pyr_rows_4_load, i32 256, i32 256, i32 256, i32 256, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_4_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:17  %dog_pyr_cols_0_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 256, i32 %dog_pyr_cols_load, i32 %dog_pyr_cols_load, i32 %dog_pyr_cols_load, i32 %dog_pyr_cols_load, i32 %dog_pyr_cols_load, i32 %dog_pyr_cols_load, i32 %dog_pyr_cols_load, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_0_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:18  %dog_pyr_cols_1_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols_1_load, i32 256, i32 %dog_pyr_cols_1_load, i32 %dog_pyr_cols_1_load, i32 %dog_pyr_cols_1_load, i32 %dog_pyr_cols_1_load, i32 %dog_pyr_cols_1_load, i32 %dog_pyr_cols_1_load, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_1_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:19  %dog_pyr_cols_2_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols_2_load, i32 %dog_pyr_cols_2_load, i32 256, i32 %dog_pyr_cols_2_load, i32 %dog_pyr_cols_2_load, i32 %dog_pyr_cols_2_load, i32 %dog_pyr_cols_2_load, i32 %dog_pyr_cols_2_load, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_2_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:20  %dog_pyr_cols_3_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols_3_load, i32 %dog_pyr_cols_3_load, i32 %dog_pyr_cols_3_load, i32 256, i32 %dog_pyr_cols_3_load, i32 %dog_pyr_cols_3_load, i32 %dog_pyr_cols_3_load, i32 %dog_pyr_cols_3_load, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_3_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop1:21  %dog_pyr_cols_4_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols_4_load, i32 %dog_pyr_cols_4_load, i32 %dog_pyr_cols_4_load, i32 %dog_pyr_cols_4_load, i32 256, i32 256, i32 256, i32 256, i3 %tmp_343)

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_4_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1:22  %tmp_345 = icmp eq i3 %tmp_343, -4

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1:23  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:24  store i32 %dog_pyr_cols_4_1, i32* %dog_pyr_cols_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:25  store i32 %dog_pyr_cols_3_1, i32* %dog_pyr_cols_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:26  store i32 %dog_pyr_cols_2_1, i32* %dog_pyr_cols_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:27  store i32 %dog_pyr_cols_1_1, i32* %dog_pyr_cols_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:28  store i32 %dog_pyr_cols_0_1, i32* %dog_pyr_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:29  store i32 %dog_pyr_rows_4_1, i32* %dog_pyr_rows_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:30  store i32 %dog_pyr_rows_3_1, i32* %dog_pyr_rows_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:31  store i32 %dog_pyr_rows_2_1, i32* %dog_pyr_rows_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:32  store i32 %dog_pyr_rows_1_1, i32* %dog_pyr_rows_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1:33  store i32 %dog_pyr_rows_0_1, i32* %dog_pyr_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1:34  br i1 %tmp_345, label %._crit_edge_ifconv, label %arrayctor.loop1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:0  %tmp_i = icmp slt i32 %src_rows_read_1, %src_cols_read_1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:1  %tmp_i_201 = select i1 %tmp_i, i32 %src_rows_read_1, i32 %src_cols_read_1

]]></Node>
<StgValue><ssdm name="tmp_i_201"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %x_assign = sitofp i32 %tmp_i_201 to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="177" st_id="5" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %x_assign = sitofp i32 %tmp_i_201 to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="178" st_id="6" stage="6" lat="6">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp_i_i = call float @llvm.log.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="179" st_id="7" stage="5" lat="6">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp_i_i = call float @llvm.log.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="180" st_id="8" stage="4" lat="6">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp_i_i = call float @llvm.log.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="181" st_id="9" stage="3" lat="6">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp_i_i = call float @llvm.log.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="182" st_id="10" stage="2" lat="6">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp_i_i = call float @llvm.log.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="183" st_id="11" stage="1" lat="6">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp_i_i = call float @llvm.log.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="184" st_id="12" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %x_assign_s = fdiv float %tmp_i_i, 0x3FE62E4300000000

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="185" st_id="13" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %x_assign_s = fdiv float %tmp_i_i, 0x3FE62E4300000000

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="186" st_id="14" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %x_assign_s = fdiv float %tmp_i_i, 0x3FE62E4300000000

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="187" st_id="15" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %x_assign_s = fdiv float %tmp_i_i, 0x3FE62E4300000000

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="188" st_id="16" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %x_assign_s = fdiv float %tmp_i_i, 0x3FE62E4300000000

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="189" st_id="17" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %x_assign_s = fdiv float %tmp_i_i, 0x3FE62E4300000000

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="190" st_id="18" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %x_assign_s = fdiv float %tmp_i_i, 0x3FE62E4300000000

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %t_V_15 = bitcast float %x_assign_s to i32

]]></Node>
<StgValue><ssdm name="t_V_15"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:7  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_15, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:8  %tmp_i_i1 = icmp ult i8 %loc_V, 126

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:10  %tmp_1685_i_i = icmp ugt i8 %loc_V, -106

]]></Node>
<StgValue><ssdm name="tmp_1685_i_i"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:11  %index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_15, i32 23, i32 27)

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:12  %tmp_1686_i_i = zext i5 %index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_1686_i_i"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:13  %mask_table1688_addr = getelementptr [32 x i23]* @mask_table1688, i64 0, i64 %tmp_1686_i_i

]]></Node>
<StgValue><ssdm name="mask_table1688_addr"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:14  %mask = load i23* %mask_table1688_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:15  %one_half_table2684_a = getelementptr [32 x i24]* @one_half_table2684, i64 0, i64 %tmp_1686_i_i

]]></Node>
<StgValue><ssdm name="one_half_table2684_a"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:16  %one_half = load i24* %one_half_table2684_a, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:6  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_15, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
._crit_edge_ifconv:9  %p_Result_134 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 0)

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:14  %mask = load i23* %mask_table1688_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:16  %one_half = load i24* %one_half_table2684_a, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge_ifconv:17  %one_half_i_i_cast = zext i24 %one_half to i32

]]></Node>
<StgValue><ssdm name="one_half_i_i_cast"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:18  %p_Val2_101 = add i32 %t_V_15, %one_half_i_i_cast

]]></Node>
<StgValue><ssdm name="p_Val2_101"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:19  %loc_V_11 = trunc i32 %p_Val2_101 to i23

]]></Node>
<StgValue><ssdm name="loc_V_11"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:20  %tmp_1688_i_i = xor i23 %mask, -1

]]></Node>
<StgValue><ssdm name="tmp_1688_i_i"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge_ifconv:21  %xs_sig_V = and i23 %loc_V_11, %tmp_1688_i_i

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %tmp_346 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_101, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
._crit_edge_ifconv:23  %p_Result_135 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_346, i23 %xs_sig_V)

]]></Node>
<StgValue><ssdm name="p_Result_135"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:24  %sel_tmp_v = select i1 %tmp_i_i1, i32 %p_Result_134, i32 %p_Result_135

]]></Node>
<StgValue><ssdm name="sel_tmp_v"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %sel_tmp = bitcast i32 %sel_tmp_v to float

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:26  %sel_tmp1 = xor i1 %tmp_i_i1, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:27  %sel_tmp2 = and i1 %tmp_1685_i_i, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %p_01_i_i = select i1 %sel_tmp2, float %x_assign_s, float %sel_tmp

]]></Node>
<StgValue><ssdm name="p_01_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="217" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %x_assign_63 = fadd float %p_01_i_i, -4.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_63"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="218" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %x_assign_63 = fadd float %p_01_i_i, -4.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_63"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="219" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %x_assign_63 = fadd float %p_01_i_i, -4.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_63"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="220" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %x_assign_63 = fadd float %p_01_i_i, -4.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_63"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="221" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:30  %p_Val2_103 = bitcast float %x_assign_63 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_103"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %p_Result_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_103, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_136"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %loc_V_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_103, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_12"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %loc_V_13 = trunc i32 %p_Val2_103 to i23

]]></Node>
<StgValue><ssdm name="loc_V_13"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
._crit_edge_ifconv:34  %tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_13, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="79" op_0_bw="25">
<![CDATA[
._crit_edge_ifconv:35  %tmp_1701_i_i_i_cast1 = zext i25 %tmp_1701_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i_cast1"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:36  %tmp_i_i_i_i_cast = zext i8 %loc_V_12 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:37  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:38  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:39  %tmp_1702_i_i_i = sub i8 127, %loc_V_12

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:40  %tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i_cast"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:41  %sh_assign_5 = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:42  %sh_assign_6_i_i_i_ca = sext i9 %sh_assign_5 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="25" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:43  %sh_assign_6_i_i_i_ca_2 = sext i9 %sh_assign_5 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca_2"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="79" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:44  %tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79

]]></Node>
<StgValue><ssdm name="tmp_1703_i_i_i"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge_ifconv:45  %tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_2

]]></Node>
<StgValue><ssdm name="tmp_1704_i_i_i"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
._crit_edge_ifconv:46  %tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast1, %tmp_1703_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_1705_i_i_i"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_1104 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:48  %tmp_186 = zext i1 %tmp_1104 to i32

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:49  %tmp_187 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:50  %p_Val2_105 = select i1 %isNeg, i32 %tmp_186, i32 %tmp_187

]]></Node>
<StgValue><ssdm name="p_Val2_105"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:51  %p_Val2_i_i_i = sub i32 0, %p_Val2_105

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:52  %p_Val2_117 = select i1 %p_Result_136, i32 %p_Val2_i_i_i, i32 %p_Val2_105

]]></Node>
<StgValue><ssdm name="p_Val2_117"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:53  br label %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:0  %gauss_pyr_5_cols_2 = phi i32 [ %gauss_pyr_5_cols_s, %._crit_edge_ifconv ], [ %gauss_pyr_5_cols_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_cols_2"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:1  %gauss_pyr_4_cols_2 = phi i32 [ %gauss_pyr_4_cols_s, %._crit_edge_ifconv ], [ %gauss_pyr_4_cols_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_cols_2"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:2  %gauss_pyr_3_cols_2 = phi i32 [ %gauss_pyr_3_cols_s, %._crit_edge_ifconv ], [ %gauss_pyr_3_cols_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_cols_2"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:3  %gauss_pyr_2_cols_2 = phi i32 [ %gauss_pyr_2_cols_s, %._crit_edge_ifconv ], [ %gauss_pyr_2_cols_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_cols_2"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:4  %gauss_pyr_1_cols_2 = phi i32 [ %gauss_pyr_1_cols_s, %._crit_edge_ifconv ], [ %gauss_pyr_1_cols_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_cols_2"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:5  %gauss_pyr_0_cols_2 = phi i32 [ %gauss_pyr_0_cols_s, %._crit_edge_ifconv ], [ %gauss_pyr_0_cols_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_cols_2"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:6  %gauss_pyr_5_rows_2 = phi i32 [ %gauss_pyr_5_rows_s, %._crit_edge_ifconv ], [ %gauss_pyr_5_rows_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_rows_2"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:7  %gauss_pyr_4_rows_2 = phi i32 [ %gauss_pyr_4_rows_s, %._crit_edge_ifconv ], [ %gauss_pyr_4_rows_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_rows_2"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:8  %gauss_pyr_3_rows_2 = phi i32 [ %gauss_pyr_3_rows_s, %._crit_edge_ifconv ], [ %gauss_pyr_3_rows_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_rows_2"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:9  %gauss_pyr_2_rows_2 = phi i32 [ %gauss_pyr_2_rows_s, %._crit_edge_ifconv ], [ %gauss_pyr_2_rows_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_rows_2"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:10  %gauss_pyr_1_rows_2 = phi i32 [ %gauss_pyr_1_rows_s, %._crit_edge_ifconv ], [ %gauss_pyr_1_rows_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_rows_2"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:11  %gauss_pyr_0_rows_2 = phi i32 [ %gauss_pyr_0_rows_s, %._crit_edge_ifconv ], [ %gauss_pyr_0_rows_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_rows_2"/></StgValue>
</operation>

<operation id="257" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:12  %dog_pyr_cols_4_2 = phi i32 [ %dog_pyr_cols_4_1, %._crit_edge_ifconv ], [ %dog_pyr_4_cols, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_4_2"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:13  %dog_pyr_cols_3_2 = phi i32 [ %dog_pyr_cols_3_1, %._crit_edge_ifconv ], [ %dog_pyr_3_cols, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_3_2"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:14  %dog_pyr_cols_2_2 = phi i32 [ %dog_pyr_cols_2_1, %._crit_edge_ifconv ], [ %dog_pyr_2_cols, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_2_2"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:15  %dog_pyr_cols_1_2 = phi i32 [ %dog_pyr_cols_1_1, %._crit_edge_ifconv ], [ %dog_pyr_1_cols, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_1_2"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:16  %dog_pyr_cols_0_2 = phi i32 [ %dog_pyr_cols_0_1, %._crit_edge_ifconv ], [ %dog_pyr_0_cols, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_cols_0_2"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:17  %dog_pyr_rows_4_2 = phi i32 [ %dog_pyr_rows_4_1, %._crit_edge_ifconv ], [ %dog_pyr_4_rows, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_4_2"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:18  %dog_pyr_rows_3_2 = phi i32 [ %dog_pyr_rows_3_1, %._crit_edge_ifconv ], [ %dog_pyr_3_rows, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_3_2"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:19  %dog_pyr_rows_2_2 = phi i32 [ %dog_pyr_rows_2_1, %._crit_edge_ifconv ], [ %dog_pyr_2_rows, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_2_2"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:20  %dog_pyr_rows_1_2 = phi i32 [ %dog_pyr_rows_1_1, %._crit_edge_ifconv ], [ %dog_pyr_1_rows, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_1_2"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:21  %dog_pyr_rows_0_2 = phi i32 [ %dog_pyr_rows_0_1, %._crit_edge_ifconv ], [ %dog_pyr_0_rows, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="dog_pyr_rows_0_2"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:22  %idx0 = phi i32 [ 0, %._crit_edge_ifconv ], [ %idx1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="idx0"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:23  %o = phi i31 [ 0, %._crit_edge_ifconv ], [ %o_1, %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="31">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:24  %o_cast = zext i31 %o to i32

]]></Node>
<StgValue><ssdm name="o_cast"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:25  %tmp_347 = icmp slt i32 %o_cast, %p_Val2_117

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:26  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:27  %o_1 = add i31 %o, 1

]]></Node>
<StgValue><ssdm name="o_1"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit:28  br i1 %tmp_347, label %0, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %tmp_348 = icmp eq i31 %o, 0

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_348, label %_ifconv, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_347" val="1"/>
<literal name="tmp_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %tmp_349 = call fastcc { i32, i32 } @Resize([65536 x i26]* %gauss_pyr_3_val_V, i32 %gauss_pyr_3_rows_2, i32 %gauss_pyr_3_cols_2, [65536 x i32]* %base_val_V)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_347" val="1"/>
<literal name="tmp_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:0  %call_ret_i5 = call fastcc { i32, i32 } @GaussianBlur15([65536 x i8]* %src_val, i32 %src_rows_read_1, i32 %src_cols_read_1, [65536 x i32]* %base_val_V)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:0  %mrv = insertvalue { i32, i32 } undef, i32 %idx0, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:1  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %idx0, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="64">
<![CDATA[
:2  ret { i32, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="281" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %tmp_349 = call fastcc { i32, i32 } @Resize([65536 x i26]* %gauss_pyr_3_val_V, i32 %gauss_pyr_3_rows_2, i32 %gauss_pyr_3_cols_2, [65536 x i32]* %base_val_V)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="64">
<![CDATA[
:1  %base_rows_2 = extractvalue { i32, i32 } %tmp_349, 0

]]></Node>
<StgValue><ssdm name="base_rows_2"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="64">
<![CDATA[
:2  %base_cols_2 = extractvalue { i32, i32 } %tmp_349, 1

]]></Node>
<StgValue><ssdm name="base_cols_2"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="285" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:0  %call_ret_i5 = call fastcc { i32, i32 } @GaussianBlur15([65536 x i8]* %src_val, i32 %src_rows_read_1, i32 %src_cols_read_1, [65536 x i32]* %base_val_V)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1  %base_rows = extractvalue { i32, i32 } %call_ret_i5, 0

]]></Node>
<StgValue><ssdm name="base_rows"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:2  %base_cols = extractvalue { i32, i32 } %call_ret_i5, 1

]]></Node>
<StgValue><ssdm name="base_cols"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="289" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %base_cols_1 = phi i32 [ %base_cols, %_ifconv ], [ %base_cols_2, %1 ]

]]></Node>
<StgValue><ssdm name="base_cols_1"/></StgValue>
</operation>

<operation id="290" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %base_rows_1 = phi i32 [ %base_rows, %_ifconv ], [ %base_rows_2, %1 ]

]]></Node>
<StgValue><ssdm name="base_rows_1"/></StgValue>
</operation>

<operation id="291" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32">
<![CDATA[
:2  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @buildGaussianPyramid([65536 x i32]* %base_val_V, i32 %base_rows_1, i32 %base_cols_1, [65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i32 %gauss_pyr_0_rows_2, i32 %gauss_pyr_1_rows_2, i32 %gauss_pyr_2_rows_2, i32 %gauss_pyr_3_rows_2, i32 %gauss_pyr_4_rows_2, i32 %gauss_pyr_5_rows_2, i32 %gauss_pyr_0_cols_2, i32 %gauss_pyr_1_cols_2, i32 %gauss_pyr_2_cols_2, i32 %gauss_pyr_3_cols_2, i32 %gauss_pyr_4_cols_2, i32 %gauss_pyr_5_cols_2)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="292" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32">
<![CDATA[
:2  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @buildGaussianPyramid([65536 x i32]* %base_val_V, i32 %base_rows_1, i32 %base_cols_1, [65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i32 %gauss_pyr_0_rows_2, i32 %gauss_pyr_1_rows_2, i32 %gauss_pyr_2_rows_2, i32 %gauss_pyr_3_rows_2, i32 %gauss_pyr_4_rows_2, i32 %gauss_pyr_5_rows_2, i32 %gauss_pyr_0_cols_2, i32 %gauss_pyr_1_cols_2, i32 %gauss_pyr_2_cols_2, i32 %gauss_pyr_3_cols_2, i32 %gauss_pyr_4_cols_2, i32 %gauss_pyr_5_cols_2)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="384">
<![CDATA[
:3  %gauss_pyr_5_cols_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_cols_1"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="384">
<![CDATA[
:4  %gauss_pyr_4_cols_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_cols_1"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="384">
<![CDATA[
:5  %gauss_pyr_3_cols_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_cols_1"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="384">
<![CDATA[
:6  %gauss_pyr_2_cols_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_cols_1"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="384">
<![CDATA[
:7  %gauss_pyr_1_cols_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_cols_1"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="384">
<![CDATA[
:8  %gauss_pyr_5_rows_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_rows_1"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="384">
<![CDATA[
:9  %gauss_pyr_4_rows_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_rows_1"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="384">
<![CDATA[
:10  %gauss_pyr_3_rows_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_rows_1"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="384">
<![CDATA[
:11  %gauss_pyr_2_rows_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_rows_1"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="384">
<![CDATA[
:12  %gauss_pyr_1_rows_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_rows_1"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="384">
<![CDATA[
:13  %gauss_pyr_0_rows_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_rows_1"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="384">
<![CDATA[
:14  %gauss_pyr_0_cols_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_cols_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="305" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32">
<![CDATA[
:15  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @buildDoGPyramid([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i32 %gauss_pyr_1_rows_1, i32 %gauss_pyr_2_rows_1, i32 %gauss_pyr_3_rows_1, i32 %gauss_pyr_4_rows_1, i32 %gauss_pyr_5_rows_1, i32 %gauss_pyr_1_cols_1, i32 %gauss_pyr_2_cols_1, i32 %gauss_pyr_3_cols_1, i32 %gauss_pyr_4_cols_1, i32 %gauss_pyr_5_cols_1, [65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V, i32 %dog_pyr_rows_0_2, i32 %dog_pyr_rows_1_2, i32 %dog_pyr_rows_2_2, i32 %dog_pyr_rows_3_2, i32 %dog_pyr_rows_4_2, i32 %dog_pyr_cols_0_2, i32 %dog_pyr_cols_1_2, i32 %dog_pyr_cols_2_2, i32 %dog_pyr_cols_3_2, i32 %dog_pyr_cols_4_2)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="306" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32">
<![CDATA[
:15  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @buildDoGPyramid([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i32 %gauss_pyr_1_rows_1, i32 %gauss_pyr_2_rows_1, i32 %gauss_pyr_3_rows_1, i32 %gauss_pyr_4_rows_1, i32 %gauss_pyr_5_rows_1, i32 %gauss_pyr_1_cols_1, i32 %gauss_pyr_2_cols_1, i32 %gauss_pyr_3_cols_1, i32 %gauss_pyr_4_cols_1, i32 %gauss_pyr_5_cols_1, [65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V, i32 %dog_pyr_rows_0_2, i32 %dog_pyr_rows_1_2, i32 %dog_pyr_rows_2_2, i32 %dog_pyr_rows_3_2, i32 %dog_pyr_rows_4_2, i32 %dog_pyr_cols_0_2, i32 %dog_pyr_cols_1_2, i32 %dog_pyr_cols_2_2, i32 %dog_pyr_cols_3_2, i32 %dog_pyr_cols_4_2)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="307" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="320">
<![CDATA[
:16  %dog_pyr_0_rows = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="dog_pyr_0_rows"/></StgValue>
</operation>

<operation id="308" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="320">
<![CDATA[
:17  %dog_pyr_1_rows = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="dog_pyr_1_rows"/></StgValue>
</operation>

<operation id="309" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="320">
<![CDATA[
:18  %dog_pyr_2_rows = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="dog_pyr_2_rows"/></StgValue>
</operation>

<operation id="310" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="320">
<![CDATA[
:19  %dog_pyr_3_rows = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="dog_pyr_3_rows"/></StgValue>
</operation>

<operation id="311" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="320">
<![CDATA[
:20  %dog_pyr_4_rows = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="dog_pyr_4_rows"/></StgValue>
</operation>

<operation id="312" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="320">
<![CDATA[
:21  %dog_pyr_0_cols = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="dog_pyr_0_cols"/></StgValue>
</operation>

<operation id="313" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="320">
<![CDATA[
:22  %dog_pyr_1_cols = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="dog_pyr_1_cols"/></StgValue>
</operation>

<operation id="314" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="320">
<![CDATA[
:23  %dog_pyr_2_cols = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="dog_pyr_2_cols"/></StgValue>
</operation>

<operation id="315" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="320">
<![CDATA[
:24  %dog_pyr_3_cols = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="dog_pyr_3_cols"/></StgValue>
</operation>

<operation id="316" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="320">
<![CDATA[
:25  %dog_pyr_4_cols = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="dog_pyr_4_cols"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="317" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="31" op_27_bw="16" op_28_bw="16" op_29_bw="32" op_30_bw="32" op_31_bw="8" op_32_bw="8" op_33_bw="32">
<![CDATA[
:26  %idx1 = call fastcc i32 @findScaleSpaceExtrem([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i32 %gauss_pyr_0_rows_1, i32 %gauss_pyr_1_rows_1, i32 %gauss_pyr_2_rows_1, i32 %gauss_pyr_3_rows_1, i32 %gauss_pyr_4_rows_1, i32 %gauss_pyr_5_rows_1, i32 %gauss_pyr_0_cols_1, i32 %gauss_pyr_1_cols_1, i32 %gauss_pyr_2_cols_1, i32 %gauss_pyr_3_cols_1, i32 %gauss_pyr_4_cols_1, i32 %gauss_pyr_5_cols_1, [65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V, i32 %dog_pyr_0_rows, i32 %dog_pyr_0_cols, i31 %o, [511 x i16]* %keypoints_val_pt_x, [511 x i16]* %keypoints_val_pt_y, [511 x i32]* %keypoints_val_angle_V, [511 x i32]* %keypoints_val_sigma_V, [511 x i8]* %keypoints_val_octave, [511 x i8]* %keypoints_val_layer, i32 %idx0)

]]></Node>
<StgValue><ssdm name="idx1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="318" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="31" op_27_bw="16" op_28_bw="16" op_29_bw="32" op_30_bw="32" op_31_bw="8" op_32_bw="8" op_33_bw="32">
<![CDATA[
:26  %idx1 = call fastcc i32 @findScaleSpaceExtrem([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i32 %gauss_pyr_0_rows_1, i32 %gauss_pyr_1_rows_1, i32 %gauss_pyr_2_rows_1, i32 %gauss_pyr_3_rows_1, i32 %gauss_pyr_4_rows_1, i32 %gauss_pyr_5_rows_1, i32 %gauss_pyr_0_cols_1, i32 %gauss_pyr_1_cols_1, i32 %gauss_pyr_2_cols_1, i32 %gauss_pyr_3_cols_1, i32 %gauss_pyr_4_cols_1, i32 %gauss_pyr_5_cols_1, [65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V, i32 %dog_pyr_0_rows, i32 %dog_pyr_0_cols, i31 %o, [511 x i16]* %keypoints_val_pt_x, [511 x i16]* %keypoints_val_pt_y, [511 x i32]* %keypoints_val_angle_V, [511 x i32]* %keypoints_val_sigma_V, [511 x i8]* %keypoints_val_octave, [511 x i8]* %keypoints_val_layer, i32 %idx0)

]]></Node>
<StgValue><ssdm name="idx1"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="320" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i:0  %i_i = phi i32 [ %i, %3 ], [ %idx0, %2 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:1  %tmp_i1 = icmp slt i32 %i_i, %idx1

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:2  br i1 %tmp_i1, label %3, label %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_748_i = sext i32 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_748_i"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %keypoints_val_octave_2 = getelementptr [511 x i8]* %keypoints_val_octave, i64 0, i64 %tmp_748_i

]]></Node>
<StgValue><ssdm name="keypoints_val_octave_2"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
:10  %keypoints_val_octave_3 = load i8* %keypoints_val_octave_2, align 1

]]></Node>
<StgValue><ssdm name="keypoints_val_octave_3"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %keypoints_val_layer_s = getelementptr [511 x i8]* %keypoints_val_layer, i64 0, i64 %tmp_748_i

]]></Node>
<StgValue><ssdm name="keypoints_val_layer_s"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="9">
<![CDATA[
:12  %keypoints_val_layer_1 = load i8* %keypoints_val_layer_s, align 1

]]></Node>
<StgValue><ssdm name="keypoints_val_layer_1"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit.loopexit:0  br label %"calcDescriptors<511, 256, 256, ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0> >.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="329" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="9">
<![CDATA[
:10  %keypoints_val_octave_3 = load i8* %keypoints_val_octave_2, align 1

]]></Node>
<StgValue><ssdm name="keypoints_val_octave_3"/></StgValue>
</operation>

<operation id="330" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="9">
<![CDATA[
:12  %keypoints_val_layer_1 = load i8* %keypoints_val_layer_s, align 1

]]></Node>
<StgValue><ssdm name="keypoints_val_layer_1"/></StgValue>
</operation>

<operation id="331" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="8">
<![CDATA[
:68  %tmp_1113 = trunc i8 %keypoints_val_layer_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="332" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
:69  %tmp_350 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %gauss_pyr_0_rows_1, i32 %gauss_pyr_1_rows_1, i32 %gauss_pyr_2_rows_1, i32 %gauss_pyr_3_rows_1, i32 %gauss_pyr_4_rows_1, i32 %gauss_pyr_5_rows_1, i3 %tmp_1113)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="333" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
:70  %tmp_351 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %gauss_pyr_0_cols_1, i32 %gauss_pyr_1_cols_1, i32 %gauss_pyr_2_cols_1, i32 %gauss_pyr_3_cols_1, i32 %gauss_pyr_4_cols_1, i32 %gauss_pyr_5_cols_1, i3 %tmp_1113)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="334" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="8">
<![CDATA[
:13  %y_assign1 = sext i8 %keypoints_val_octave_3 to i32

]]></Node>
<StgValue><ssdm name="y_assign1"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
:14  %y_assign = sitofp i32 %y_assign1 to float

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="336" st_id="38" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
:14  %y_assign = sitofp i32 %y_assign1 to float

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="338" st_id="39" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="339" st_id="40" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="340" st_id="41" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="341" st_id="42" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="342" st_id="43" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="343" st_id="44" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="344" st_id="45" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="345" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %keypoints_val_pt_x_a = getelementptr [511 x i16]* %keypoints_val_pt_x, i64 0, i64 %tmp_748_i

]]></Node>
<StgValue><ssdm name="keypoints_val_pt_x_a"/></StgValue>
</operation>

<operation id="346" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="9">
<![CDATA[
:2  %keypoints_val_pt_x_l = load i16* %keypoints_val_pt_x_a, align 2

]]></Node>
<StgValue><ssdm name="keypoints_val_pt_x_l"/></StgValue>
</operation>

<operation id="347" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %keypoints_val_pt_y_a = getelementptr [511 x i16]* %keypoints_val_pt_y, i64 0, i64 %tmp_748_i

]]></Node>
<StgValue><ssdm name="keypoints_val_pt_y_a"/></StgValue>
</operation>

<operation id="348" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="9">
<![CDATA[
:4  %keypoints_val_pt_y_l = load i16* %keypoints_val_pt_y_a, align 2

]]></Node>
<StgValue><ssdm name="keypoints_val_pt_y_l"/></StgValue>
</operation>

<operation id="349" st_id="46" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="350" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="9">
<![CDATA[
:2  %keypoints_val_pt_x_l = load i16* %keypoints_val_pt_x_a, align 2

]]></Node>
<StgValue><ssdm name="keypoints_val_pt_x_l"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="9">
<![CDATA[
:4  %keypoints_val_pt_y_l = load i16* %keypoints_val_pt_y_a, align 2

]]></Node>
<StgValue><ssdm name="keypoints_val_pt_y_l"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="353" st_id="48" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="354" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="16">
<![CDATA[
:16  %tmp_750_i1 = sext i16 %keypoints_val_pt_x_l to i32

]]></Node>
<StgValue><ssdm name="tmp_750_i1"/></StgValue>
</operation>

<operation id="355" st_id="48" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
:17  %tmp_750_i = sitofp i32 %tmp_750_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_750_i"/></StgValue>
</operation>

<operation id="356" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="16">
<![CDATA[
:42  %tmp_752_i1 = sext i16 %keypoints_val_pt_y_l to i32

]]></Node>
<StgValue><ssdm name="tmp_752_i1"/></StgValue>
</operation>

<operation id="357" st_id="48" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
:43  %tmp_752_i = sitofp i32 %tmp_752_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_752_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="358" st_id="49" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %scale = call fastcc float @"pow_generic<float>"(float 2.000000e+00, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="359" st_id="49" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
:17  %tmp_750_i = sitofp i32 %tmp_750_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_750_i"/></StgValue>
</operation>

<operation id="360" st_id="49" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
:43  %tmp_752_i = sitofp i32 %tmp_752_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_752_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="361" st_id="50" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign_64 = fdiv float %tmp_750_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_64"/></StgValue>
</operation>

<operation id="362" st_id="50" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %x_assign_65 = fdiv float %tmp_752_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_65"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="363" st_id="51" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign_64 = fdiv float %tmp_750_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_64"/></StgValue>
</operation>

<operation id="364" st_id="51" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %x_assign_65 = fdiv float %tmp_752_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_65"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="365" st_id="52" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign_64 = fdiv float %tmp_750_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_64"/></StgValue>
</operation>

<operation id="366" st_id="52" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %x_assign_65 = fdiv float %tmp_752_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_65"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="367" st_id="53" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign_64 = fdiv float %tmp_750_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_64"/></StgValue>
</operation>

<operation id="368" st_id="53" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %x_assign_65 = fdiv float %tmp_752_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_65"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="369" st_id="54" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign_64 = fdiv float %tmp_750_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_64"/></StgValue>
</operation>

<operation id="370" st_id="54" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %x_assign_65 = fdiv float %tmp_752_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_65"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="371" st_id="55" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign_64 = fdiv float %tmp_750_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_64"/></StgValue>
</operation>

<operation id="372" st_id="55" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %x_assign_65 = fdiv float %tmp_752_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_65"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="373" st_id="56" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %x_assign_64 = fdiv float %tmp_750_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_64"/></StgValue>
</operation>

<operation id="374" st_id="56" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %x_assign_65 = fdiv float %tmp_752_i, %scale

]]></Node>
<StgValue><ssdm name="x_assign_65"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="375" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %keypoints_val_angle_s = getelementptr [511 x i32]* %keypoints_val_angle_V, i64 0, i64 %tmp_748_i

]]></Node>
<StgValue><ssdm name="keypoints_val_angle_s"/></StgValue>
</operation>

<operation id="376" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="9">
<![CDATA[
:6  %angle_V = load i32* %keypoints_val_angle_s, align 4

]]></Node>
<StgValue><ssdm name="angle_V"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %keypoints_val_sigma_s = getelementptr [511 x i32]* %keypoints_val_sigma_V, i64 0, i64 %tmp_748_i

]]></Node>
<StgValue><ssdm name="keypoints_val_sigma_s"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="9">
<![CDATA[
:8  %sigma_V = load i32* %keypoints_val_sigma_s, align 4

]]></Node>
<StgValue><ssdm name="sigma_V"/></StgValue>
</operation>

<operation id="379" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
:19  %p_Val2_108 = bitcast float %x_assign_64 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_108"/></StgValue>
</operation>

<operation id="380" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %p_Result_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_108, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="381" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %loc_V_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_108, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_14"/></StgValue>
</operation>

<operation id="382" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="32">
<![CDATA[
:22  %loc_V_15 = trunc i32 %p_Val2_108 to i23

]]></Node>
<StgValue><ssdm name="loc_V_15"/></StgValue>
</operation>

<operation id="383" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:23  %tmp_1701_i_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_15, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i_i"/></StgValue>
</operation>

<operation id="384" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="79" op_0_bw="25">
<![CDATA[
:24  %tmp_1701_i_i_i_cast4 = zext i25 %tmp_1701_i_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i_cast4"/></StgValue>
</operation>

<operation id="385" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="8">
<![CDATA[
:25  %tmp_i_i_i_i_cast_i = zext i8 %loc_V_14 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="386" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %sh_assign_6 = add i9 -127, %tmp_i_i_i_i_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="387" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:27  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_6, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="388" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %tmp_1702_i_i_i_i = sub i8 127, %loc_V_14

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i_i"/></StgValue>
</operation>

<operation id="389" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8">
<![CDATA[
:29  %tmp_1702_i_i_i_cast_s = sext i8 %tmp_1702_i_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i_cast_s"/></StgValue>
</operation>

<operation id="390" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:30  %sh_assign_7 = select i1 %isNeg_1, i9 %tmp_1702_i_i_i_cast_s, i9 %sh_assign_6

]]></Node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="391" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="9">
<![CDATA[
:31  %sh_assign_6_i_i_i_ca_3 = sext i9 %sh_assign_7 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca_3"/></StgValue>
</operation>

<operation id="392" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="25" op_0_bw="9">
<![CDATA[
:32  %sh_assign_6_i_i_i_ca_4 = sext i9 %sh_assign_7 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca_4"/></StgValue>
</operation>

<operation id="393" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="79" op_0_bw="32">
<![CDATA[
:33  %tmp_1703_i_i_i_i = zext i32 %sh_assign_6_i_i_i_ca_3 to i79

]]></Node>
<StgValue><ssdm name="tmp_1703_i_i_i_i"/></StgValue>
</operation>

<operation id="394" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:34  %tmp_1704_i_i_i_i = lshr i25 %tmp_1701_i_i_i_i, %sh_assign_6_i_i_i_ca_4

]]></Node>
<StgValue><ssdm name="tmp_1704_i_i_i_i"/></StgValue>
</operation>

<operation id="395" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:35  %tmp_1705_i_i_i_i = shl i79 %tmp_1701_i_i_i_cast4, %tmp_1703_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_1705_i_i_i_i"/></StgValue>
</operation>

<operation id="396" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:36  %tmp_1108 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="397" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1">
<![CDATA[
:37  %tmp_190 = zext i1 %tmp_1108 to i32

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="398" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_191 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="399" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %p_Val2_110 = select i1 %isNeg_1, i32 %tmp_190, i32 %tmp_191

]]></Node>
<StgValue><ssdm name="p_Val2_110"/></StgValue>
</operation>

<operation id="400" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %p_Val2_i_i_i_i = sub i32 0, %p_Val2_110

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i_i"/></StgValue>
</operation>

<operation id="401" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %p_Val2_118 = select i1 %p_Result_137, i32 %p_Val2_i_i_i_i, i32 %p_Val2_110

]]></Node>
<StgValue><ssdm name="p_Val2_118"/></StgValue>
</operation>

<operation id="402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
:45  %p_Val2_s = bitcast float %x_assign_65 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="403" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %p_Result_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="404" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47  %loc_V_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_16"/></StgValue>
</operation>

<operation id="405" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="32">
<![CDATA[
:48  %loc_V_17 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_17"/></StgValue>
</operation>

<operation id="406" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:49  %tmp_1701_i_i_i1_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_17, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i1_i"/></StgValue>
</operation>

<operation id="407" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="79" op_0_bw="25">
<![CDATA[
:50  %tmp_1701_i_i_i34_cas = zext i25 %tmp_1701_i_i_i1_i to i79

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i34_cas"/></StgValue>
</operation>

<operation id="408" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8">
<![CDATA[
:51  %tmp_i_i_i_i35_cast_i = zext i8 %loc_V_16 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i35_cast_i"/></StgValue>
</operation>

<operation id="409" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:52  %sh_assign_8 = add i9 -127, %tmp_i_i_i_i35_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign_8"/></StgValue>
</operation>

<operation id="410" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:53  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_8, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="411" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %tmp_1702_i_i_i1_i = sub i8 127, %loc_V_16

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i1_i"/></StgValue>
</operation>

<operation id="412" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="8">
<![CDATA[
:55  %tmp_1702_i_i_i38_cas = sext i8 %tmp_1702_i_i_i1_i to i9

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i38_cas"/></StgValue>
</operation>

<operation id="413" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:56  %sh_assign_9 = select i1 %isNeg_2, i9 %tmp_1702_i_i_i38_cas, i9 %sh_assign_8

]]></Node>
<StgValue><ssdm name="sh_assign_9"/></StgValue>
</operation>

<operation id="414" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="9">
<![CDATA[
:57  %sh_assign_6_i_i_i39_s = sext i9 %sh_assign_9 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i39_s"/></StgValue>
</operation>

<operation id="415" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="25" op_0_bw="9">
<![CDATA[
:58  %sh_assign_6_i_i_i39_1 = sext i9 %sh_assign_9 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i39_1"/></StgValue>
</operation>

<operation id="416" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="79" op_0_bw="32">
<![CDATA[
:59  %tmp_1703_i_i_i1_i = zext i32 %sh_assign_6_i_i_i39_s to i79

]]></Node>
<StgValue><ssdm name="tmp_1703_i_i_i1_i"/></StgValue>
</operation>

<operation id="417" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:60  %tmp_1704_i_i_i1_i = lshr i25 %tmp_1701_i_i_i1_i, %sh_assign_6_i_i_i39_1

]]></Node>
<StgValue><ssdm name="tmp_1704_i_i_i1_i"/></StgValue>
</operation>

<operation id="418" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:61  %tmp_1705_i_i_i1_i = shl i79 %tmp_1701_i_i_i34_cas, %tmp_1703_i_i_i1_i

]]></Node>
<StgValue><ssdm name="tmp_1705_i_i_i1_i"/></StgValue>
</operation>

<operation id="419" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:62  %tmp_1112 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i1_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="420" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="1">
<![CDATA[
:63  %tmp_194 = zext i1 %tmp_1112 to i32

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64  %tmp_195 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i1_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="422" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %p_Val2_114 = select i1 %isNeg_2, i32 %tmp_194, i32 %tmp_195

]]></Node>
<StgValue><ssdm name="p_Val2_114"/></StgValue>
</operation>

<operation id="423" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %p_Val2_i_i_i1_i = sub i32 0, %p_Val2_114

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i1_i"/></StgValue>
</operation>

<operation id="424" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %p_Val2_119 = select i1 %p_Result_138, i32 %p_Val2_i_i_i1_i, i32 %p_Val2_114

]]></Node>
<StgValue><ssdm name="p_Val2_119"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="425" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="9">
<![CDATA[
:6  %angle_V = load i32* %keypoints_val_angle_s, align 4

]]></Node>
<StgValue><ssdm name="angle_V"/></StgValue>
</operation>

<operation id="426" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="9">
<![CDATA[
:8  %sigma_V = load i32* %keypoints_val_sigma_s, align 4

]]></Node>
<StgValue><ssdm name="sigma_V"/></StgValue>
</operation>

<operation id="427" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="8" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="8" op_15_bw="32">
<![CDATA[
:71  call fastcc void @calcSIFTDescriptor12([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i8 %keypoints_val_layer_1, i32 %tmp_350, i32 %tmp_351, i32 %p_Val2_118, i32 %p_Val2_119, i32 %angle_V, i32 %sigma_V, [65408 x i8]* %descriptors_val_val, i32 %i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %i = add nsw i32 1, %i_i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="429" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="8" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="8" op_15_bw="32">
<![CDATA[
:71  call fastcc void @calcSIFTDescriptor12([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i8 %keypoints_val_layer_1, i32 %tmp_350, i32 %tmp_351, i32 %p_Val2_118, i32 %p_Val2_119, i32 %angle_V, i32 %sigma_V, [65408 x i8]* %descriptors_val_val, i32 %i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
:73  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
