AArch64 RW+RW+FW+ctrlisb+po+po
"DpCtrlIsbdW Rfe PodRW Iffe PodRW Rfe"
Cycle=Rfe PodRW Iffe PodRW Rfe DpCtrlIsbdW
Relax=Iffe
Safe=Rfe PodRW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Iff Rf
Orig=DpCtrlIsbdW Rfe PodRW Iffe PodRW Rfe
{
0:X1=x; 0:X2=0x1; 0:X3=y;
1:X1=y; 1:X2=0x14000001; 1:X3=P2:Lself08;
2:X1=0x1; 2:X2=x;
}
 P0           | P1          | P2          ;
 LDR W0,[X1]  | LDR W0,[X1] | Lself08:    ;
 CBNZ W0,LC00 | STR W2,[X3] | B L01       ;
 LC00:        |             | MOV W0,#2   ;
 ISB          |             | B L02       ;
 STR W2,[X3]  |             | L01:        ;
              |             | MOV W0,#1   ;
              |             | L02:        ;
              |             | STR W1,[X2] ;
exists
(0:X0=0x1 /\ 1:X0=0x1 /\ 2:X0=0x2)
