INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab12_Task3/Lab12_Task3.srcs/sources_1/new/Array_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4_bit
INFO: [VRFC 10-311] analyzing module Array_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab12_Task3/Lab12_Task3.srcs/sim_1/new/Array_multiplier_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array_multiplier_Sim
