void F_1 ( void )\r\n{\r\nT_1 div ;\r\nunion V_1 V_2 ;\r\nunion V_3 V_4 ;\r\nunion V_5 V_6 ;\r\nunion V_7 V_8 ;\r\nint V_9 ;\r\nunsigned long V_10 ;\r\nF_2 ( & V_11 ) ;\r\nV_12 ++ ;\r\nif ( V_12 != 1 )\r\ngoto exit;\r\nV_10 = 64000000000ull / F_3 () ;\r\nV_2 . T_1 = 0 ;\r\nV_2 . V_13 . V_14 = 1 ;\r\nF_4 ( F_5 ( 0 ) , V_2 . T_1 ) ;\r\nV_4 . T_1 = F_6 ( F_7 ( 0 ) ) ;\r\nif ( V_4 . V_13 . V_15 )\r\ngoto V_16;\r\nV_4 . V_13 . V_17 = 1 ;\r\nV_4 . V_13 . V_15 = 0 ;\r\nV_4 . V_13 . V_18 = 0 ;\r\nV_4 . V_13 . V_19 = 0 ;\r\nV_4 . V_13 . V_20 = 0 ;\r\nV_4 . V_13 . V_21 = 0 ;\r\nV_4 . V_13 . V_22 = 0 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nV_4 . V_13 . V_23 = 0 ;\r\nV_4 . V_13 . V_24 = 0 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\ndiv = F_3 () / 130000000ull ;\r\nswitch ( div ) {\r\ncase 0 :\r\ndiv = 1 ;\r\nbreak;\r\ncase 1 :\r\ncase 2 :\r\ncase 3 :\r\ncase 4 :\r\nbreak;\r\ncase 5 :\r\ndiv = 4 ;\r\nbreak;\r\ncase 6 :\r\ncase 7 :\r\ndiv = 6 ;\r\nbreak;\r\ncase 8 :\r\ncase 9 :\r\ncase 10 :\r\ncase 11 :\r\ndiv = 8 ;\r\nbreak;\r\ndefault:\r\ndiv = 12 ;\r\nbreak;\r\n}\r\nV_4 . V_13 . V_25 = div ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nV_4 . T_1 = F_6 ( F_7 ( 0 ) ) ;\r\nV_4 . V_13 . V_21 = 1 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nV_4 . V_13 . V_19 = 1 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nF_8 ( V_10 ) ;\r\nV_4 . V_13 . V_17 = 0 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nF_9 ( 1 ) ;\r\nV_6 . T_1 = F_6 ( F_10 ( 0 ) ) ;\r\nV_6 . V_13 . V_26 = 1 ;\r\nF_4 ( F_10 ( 0 ) , V_6 . T_1 ) ;\r\nF_8 ( 10 ) ;\r\nV_6 . V_13 . V_26 = 0 ;\r\nF_4 ( F_10 ( 0 ) , V_6 . T_1 ) ;\r\nF_8 ( 20 ) ;\r\nV_4 . V_13 . V_20 = 1 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nV_4 . V_13 . V_22 = 1 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nF_8 ( V_10 ) ;\r\nV_4 . V_13 . V_18 = 1 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nF_11 ( 1 ) ;\r\nV_4 . V_13 . V_15 = 1 ;\r\nF_4 ( F_7 ( 0 ) , V_4 . T_1 ) ;\r\nV_16:\r\nfor ( V_9 = 0 ; V_9 <= 1 ; V_9 ++ ) {\r\nV_8 . T_1 =\r\nF_6 ( F_12 ( V_9 , 0 ) ) ;\r\nV_8 . V_13 . V_27 = 15 ;\r\nV_8 . V_13 . V_28 = 1 ;\r\nV_8 . V_13 . V_29 = 1 ;\r\nF_4 ( F_12 ( V_9 , 0 ) ,\r\nV_8 . T_1 ) ;\r\n}\r\nF_4 ( F_13 ( 0 ) , 0x20ull ) ;\r\nexit:\r\nF_14 ( & V_11 ) ;\r\n}\r\nvoid F_15 ( void )\r\n{\r\nF_2 ( & V_11 ) ;\r\nV_12 -- ;\r\nF_14 ( & V_11 ) ;\r\n}
