Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj mips.prj -o mips.exe generated_mips_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 32
Turning on mult-threading, number of parallel sub-compilation jobs: 64 
Determining compilation order of HDL files
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/alu.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/cmp.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/ctrl.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/dm.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/ext.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/ex_me.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/generated_mips_test.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/grf.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/id_ex.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/ifu.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/if_id.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/load_ext.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/mdu.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/me_wb.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/mips.v" into library work
WARNING:HDLCompiler:687 - "ctrl.v" Line 37: Illegal redeclaration of module <ctrl>.
WARNING:HDLCompiler:687 - "ifu.v" Line 3: Illegal redeclaration of module <ifu>.
WARNING:HDLCompiler:687 - "if_id.v" Line 3: Illegal redeclaration of module <if_id>.
WARNING:HDLCompiler:687 - "grf.v" Line 3: Illegal redeclaration of module <grf>.
WARNING:HDLCompiler:687 - "ext.v" Line 3: Illegal redeclaration of module <ext>.
WARNING:HDLCompiler:687 - "cmp.v" Line 3: Illegal redeclaration of module <cmp>.
WARNING:HDLCompiler:687 - "id_ex.v" Line 3: Illegal redeclaration of module <id_ex>.
WARNING:HDLCompiler:687 - "alu.v" Line 13: Illegal redeclaration of module <alu>.
WARNING:HDLCompiler:687 - "ex_me.v" Line 3: Illegal redeclaration of module <ex_me>.
WARNING:HDLCompiler:687 - "dm.v" Line 3: Illegal redeclaration of module <dm>.
WARNING:HDLCompiler:687 - "me_wb.v" Line 3: Illegal redeclaration of module <me_wb>.
WARNING:HDLCompiler:687 - "mdu.v" Line 12: Illegal redeclaration of module <mdu>.
WARNING:HDLCompiler:687 - "load_ext.v" Line 6: Illegal redeclaration of module <load_ext>.
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/mips_tb.v" into library work
Analyzing Verilog file "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/sfu.v" into library work
WARNING:HDLCompiler:687 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/ctrl.v" Line 37: Illegal redeclaration of module <ctrl>.
WARNING:HDLCompiler:687 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/sfu.v" Line 5: Illegal redeclaration of module <sfu>.
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/sfu.v" Line 24: Port Ori is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/sfu.v" Line 29: Port Ori is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/sfu.v" Line 34: Port Ori is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/sfu.v" Line 39: Port Ori is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/if_id.v" Line 21: Port And is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/id_ex.v" Line 53: Port Bne is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/ex_me.v" Line 48: Port And is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\BUAA_Undergraduate\23-24autumn\CO_hw\P6\coKiller\p6_third/me_wb.v" Line 53: Port Bne is not connected to this instance
Completed static elaboration
Compiling module ctrl
Compiling module sfu
Compiling module ifu
Compiling module if_id
Compiling module grf
Compiling module ext
Compiling module cmp
Compiling module id_ex
Compiling module alu
Compiling module mdu
Compiling module ex_me
Compiling module load_ext
Compiling module me_wb
Compiling module mips
Compiling module generated_mips_test
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 34544 KB
Fuse CPU Usage: 31 ms
