#*****************************************************************************************
# Vivado (TM) v2021.2 (64-bit)
#
# apex_kria_port.tcl: Tcl script for re-creating project 'apex_kria_port'
#
# Generated by Vivado on Thu May 05 18:20:18 EDT 2022
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (apex_kria_port.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/ip/ipmc_ila/ipmc_ila.xci"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/i2c_switch_dual.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave_define.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/registerInterface.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/timescale.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/serialInterface.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/rtl/axisafety.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi4_lite_if.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/jtag_proc.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi_jtag_v1_0.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/reg_bank.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/pok_alarm.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_bit_sync.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_gtwiz_userclk_rx.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_gtwiz_userclk_tx.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_init.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_reset_sync.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_wrapper_functions.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_wrapper.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_tux.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/apex_control_mgt_top.sv"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/c2c_mgt_tux.sv"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/i2c_clk_divider.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/new/i2c_switch.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/freq_meter.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/rtl/skidbuffer.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/new/i2c_buffers.sv"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/tcl/tweak_polarity.tcl"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/rtl/i2cSlave_define.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_prbs_any.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_checking_8b10b.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_stimulus_8b10b.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_top_sim.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/ip/c2c_mgt_3p125g/c2c_mgt_3p125g.xci"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g.xci"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xci"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/constrs_1/new/7015_primary.xdc"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/constrs_1/new/debug.xdc"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/constrs_1/new/c2c_mgt.xdc"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/constrs_1/new/Kria_K26_SOM_Rev1.xdc"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sim_1/new/i2c_slave_tf.v"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sim_1/imports/apex_control_mgt/i2c_slave_tf_behav.wcfg"
#    "/home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/utils_1/imports/tcl/tweak_polarity.tcl"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/ip/ipmc_ila/ipmc_ila.xci"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/new/i2c_switch_dual.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave_define.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/registerInterface.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/timescale.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/serialInterface.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/rtl/axisafety.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi4_lite_if.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/axi_jtag/jtag_proc.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi_jtag_v1_0.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/new/reg_bank.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/new/pok_alarm.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_bit_sync.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_gtwiz_userclk_rx.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_gtwiz_userclk_tx.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_init.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_reset_sync.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_wrapper_functions.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_wrapper.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_tux.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/new/apex_control_mgt_top.sv"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/new/c2c_mgt_tux.sv"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/new/i2c_clk_divider.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/sources_1/new/i2c_switch.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/new/freq_meter.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/rtl/skidbuffer.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/sources_1/imports/new/i2c_buffers.sv"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/tcl/tweak_polarity.tcl"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/rtl/i2cSlave_define.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_prbs_any.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_checking_8b10b.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_stimulus_8b10b.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_top_sim.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/ip/c2c_mgt_3p125g/c2c_mgt_3p125g.xci"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g.xci"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xci"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/constrs_1/new/7015_primary.xdc"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/constrs_1/new/debug.xdc"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/constrs_1/new/c2c_mgt.xdc"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/constrs_1/new/Kria_K26_SOM_Rev1.xdc"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sim_1/new/i2c_slave_tf.v"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/sim_1/imports/apex_control_mgt/i2c_slave_tf_behav.wcfg"]"\
 "[file normalize "$origin_dir/apex_kria_port.srcs/utils_1/imports/tcl/tweak_polarity.tcl"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/[file normalize "$origin_dir/../ip_repo"]"]"\
 "[file normalize "$origin_dir/[file normalize "$origin_dir/../ip_repo"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "apex_kria_port"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "apex_kria_port.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xck26-sfvc784-2LV-c

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xck26-sfvc784-2LV-c" -objects $obj
set_property -name "platform.board_id" -value "k26c" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "19" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "19" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "19" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "19" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "19" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "19" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "19" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "25" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../ip_repo"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/ip/ipmc_ila/ipmc_ila.xci"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/new/i2c_switch_dual.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave_define.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/registerInterface.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/timescale.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/serialInterface.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/rtl/axisafety.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi4_lite_if.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/axi_jtag/jtag_proc.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi_jtag_v1_0.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/new/reg_bank.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/new/pok_alarm.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_bit_sync.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_gtwiz_userclk_rx.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_gtwiz_userclk_tx.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_init.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_reset_sync.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_wrapper_functions.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_wrapper.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_tux.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/new/apex_control_mgt_top.sv"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/new/c2c_mgt_tux.sv"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/new/i2c_clk_divider.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/sources_1/new/i2c_switch.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/new/freq_meter.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/rtl/skidbuffer.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/sources_1/imports/new/i2c_buffers.sv"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/tcl/tweak_polarity.tcl"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/rtl/i2cSlave_define.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_prbs_any.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_checking_8b10b.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_stimulus_8b10b.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/imports/imports/c2c_gth_7p8125g_example_top_sim.v"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "ipmc_ila/ipmc_ila.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj

set file "imports/c2c_gth_7p8125g_example_wrapper_functions.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "imports/c2c_gth_7p8125g_tux.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/apex_control_mgt_top.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/c2c_mgt_tux.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "new/i2c_buffers.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "tcl/tweak_polarity.tcl"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "TCL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj

set file "imports/c2c_gth_7p8125g_example_top_sim.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "top" -value "apex_control_mgt_top" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "C2C_3P125G" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/ip/c2c_mgt_3p125g/c2c_mgt_3p125g.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "c2c_mgt_3p125g/c2c_mgt_3p125g.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "is_locked" -value "1" -objects $file_obj
}
set_property -name "registered_with_manager" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/ip/c2c_gth_7p8125g/c2c_gth_7p8125g.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "c2c_gth_7p8125g/c2c_gth_7p8125g.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/apex_kria_port.srcs/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/apex_kria_port.srcs/constrs_1/new/7015_primary.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/7015_primary.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "used_in" -value "implementation" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/apex_kria_port.srcs/constrs_1/new/debug.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/debug.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "used_in" -value "implementation" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/apex_kria_port.srcs/constrs_1/new/c2c_mgt.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/c2c_mgt.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "used_in" -value "implementation" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/apex_kria_port.srcs/constrs_1/new/Kria_K26_SOM_Rev1.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/Kria_K26_SOM_Rev1.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "used_in" -value "implementation" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_constrs_file" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/new/debug.xdc" -objects $obj
set_property -name "target_part" -value "xck26-sfvc784-2LV-c" -objects $obj
set_property -name "target_ucf" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/new/debug.xdc" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/apex_kria_port.srcs/sim_1/new/i2c_slave_tf.v"]\
 [file normalize "${origin_dir}/apex_kria_port.srcs/sim_1/imports/apex_control_mgt/i2c_slave_tf_behav.wcfg"]\
]
set imported_files [import_files -fileset sim_1 $files]

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
# None

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "i2c_slave_tf" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "xsim.simulate.runtime" -value "2ms" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/apex_kria_port.srcs/utils_1/imports/tcl/tweak_polarity.tcl"]\
]
set imported_files [import_files -fileset utils_1 $files]

# Set 'utils_1' fileset file properties for remote files
# None

# Set 'utils_1' fileset file properties for local files
set file "tcl/tweak_polarity.tcl"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "file_type" -value "TCL" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added


# Proc to create BD XG
proc cr_bd_XG { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name XG

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:axis_data_fifo:2.0\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:xxv_ethernet:4.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set M00_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.FREQ_HZ {124998749} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {16} \
   CONFIG.NUM_WRITE_OUTSTANDING {16} \
   CONFIG.PROTOCOL {AXI4} \
   ] $M00_AXI

  set S00_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {40} \
   CONFIG.ARUSER_WIDTH {16} \
   CONFIG.AWUSER_WIDTH {16} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.FREQ_HZ {124998749} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {1} \
   CONFIG.HAS_CACHE {1} \
   CONFIG.HAS_LOCK {1} \
   CONFIG.HAS_PROT {1} \
   CONFIG.HAS_QOS {1} \
   CONFIG.HAS_REGION {0} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {1} \
   CONFIG.ID_WIDTH {16} \
   CONFIG.MAX_BURST_LENGTH {256} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_READ_THREADS {4} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_THREADS {4} \
   CONFIG.PROTOCOL {AXI4} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
   ] $S00_AXI

  set gt_ref_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 gt_ref_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {156250000} \
   ] $gt_ref_clk

  set gt_serial_port_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 gt_serial_port_0 ]


  # Create ports
  set Op1 [ create_bd_port -dir I -from 0 -to 0 Op1 ]
  set dout [ create_bd_port -dir O -from 1 -to 0 dout ]
  set s_axi_lite_aclk [ create_bd_port -dir I -type clk -freq_hz 124998749 s_axi_lite_aclk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {M00_AXI:S00_AXI} \
 ] $s_axi_lite_aclk
  set sfp_tx_dis [ create_bd_port -dir O -from 0 -to 0 sfp_tx_dis ]

  # Create instance: axi_dma_0, and set properties
  set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
  set_property -dict [ list \
   CONFIG.c_include_mm2s_dre {1} \
   CONFIG.c_include_s2mm_dre {1} \
   CONFIG.c_m_axi_mm2s_data_width {64} \
   CONFIG.c_m_axis_mm2s_tdata_width {64} \
   CONFIG.c_mm2s_burst_size {64} \
   CONFIG.c_s2mm_burst_size {8} \
   CONFIG.c_sg_include_stscntrl_strm {0} \
   CONFIG.c_sg_length_width {16} \
 ] $axi_dma_0

  # Create instance: axi_pl_ps, and set properties
  set axi_pl_ps [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_pl_ps ]
  set_property -dict [ list \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {3} \
   CONFIG.SYNCHRONIZATION_STAGES {2} \
 ] $axi_pl_ps

  # Create instance: dma_rx_rst, and set properties
  set dma_rx_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 dma_rx_rst ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
 ] $dma_rx_rst

  # Create instance: dma_tx_rst, and set properties
  set dma_tx_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 dma_tx_rst ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
 ] $dma_tx_rst

  # Create instance: ps_axi_periph, and set properties
  set ps_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {3} \
   CONFIG.SYNCHRONIZATION_STAGES {2} \
 ] $ps_axi_periph

  # Create instance: rst_ps8_0_99M, and set properties
  set rst_ps8_0_99M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_99M ]

  # Create instance: rx_data_fifo, and set properties
  set rx_data_fifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 rx_data_fifo ]
  set_property -dict [ list \
   CONFIG.FIFO_DEPTH {32768} \
   CONFIG.FIFO_MEMORY_TYPE {ultra} \
   CONFIG.FIFO_MODE {2} \
   CONFIG.HAS_RD_DATA_COUNT {1} \
   CONFIG.HAS_WR_DATA_COUNT {1} \
 ] $rx_data_fifo

  # Create instance: rx_rst_n, and set properties
  set rx_rst_n [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 rx_rst_n ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
 ] $rx_rst_n

  # Create instance: sfp_tx_dis, and set properties
  set sfp_tx_dis [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 sfp_tx_dis ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {1} \
 ] $sfp_tx_dis

  # Create instance: tx_data_fifo, and set properties
  set tx_data_fifo [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 tx_data_fifo ]
  set_property -dict [ list \
   CONFIG.FIFO_DEPTH {32768} \
   CONFIG.FIFO_MODE {2} \
   CONFIG.HAS_RD_DATA_COUNT {1} \
   CONFIG.HAS_WR_DATA_COUNT {1} \
 ] $tx_data_fifo

  # Create instance: tx_rst_n, and set properties
  set tx_rst_n [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 tx_rst_n ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
 ] $tx_rst_n

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
 ] $util_vector_logic_0

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {56} \
 ] $xlconstant_0

  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_1

  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {5} \
   CONFIG.CONST_WIDTH {3} \
 ] $xlconstant_2

  # Create instance: xxv_ethernet_0, and set properties
  set xxv_ethernet_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xxv_ethernet:4.0 xxv_ethernet_0 ]
  set_property -dict [ list \
   CONFIG.BASE_R_KR {BASE-R} \
   CONFIG.ENABLE_GT_BOARD_INTERFACE {1} \
   CONFIG.GT_GROUP_SELECT {Quad_X0Y1} \
   CONFIG.INCLUDE_AXI4_INTERFACE {1} \
   CONFIG.INCLUDE_STATISTICS_COUNTERS {1} \
   CONFIG.LANE1_GT_LOC {X0Y5} \
   CONFIG.RX_EQ_MODE {LPM} \
 ] $xxv_ethernet_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_ports S00_AXI] [get_bd_intf_pins ps_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins tx_data_fifo/S_AXIS]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_pl_ps/S01_AXI]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_pl_ps/S02_AXI]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_SG [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins axi_pl_ps/S00_AXI]
  connect_bd_intf_net -intf_net axi_pl_ps_M00_AXI [get_bd_intf_ports M00_AXI] [get_bd_intf_pins axi_pl_ps/M00_AXI]
  connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins tx_data_fifo/M_AXIS] [get_bd_intf_pins xxv_ethernet_0/axis_tx_0]
  connect_bd_intf_net -intf_net axis_data_fifo_1_M_AXIS [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins rx_data_fifo/M_AXIS]
  connect_bd_intf_net -intf_net gt_ref_clk_1 [get_bd_intf_ports gt_ref_clk] [get_bd_intf_pins xxv_ethernet_0/gt_ref_clk]
  connect_bd_intf_net -intf_net xxv_ethernet_0_axis_rx_0 [get_bd_intf_pins rx_data_fifo/S_AXIS] [get_bd_intf_pins xxv_ethernet_0/axis_rx_0]
  connect_bd_intf_net -intf_net xxv_ethernet_0_gt_serial_port [get_bd_intf_ports gt_serial_port_0] [get_bd_intf_pins xxv_ethernet_0/gt_serial_port]
  connect_bd_intf_net -intf_net zups_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins ps_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net zups_M01_AXI [get_bd_intf_pins ps_axi_periph/M01_AXI] [get_bd_intf_pins xxv_ethernet_0/s_axi_0]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_pl_ps/S02_ACLK] [get_bd_pins rx_data_fifo/s_axis_aclk] [get_bd_pins xxv_ethernet_0/rx_clk_out_0] [get_bd_pins xxv_ethernet_0/rx_core_clk_0]
  connect_bd_net -net Net1 [get_bd_ports s_axi_lite_aclk] [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_pl_ps/ACLK] [get_bd_pins axi_pl_ps/M00_ACLK] [get_bd_pins axi_pl_ps/S00_ACLK] [get_bd_pins ps_axi_periph/ACLK] [get_bd_pins ps_axi_periph/M00_ACLK] [get_bd_pins ps_axi_periph/M01_ACLK] [get_bd_pins ps_axi_periph/M02_ACLK] [get_bd_pins ps_axi_periph/S00_ACLK] [get_bd_pins rst_ps8_0_99M/slowest_sync_clk] [get_bd_pins xxv_ethernet_0/dclk] [get_bd_pins xxv_ethernet_0/s_axi_aclk_0]
  connect_bd_net -net Net2 [get_bd_pins xlconstant_2/dout] [get_bd_pins xxv_ethernet_0/rxoutclksel_in_0] [get_bd_pins xxv_ethernet_0/txoutclksel_in_0]
  connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net axi_dma_0_mm2s_prmry_reset_out_n [get_bd_pins axi_dma_0/mm2s_prmry_reset_out_n] [get_bd_pins dma_tx_rst/Op1]
  connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net axi_dma_0_s2mm_prmry_reset_out_n [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n] [get_bd_pins dma_rx_rst/Op1]
  connect_bd_net -net dma_rx_rst_Res [get_bd_pins dma_rx_rst/Res] [get_bd_pins xxv_ethernet_0/rx_reset_0]
  connect_bd_net -net dma_tx_rst_Res [get_bd_pins dma_tx_rst/Res] [get_bd_pins xxv_ethernet_0/tx_reset_0]
  connect_bd_net -net rst_ps8_0_99M_interconnect_aresetn [get_bd_pins axi_pl_ps/ARESETN] [get_bd_pins ps_axi_periph/ARESETN] [get_bd_pins rst_ps8_0_99M/interconnect_aresetn]
  connect_bd_net -net tx_rst_n_Res [get_bd_pins axi_pl_ps/S02_ARESETN] [get_bd_pins rx_data_fifo/s_axis_aresetn] [get_bd_pins rx_rst_n/Res]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins axi_pl_ps/S01_ARESETN] [get_bd_pins tx_data_fifo/s_axis_aresetn] [get_bd_pins tx_rst_n/Res]
  connect_bd_net -net xlconcat_0_dout [get_bd_ports dout] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins xxv_ethernet_0/tx_preamblein_0]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins xlconstant_1/dout] [get_bd_pins xxv_ethernet_0/ctl_tx_send_idle_0] [get_bd_pins xxv_ethernet_0/ctl_tx_send_lfi_0] [get_bd_pins xxv_ethernet_0/ctl_tx_send_rfi_0]
  connect_bd_net -net xlconstant_2_dout [get_bd_ports sfp_tx_dis] [get_bd_pins sfp_tx_dis/dout]
  connect_bd_net -net xxv_ethernet_0_tx_clk_out_0 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_pl_ps/S01_ACLK] [get_bd_pins tx_data_fifo/s_axis_aclk] [get_bd_pins xxv_ethernet_0/tx_clk_out_0]
  connect_bd_net -net xxv_ethernet_0_user_rx_reset_0 [get_bd_pins rx_rst_n/Op1] [get_bd_pins xxv_ethernet_0/user_rx_reset_0]
  connect_bd_net -net xxv_ethernet_0_user_tx_reset_0 [get_bd_pins tx_rst_n/Op1] [get_bd_pins xxv_ethernet_0/user_tx_reset_0]
  connect_bd_net -net zups_Res [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xxv_ethernet_0/gtwiz_reset_rx_datapath_0] [get_bd_pins xxv_ethernet_0/gtwiz_reset_tx_datapath_0]
  connect_bd_net -net zups_peripheral_aresetn [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_pl_ps/M00_ARESETN] [get_bd_pins axi_pl_ps/S00_ARESETN] [get_bd_pins ps_axi_periph/M00_ARESETN] [get_bd_pins ps_axi_periph/M01_ARESETN] [get_bd_pins ps_axi_periph/M02_ARESETN] [get_bd_pins ps_axi_periph/S00_ARESETN] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn] [get_bd_pins xxv_ethernet_0/s_axi_aresetn_0]
  connect_bd_net -net zups_peripheral_reset [get_bd_pins rst_ps8_0_99M/peripheral_reset] [get_bd_pins xxv_ethernet_0/sys_reset]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_ports Op1] [get_bd_pins rst_ps8_0_99M/ext_reset_in] [get_bd_pins util_vector_logic_0/Op1]

  # Create address segments
  assign_bd_address -external -dict [list offset 0x00000000 range 0x80000000 offset 0xC0000000 range 0x20000000 offset 0xE0000000 range 0x10000000] -target_address_space [get_bd_addr_spaces axi_dma_0/Data_SG] [get_bd_addr_segs M00_AXI/Reg] -force
  assign_bd_address -external -dict [list offset 0x00000000 range 0x80000000 offset 0xC0000000 range 0x20000000 offset 0xE0000000 range 0x10000000] -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs M00_AXI/Reg] -force
  assign_bd_address -external -dict [list offset 0x00000000 range 0x80000000 offset 0xC0000000 range 0x20000000 offset 0xE0000000 range 0x10000000 offset 0xFF000000 range 0x01000000] -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs M00_AXI/Reg] -force
  assign_bd_address -offset 0x80000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces S00_AXI] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x80010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces S00_AXI] [get_bd_addr_segs xxv_ethernet_0/s_axi_0/Reg] -force

  set_property USAGE memory [get_bd_addr_segs M00_AXI/Reg]

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.64439",
   "Default View_TopLeft":"-172,-116",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M00_AXI -pg 1 -lvl 7 -x 2510 -y 740 -defaultsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x -20 -y 510 -defaultsOSRD
preplace port gt_ref_clk -pg 1 -lvl 0 -x -20 -y 50 -defaultsOSRD
preplace port gt_serial_port_0 -pg 1 -lvl 7 -x 2510 -y 120 -defaultsOSRD
preplace port port-id_s_axi_lite_aclk -pg 1 -lvl 0 -x -20 -y 770 -defaultsOSRD
preplace portBus Op1 -pg 1 -lvl 0 -x -20 -y 1070 -defaultsOSRD
preplace portBus dout -pg 1 -lvl 7 -x 2510 -y 510 -defaultsOSRD
preplace portBus sfp_tx_dis -pg 1 -lvl 7 -x 2510 -y 960 -defaultsOSRD
preplace inst dma_rx_rst -pg 1 -lvl 2 -x 590 -y 110 -defaultsOSRD
preplace inst dma_tx_rst -pg 1 -lvl 2 -x 590 -y 380 -defaultsOSRD
preplace inst rx_rst_n -pg 1 -lvl 3 -x 1090 -y 650 -defaultsOSRD
preplace inst sfp_tx_dis -pg 1 -lvl 6 -x 2340 -y 960 -defaultsOSRD
preplace inst tx_rst_n -pg 1 -lvl 1 -x 190 -y 380 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 590 -y 1190 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2340 -y 510 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 590 -y 830 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -x 590 -y 930 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -x 590 -y 1030 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1900 -y 690 -defaultsOSRD
preplace inst axi_pl_ps -pg 1 -lvl 6 -x 2340 -y 740 -defaultsOSRD
preplace inst ps_axi_periph -pg 1 -lvl 2 -x 590 -y 610 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 190 -y 1090 -defaultsOSRD
preplace inst rx_data_fifo -pg 1 -lvl 4 -x 1500 -y 670 -defaultsOSRD
preplace inst tx_data_fifo -pg 1 -lvl 2 -x 590 -y 260 -defaultsOSRD
preplace inst xxv_ethernet_0 -pg 1 -lvl 3 -x 1090 -y 260 -defaultsOSRD
preplace netloc Net 1 2 4 890 570 1320 750 1680 820 2160J
preplace netloc Net1 1 0 6 0 690 390 440 860 550 NJ 550 1710 840 2140
preplace netloc Net2 1 2 1 820 220n
preplace netloc axi_dma_0_mm2s_introut 1 5 1 2110 500n
preplace netloc axi_dma_0_mm2s_prmry_reset_out_n 1 1 5 420 770 NJ 770 1290J 830 NJ 830 2080
preplace netloc axi_dma_0_s2mm_introut 1 5 1 2120 520n
preplace netloc axi_dma_0_s2mm_prmry_reset_out_n 1 1 5 420 0 NJ 0 NJ 0 NJ 0 2090
preplace netloc dma_rx_rst_Res 1 2 1 830J 110n
preplace netloc dma_tx_rst_Res 1 2 1 790J 380n
preplace netloc rst_ps8_0_99M_interconnect_aresetn 1 1 5 410 1090 NJ 1090 NJ 1090 NJ 1090 2150
preplace netloc tx_rst_n_Res 1 3 3 1310 820 1670J 850 2180J
preplace netloc util_vector_logic_0_Res 1 1 5 370 170 760J 560 NJ 560 NJ 560 2130J
preplace netloc xlconcat_0_dout 1 6 1 NJ 510
preplace netloc xlconstant_0_dout 1 2 1 870J 440n
preplace netloc xlconstant_1_dout 1 2 1 800 140n
preplace netloc xlconstant_2_dout 1 6 1 NJ 960
preplace netloc xxv_ethernet_0_tx_clk_out_0 1 1 5 410 40 810J 530 1310 530 1700 870 2170J
preplace netloc xxv_ethernet_0_user_rx_reset_0 1 2 2 890 580 1300
preplace netloc xxv_ethernet_0_user_tx_reset_0 1 0 4 0 30 NJ 30 840J 520 1290
preplace netloc zups_Res 1 2 1 850 260n
preplace netloc zups_peripheral_aresetn 1 1 5 400 450 880 540 NJ 540 1690 860 2190
preplace netloc zups_peripheral_reset 1 1 2 380J 180 770
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 10 990 390J
preplace netloc S00_AXI_1 1 0 2 NJ 510 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 5 390 -10 NJ -10 NJ -10 NJ -10 2100
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 N 640
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 N 660
preplace netloc axi_dma_0_M_AXI_SG 1 5 1 N 620
preplace netloc axi_pl_ps_M00_AXI 1 6 1 NJ 740
preplace netloc axis_data_fifo_0_M_AXIS 1 2 1 790 100n
preplace netloc axis_data_fifo_1_M_AXIS 1 4 1 N 650
preplace netloc gt_ref_clk_1 1 0 3 NJ 50 NJ 50 890J
preplace netloc xxv_ethernet_0_axis_rx_0 1 3 1 1330 140n
preplace netloc xxv_ethernet_0_gt_serial_port 1 3 4 NJ 120 NJ 120 NJ 120 NJ
preplace netloc zups_M00_AXI 1 2 3 NJ 590 NJ 590 1720
preplace netloc zups_M01_AXI 1 2 1 780 80n
levelinfo -pg 1 -20 190 590 1090 1500 1900 2340 2510
pagesize -pg 1 -db -bbox -sgen -170 -20 2680 1270
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_XG()
cr_bd_XG ""
set_property REGISTERED_WITH_MANAGER "1" [get_files XG.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files XG.bd ] 

if { [get_files ipmc_ila.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/ip/ipmc_ila/ipmc_ila.xci
}
if { [get_files i2c_switch_dual.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/i2c_switch_dual.v
}
if { [get_files i2cSlave_define.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave_define.v
}
if { [get_files registerInterface.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/registerInterface.v
}
if { [get_files timescale.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/timescale.v
}
if { [get_files serialInterface.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/serialInterface.v
}
if { [get_files i2cSlave.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave.v
}
if { [get_files i2cSlave_define.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave_define.v
}
if { [get_files registerInterface.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/registerInterface.v
}
if { [get_files timescale.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/timescale.v
}
if { [get_files serialInterface.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/serialInterface.v
}
if { [get_files i2cSlave.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/sources_1/imports/rtl/i2cSlave.v
}
if { [get_files axisafety.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/rtl/axisafety.v
}
if { [get_files axisafety.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/rtl/axisafety.v
}
if { [get_files axi4_lite_if.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi4_lite_if.v
}
if { [get_files jtag_proc.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/jtag_proc.v
}
if { [get_files axi_jtag_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi_jtag_v1_0.v
}
if { [get_files axi4_lite_if.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi4_lite_if.v
}
if { [get_files jtag_proc.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/jtag_proc.v
}
if { [get_files axi_jtag_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/imports/axi_jtag/axi_jtag_v1_0.v
}
if { [get_files reg_bank.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/reg_bank.v
}
if { [get_files pok_alarm.v] == "" } {
  import_files -quiet -fileset sources_1 /home/madorsky/github/apex/control/apex_kria_port/apex_kria_port.srcs/sources_1/new/pok_alarm.v
}


# Proc to create BD design_1
proc cr_bd_design_1 { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# axisafety, axisafety, i2cSlave, i2cSlave, i2c_switch_dual, axi_jtag_v1_0, axi_jtag_v1_0, pok_alarm, reg_bank


# The design that will be created by this Tcl proc contains the following 
# block design container source references:
# XG



  # CHANGE DESIGN NAME HERE
  set design_name design_1

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:ila:6.2\
  xilinx.com:ip:system_ila:1.1\
  xilinx.com:ip:axi_chip2chip:5.0\
  xilinx.com:ip:axi_bram_ctrl:4.1\
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:blk_mem_gen:8.4\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:zynq_ultra_ps_e:3.3\
  xilinx.com:ip:debug_bridge:3.0\
  xilinx.com:ip:axi_iic:2.1\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  axisafety\
  axisafety\
  i2cSlave\
  i2cSlave\
  i2c_switch_dual\
  axi_jtag_v1_0\
  axi_jtag_v1_0\
  pok_alarm\
  reg_bank\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  ##################################################################
  # CHECK Block Design Container Sources
  ##################################################################
  set bCheckSources 1
  set list_bdc_active "XG"

  array set map_bdc_missing {}
  set map_bdc_missing(ACTIVE) ""
  set map_bdc_missing(BDC) ""

  if { $bCheckSources == 1 } {
     set list_check_srcs "\ 
  XG \
  "

   common::send_gid_msg -ssname BD::TCL -id 2056 -severity "INFO" "Checking if the following sources for block design container exist in the project: $list_check_srcs .\n\n"

   foreach src $list_check_srcs {
      if { [can_resolve_reference $src] == 0 } {
         if { [lsearch $list_bdc_active $src] != -1 } {
            set map_bdc_missing(ACTIVE) "$map_bdc_missing(ACTIVE) $src"
         } else {
            set map_bdc_missing(BDC) "$map_bdc_missing(BDC) $src"
         }
      }
   }

   if { [llength $map_bdc_missing(ACTIVE)] > 0 } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2057 -severity "ERROR" "The following source(s) of Active variants are not found in the project: $map_bdc_missing(ACTIVE)" }
      common::send_gid_msg -ssname BD::TCL -id 2060 -severity "INFO" "Please add source files for the missing source(s) above."
      set bCheckIPsPassed 0
   }
   if { [llength $map_bdc_missing(BDC)] > 0 } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2059 -severity "WARNING" "The following source(s) of variants are not found in the project: $map_bdc_missing(BDC)" }
      common::send_gid_msg -ssname BD::TCL -id 2060 -severity "INFO" "Please add source files for the missing source(s) above."
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: registers
proc create_hier_cell_registers { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_registers() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir O aurora_pma_init_9
  create_bd_pin -dir I -type clk axi_c2c_phy_clk
  create_bd_pin -dir I -type clk axi_clk
  create_bd_pin -dir O c2c_slave_reset_bot
  create_bd_pin -dir O c2c_slave_reset_top
  create_bd_pin -dir O channel_up_bot_15
  create_bd_pin -dir O channel_up_top_13
  create_bd_pin -dir O -from 1 -to 0 en_ipmb_zynq
  create_bd_pin -dir O gtp_reset
  create_bd_pin -dir I -from 7 -to 0 ha
  create_bd_pin -dir I hot_swap_sw
  create_bd_pin -dir O -from 2 -to 0 id
  create_bd_pin -dir I link_up_bot
  create_bd_pin -dir I link_up_top
  create_bd_pin -dir I los_10g
  create_bd_pin -dir I pim_alarm
  create_bd_pin -dir I -from 2 -to 0 pok_change
  create_bd_pin -dir I pok_payload
  create_bd_pin -dir I -from 3 -to 0 prbs_err
  create_bd_pin -dir O -from 2 -to 0 prbs_sel
  create_bd_pin -dir O qbv_on_off
  create_bd_pin -dir I -from 1 -to 0 ready_ipmb_zynq
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir O -from 3 -to 0 tx_polarity

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [ list \
   CONFIG.C_ALL_INPUTS_2 {1} \
   CONFIG.C_ALL_OUTPUTS {1} \
   CONFIG.C_DOUT_DEFAULT {0x00000000} \
   CONFIG.C_GPIO2_WIDTH {32} \
   CONFIG.C_GPIO_WIDTH {26} \
   CONFIG.C_IS_DUAL {1} \
 ] $axi_gpio_0

  # Create instance: pok_alarm_0, and set properties
  set block_name pok_alarm
  set block_cell_name pok_alarm_0
  if { [catch {set pok_alarm_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $pok_alarm_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: reg_bank_0, and set properties
  set block_name reg_bank
  set block_cell_name reg_bank_0
  if { [catch {set reg_bank_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $reg_bank_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net cpu_M13_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]

  # Create port connections
  connect_bd_net -net In1_0_1 [get_bd_pins los_10g] [get_bd_pins reg_bank_0/los_10g_10]
  connect_bd_net -net In2_0_1 [get_bd_pins ha] [get_bd_pins reg_bank_0/ha_7_0]
  connect_bd_net -net In3_0_1 [get_bd_pins pim_alarm] [get_bd_pins reg_bank_0/pim_alarm_11]
  connect_bd_net -net In8_0_1 [get_bd_pins hot_swap_sw] [get_bd_pins reg_bank_0/hot_swap_handle_16]
  connect_bd_net -net Net [get_bd_pins axi_clk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins pok_alarm_0/clk]
  connect_bd_net -net axi_c2c_phy_clk_0_1 [get_bd_pins axi_c2c_phy_clk] [get_bd_pins reg_bank_0/prbs_clk]
  connect_bd_net -net axi_gpio_0_gpio_io_o [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins reg_bank_0/reg_rw]
  connect_bd_net -net cpu_peripheral_reset [get_bd_pins aurora_pma_init_9] [get_bd_pins reg_bank_0/aurora_pma_init_9]
  connect_bd_net -net ipmb_rdy [get_bd_pins ready_ipmb_zynq] [get_bd_pins reg_bank_0/ready_ipmb_zynq_9_8]
  connect_bd_net -net link_stat_bot [get_bd_pins link_up_bot] [get_bd_pins reg_bank_0/link_stat_bot_14]
  connect_bd_net -net link_stat_top [get_bd_pins link_up_top] [get_bd_pins reg_bank_0/link_stat_top_12]
  connect_bd_net -net pok_alarm_0_payload_off_alarm [get_bd_pins pok_alarm_0/payload_off_alarm] [get_bd_pins reg_bank_0/payload_off_alarm_27_25]
  connect_bd_net -net pok_alarm_0_payload_on_out [get_bd_pins qbv_on_off] [get_bd_pins pok_alarm_0/payload_on_out]
  connect_bd_net -net pok_change_0_1 [get_bd_pins pok_change] [get_bd_pins pok_alarm_0/pok_change] [get_bd_pins reg_bank_0/pok_change_31_29]
  connect_bd_net -net pok_payload_28_0_1 [get_bd_pins pok_payload] [get_bd_pins reg_bank_0/pok_payload_28]
  connect_bd_net -net prbs_sel [get_bd_pins prbs_sel] [get_bd_pins reg_bank_0/prbs_sel_8_6]
  connect_bd_net -net probe0_0_1 [get_bd_pins prbs_err] [get_bd_pins reg_bank_0/prbs_err_20_17]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
  connect_bd_net -net reg_bank_0_c2c_slave_reset [get_bd_pins c2c_slave_reset_top] [get_bd_pins reg_bank_0/c2c_slave_reset_top_16]
  connect_bd_net -net reg_bank_0_c2c_slave_reset_bot_18 [get_bd_pins c2c_slave_reset_bot] [get_bd_pins reg_bank_0/c2c_slave_reset_bot_18]
  connect_bd_net -net reg_bank_0_channel_up_bot_17 [get_bd_pins channel_up_bot_15] [get_bd_pins reg_bank_0/channel_up_bot_15] [get_bd_pins reg_bank_0/channel_up_bot_17]
  connect_bd_net -net reg_bank_0_channel_up_top_15 [get_bd_pins channel_up_top_13] [get_bd_pins reg_bank_0/channel_up_top_13] [get_bd_pins reg_bank_0/channel_up_top_15]
  connect_bd_net -net reg_bank_0_payload_on_5 [get_bd_pins pok_alarm_0/payload_on_in] [get_bd_pins reg_bank_0/payload_on_5]
  connect_bd_net -net reg_bank_0_pok_change_enable_25_23 [get_bd_pins pok_alarm_0/pok_change_enable] [get_bd_pins reg_bank_0/pok_change_enable_25_23]
  connect_bd_net -net reg_bank_0_pok_change_polarity_22_20 [get_bd_pins pok_alarm_0/pok_change_polarity] [get_bd_pins reg_bank_0/pok_change_polarity_22_20]
  connect_bd_net -net reg_bank_0_reg_ro [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins reg_bank_0/reg_ro]
  connect_bd_net -net reg_bank_Dout2 [get_bd_pins tx_polarity] [get_bd_pins reg_bank_0/tx_polarity_13_10]
  connect_bd_net -net reg_bank_en_ipmb_zynq [get_bd_pins en_ipmb_zynq] [get_bd_pins reg_bank_0/ipmb_en_1_0]
  connect_bd_net -net reg_bank_gtp_reset_14_0 [get_bd_pins gtp_reset] [get_bd_pins reg_bank_0/gtp_reset_14]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins id] [get_bd_pins reg_bank_0/id_4_2]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: i2c
proc create_hier_cell_i2c { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_i2c() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI2

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_rtl_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_rtl_1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_rtl_2


  # Create pins
  create_bd_pin -dir O -type intr iic2intc_irpt
  create_bd_pin -dir O -type intr iic2intc_irpt1
  create_bd_pin -dir O -type intr iic2intc_irpt2
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_iic_0, and set properties
  set axi_iic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 axi_iic_0 ]
  set_property -dict [ list \
   CONFIG.C_SCL_INERTIAL_DELAY {10} \
   CONFIG.C_SDA_INERTIAL_DELAY {10} \
 ] $axi_iic_0

  # Create instance: axi_iic_1, and set properties
  set axi_iic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 axi_iic_1 ]
  set_property -dict [ list \
   CONFIG.C_SCL_INERTIAL_DELAY {10} \
   CONFIG.C_SDA_INERTIAL_DELAY {10} \
 ] $axi_iic_1

  # Create instance: axi_iic_2, and set properties
  set axi_iic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 axi_iic_2 ]
  set_property -dict [ list \
   CONFIG.C_SCL_INERTIAL_DELAY {10} \
   CONFIG.C_SDA_INERTIAL_DELAY {10} \
 ] $axi_iic_2

  # Create interface connections
  connect_bd_intf_net -intf_net axi_iic_0_IIC [get_bd_intf_pins iic_rtl_0] [get_bd_intf_pins axi_iic_0/IIC]
  connect_bd_intf_net -intf_net axi_iic_1_IIC [get_bd_intf_pins iic_rtl_1] [get_bd_intf_pins axi_iic_1/IIC]
  connect_bd_intf_net -intf_net axi_iic_2_IIC [get_bd_intf_pins iic_rtl_2] [get_bd_intf_pins axi_iic_2/IIC]
  connect_bd_intf_net -intf_net cpu_M10_AXI [get_bd_intf_pins S_AXI2] [get_bd_intf_pins axi_iic_0/S_AXI]
  connect_bd_intf_net -intf_net cpu_M11_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_iic_1/S_AXI]
  connect_bd_intf_net -intf_net cpu_M12_AXI [get_bd_intf_pins S_AXI1] [get_bd_intf_pins axi_iic_2/S_AXI]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins s_axi_aclk] [get_bd_pins axi_iic_0/s_axi_aclk] [get_bd_pins axi_iic_1/s_axi_aclk] [get_bd_pins axi_iic_2/s_axi_aclk]
  connect_bd_net -net axi_iic_0_iic2intc_irpt [get_bd_pins iic2intc_irpt2] [get_bd_pins axi_iic_0/iic2intc_irpt]
  connect_bd_net -net axi_iic_1_iic2intc_irpt [get_bd_pins iic2intc_irpt] [get_bd_pins axi_iic_1/iic2intc_irpt]
  connect_bd_net -net axi_iic_2_iic2intc_irpt [get_bd_pins iic2intc_irpt1] [get_bd_pins axi_iic_2/iic2intc_irpt]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins s_axi_aresetn] [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins axi_iic_1/s_axi_aresetn] [get_bd_pins axi_iic_2/s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: dbg
proc create_hier_cell_dbg { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_dbg() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: debug_bridge_0, and set properties
  set debug_bridge_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:debug_bridge:3.0 debug_bridge_0 ]
  set_property -dict [ list \
   CONFIG.C_BSCAN_MUX {1} \
   CONFIG.C_DEBUG_MODE {2} \
   CONFIG.C_NUM_BS_MASTER {1} \
   CONFIG.C_XVC_HW_ID {0x0001} \
 ] $debug_bridge_0

  # Create instance: debug_bridge_1, and set properties
  set debug_bridge_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:debug_bridge:3.0 debug_bridge_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net debug_bridge_0_m0_bscan [get_bd_intf_pins debug_bridge_0/m0_bscan] [get_bd_intf_pins debug_bridge_1/S_BSCAN]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins debug_bridge_0/S_AXI]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins clk] [get_bd_pins debug_bridge_0/s_axi_aclk] [get_bd_pins debug_bridge_1/clk]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins s_axi_aresetn] [get_bd_pins debug_bridge_0/s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: cpu
proc create_hier_cell_cpu { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_cpu() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M03_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M06_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M07_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M08_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M09_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M10_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M11_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M12_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M13_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M14_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_HPM0_LPD

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP0_FPD

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 gem_mdio

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart


  # Create pins
  create_bd_pin -dir I -from 0 -to 0 In0
  create_bd_pin -dir I -from 0 -to 0 In1
  create_bd_pin -dir I -from 0 -to 0 In2
  create_bd_pin -dir I -from 0 -to 0 In3
  create_bd_pin -dir I -from 0 -to 0 In4
  create_bd_pin -dir I -from 1 -to 0 In7
  create_bd_pin -dir O -type clk M03_ACLK
  create_bd_pin -dir O -type clk axi_clk
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn1
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_reset
  create_bd_pin -dir O -type clk pl_clk2
  create_bd_pin -dir O -type rst pl_resetn0

  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create instance: proc_sys_reset_1, and set properties
  set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]

  # Create instance: ps7_0_axi_periph, and set properties
  set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
  set_property -dict [ list \
   CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
   CONFIG.M00_HAS_REGSLICE {4} \
   CONFIG.M01_HAS_REGSLICE {4} \
   CONFIG.M02_HAS_REGSLICE {4} \
   CONFIG.M03_HAS_REGSLICE {4} \
   CONFIG.NUM_MI {16} \
   CONFIG.S00_HAS_DATA_FIFO {2} \
   CONFIG.S00_HAS_REGSLICE {4} \
   CONFIG.STRATEGY {2} \
 ] $ps7_0_axi_periph

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {5} \
 ] $xlconcat_0

  # Create instance: zynq_ultra_ps_e_0, and set properties
  set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0 ]
  set_property -dict [ list \
   CONFIG.CAN0_BOARD_INTERFACE {custom} \
   CONFIG.CAN1_BOARD_INTERFACE {custom} \
   CONFIG.CSU_BOARD_INTERFACE {custom} \
   CONFIG.DP_BOARD_INTERFACE {custom} \
   CONFIG.GEM0_BOARD_INTERFACE {custom} \
   CONFIG.GEM1_BOARD_INTERFACE {custom} \
   CONFIG.GEM2_BOARD_INTERFACE {custom} \
   CONFIG.GEM3_BOARD_INTERFACE {custom} \
   CONFIG.GPIO_BOARD_INTERFACE {custom} \
   CONFIG.IIC0_BOARD_INTERFACE {custom} \
   CONFIG.IIC1_BOARD_INTERFACE {custom} \
   CONFIG.NAND_BOARD_INTERFACE {custom} \
   CONFIG.PCIE_BOARD_INTERFACE {custom} \
   CONFIG.PJTAG_BOARD_INTERFACE {custom} \
   CONFIG.PMU_BOARD_INTERFACE {custom} \
   CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
   CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
   CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
   CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {0} \
   CONFIG.PSU_IMPORT_BOARD_PRESET {} \
   CONFIG.PSU_MIO_0_DIRECTION {out} \
   CONFIG.PSU_MIO_0_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_0_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_0_POLARITY {Default} \
   CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_0_SLEW {slow} \
   CONFIG.PSU_MIO_10_DIRECTION {inout} \
   CONFIG.PSU_MIO_10_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_10_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_10_POLARITY {Default} \
   CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_10_SLEW {slow} \
   CONFIG.PSU_MIO_11_DIRECTION {inout} \
   CONFIG.PSU_MIO_11_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_11_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_11_POLARITY {Default} \
   CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_11_SLEW {slow} \
   CONFIG.PSU_MIO_12_DIRECTION {inout} \
   CONFIG.PSU_MIO_12_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_12_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_12_POLARITY {Default} \
   CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_12_SLEW {slow} \
   CONFIG.PSU_MIO_13_DIRECTION {inout} \
   CONFIG.PSU_MIO_13_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_13_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_13_POLARITY {Default} \
   CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_13_SLEW {slow} \
   CONFIG.PSU_MIO_14_DIRECTION {inout} \
   CONFIG.PSU_MIO_14_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_14_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_14_POLARITY {Default} \
   CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_14_SLEW {slow} \
   CONFIG.PSU_MIO_15_DIRECTION {inout} \
   CONFIG.PSU_MIO_15_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_15_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_15_POLARITY {Default} \
   CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_15_SLEW {slow} \
   CONFIG.PSU_MIO_16_DIRECTION {inout} \
   CONFIG.PSU_MIO_16_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_16_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_16_POLARITY {Default} \
   CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_16_SLEW {slow} \
   CONFIG.PSU_MIO_17_DIRECTION {inout} \
   CONFIG.PSU_MIO_17_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_17_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_17_POLARITY {Default} \
   CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_17_SLEW {slow} \
   CONFIG.PSU_MIO_18_DIRECTION {inout} \
   CONFIG.PSU_MIO_18_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_18_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_18_POLARITY {Default} \
   CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_18_SLEW {slow} \
   CONFIG.PSU_MIO_19_DIRECTION {inout} \
   CONFIG.PSU_MIO_19_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_19_POLARITY {Default} \
   CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_19_SLEW {slow} \
   CONFIG.PSU_MIO_1_DIRECTION {inout} \
   CONFIG.PSU_MIO_1_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_1_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_1_POLARITY {Default} \
   CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_1_SLEW {slow} \
   CONFIG.PSU_MIO_20_DIRECTION {inout} \
   CONFIG.PSU_MIO_20_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_20_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_20_POLARITY {Default} \
   CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_20_SLEW {slow} \
   CONFIG.PSU_MIO_21_DIRECTION {inout} \
   CONFIG.PSU_MIO_21_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_21_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_21_POLARITY {Default} \
   CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_21_SLEW {slow} \
   CONFIG.PSU_MIO_22_DIRECTION {out} \
   CONFIG.PSU_MIO_22_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_22_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_22_POLARITY {Default} \
   CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_22_SLEW {slow} \
   CONFIG.PSU_MIO_23_DIRECTION {out} \
   CONFIG.PSU_MIO_23_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_23_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_23_POLARITY {Default} \
   CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_23_SLEW {slow} \
   CONFIG.PSU_MIO_24_DIRECTION {inout} \
   CONFIG.PSU_MIO_24_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_24_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_24_POLARITY {Default} \
   CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_24_SLEW {slow} \
   CONFIG.PSU_MIO_25_DIRECTION {inout} \
   CONFIG.PSU_MIO_25_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_25_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_25_POLARITY {Default} \
   CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_25_SLEW {slow} \
   CONFIG.PSU_MIO_26_DIRECTION {in} \
   CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_26_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_26_POLARITY {Default} \
   CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_26_SLEW {fast} \
   CONFIG.PSU_MIO_27_DIRECTION {inout} \
   CONFIG.PSU_MIO_27_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_27_POLARITY {Default} \
   CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_27_SLEW {slow} \
   CONFIG.PSU_MIO_28_DIRECTION {inout} \
   CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_28_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_28_POLARITY {Default} \
   CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_28_SLEW {fast} \
   CONFIG.PSU_MIO_29_DIRECTION {inout} \
   CONFIG.PSU_MIO_29_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_29_POLARITY {Default} \
   CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_29_SLEW {slow} \
   CONFIG.PSU_MIO_2_DIRECTION {inout} \
   CONFIG.PSU_MIO_2_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_2_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_2_POLARITY {Default} \
   CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_2_SLEW {slow} \
   CONFIG.PSU_MIO_30_DIRECTION {inout} \
   CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_30_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_30_POLARITY {Default} \
   CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_30_SLEW {fast} \
   CONFIG.PSU_MIO_31_DIRECTION {in} \
   CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_31_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_31_POLARITY {Default} \
   CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_31_SLEW {fast} \
   CONFIG.PSU_MIO_32_DIRECTION {out} \
   CONFIG.PSU_MIO_32_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_32_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_32_POLARITY {Default} \
   CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_32_SLEW {slow} \
   CONFIG.PSU_MIO_33_DIRECTION {out} \
   CONFIG.PSU_MIO_33_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_33_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_33_POLARITY {Default} \
   CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_33_SLEW {slow} \
   CONFIG.PSU_MIO_34_DIRECTION {out} \
   CONFIG.PSU_MIO_34_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_34_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_34_POLARITY {Default} \
   CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_34_SLEW {slow} \
   CONFIG.PSU_MIO_35_DIRECTION {out} \
   CONFIG.PSU_MIO_35_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_35_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_35_POLARITY {Default} \
   CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_35_SLEW {slow} \
   CONFIG.PSU_MIO_36_DIRECTION {inout} \
   CONFIG.PSU_MIO_36_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_36_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_36_POLARITY {Default} \
   CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_36_SLEW {slow} \
   CONFIG.PSU_MIO_37_DIRECTION {inout} \
   CONFIG.PSU_MIO_37_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_37_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_37_POLARITY {Default} \
   CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_37_SLEW {fast} \
   CONFIG.PSU_MIO_38_DIRECTION {inout} \
   CONFIG.PSU_MIO_38_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_38_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_38_POLARITY {Default} \
   CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_38_SLEW {slow} \
   CONFIG.PSU_MIO_39_DIRECTION {inout} \
   CONFIG.PSU_MIO_39_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_39_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_39_POLARITY {Default} \
   CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_39_SLEW {slow} \
   CONFIG.PSU_MIO_3_DIRECTION {inout} \
   CONFIG.PSU_MIO_3_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_3_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_3_POLARITY {Default} \
   CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_3_SLEW {slow} \
   CONFIG.PSU_MIO_40_DIRECTION {inout} \
   CONFIG.PSU_MIO_40_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_40_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_40_POLARITY {Default} \
   CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_40_SLEW {slow} \
   CONFIG.PSU_MIO_41_DIRECTION {inout} \
   CONFIG.PSU_MIO_41_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_41_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_41_POLARITY {Default} \
   CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_41_SLEW {slow} \
   CONFIG.PSU_MIO_42_DIRECTION {inout} \
   CONFIG.PSU_MIO_42_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_42_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_42_POLARITY {Default} \
   CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_42_SLEW {slow} \
   CONFIG.PSU_MIO_43_DIRECTION {out} \
   CONFIG.PSU_MIO_43_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_43_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_43_POLARITY {Default} \
   CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_43_SLEW {slow} \
   CONFIG.PSU_MIO_44_DIRECTION {inout} \
   CONFIG.PSU_MIO_44_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_44_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_44_POLARITY {Default} \
   CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_44_SLEW {slow} \
   CONFIG.PSU_MIO_45_DIRECTION {in} \
   CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_45_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_45_POLARITY {Default} \
   CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_45_SLEW {fast} \
   CONFIG.PSU_MIO_46_DIRECTION {inout} \
   CONFIG.PSU_MIO_46_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_46_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_46_POLARITY {Default} \
   CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_46_SLEW {slow} \
   CONFIG.PSU_MIO_47_DIRECTION {inout} \
   CONFIG.PSU_MIO_47_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_47_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_47_POLARITY {Default} \
   CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_47_SLEW {slow} \
   CONFIG.PSU_MIO_48_DIRECTION {inout} \
   CONFIG.PSU_MIO_48_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_48_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_48_POLARITY {Default} \
   CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_48_SLEW {slow} \
   CONFIG.PSU_MIO_49_DIRECTION {inout} \
   CONFIG.PSU_MIO_49_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_49_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_49_POLARITY {Default} \
   CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_49_SLEW {slow} \
   CONFIG.PSU_MIO_4_DIRECTION {inout} \
   CONFIG.PSU_MIO_4_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_4_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_4_POLARITY {Default} \
   CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_4_SLEW {slow} \
   CONFIG.PSU_MIO_50_DIRECTION {inout} \
   CONFIG.PSU_MIO_50_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_50_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_50_POLARITY {Default} \
   CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_50_SLEW {slow} \
   CONFIG.PSU_MIO_51_DIRECTION {out} \
   CONFIG.PSU_MIO_51_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_51_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_51_POLARITY {Default} \
   CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_51_SLEW {slow} \
   CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_52_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_52_SLEW {fast} \
   CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_53_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_53_SLEW {fast} \
   CONFIG.PSU_MIO_54_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_54_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_54_SLEW {slow} \
   CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_55_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_55_SLEW {fast} \
   CONFIG.PSU_MIO_56_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_56_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_56_SLEW {slow} \
   CONFIG.PSU_MIO_57_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_57_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_57_SLEW {slow} \
   CONFIG.PSU_MIO_58_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_58_SLEW {slow} \
   CONFIG.PSU_MIO_59_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_59_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_59_SLEW {slow} \
   CONFIG.PSU_MIO_5_DIRECTION {out} \
   CONFIG.PSU_MIO_5_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_5_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_5_POLARITY {Default} \
   CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_5_SLEW {slow} \
   CONFIG.PSU_MIO_60_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_60_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_60_SLEW {slow} \
   CONFIG.PSU_MIO_61_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_61_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_61_SLEW {slow} \
   CONFIG.PSU_MIO_62_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_62_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_62_SLEW {slow} \
   CONFIG.PSU_MIO_63_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_63_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_63_SLEW {slow} \
   CONFIG.PSU_MIO_64_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_64_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_64_SLEW {slow} \
   CONFIG.PSU_MIO_65_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_65_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_65_SLEW {slow} \
   CONFIG.PSU_MIO_66_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_66_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_66_SLEW {slow} \
   CONFIG.PSU_MIO_67_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_67_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_67_SLEW {slow} \
   CONFIG.PSU_MIO_68_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_68_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_68_SLEW {slow} \
   CONFIG.PSU_MIO_69_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_69_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_69_SLEW {slow} \
   CONFIG.PSU_MIO_6_DIRECTION {inout} \
   CONFIG.PSU_MIO_6_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_6_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_6_POLARITY {Default} \
   CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_6_SLEW {slow} \
   CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_70_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_70_SLEW {fast} \
   CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_71_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_71_SLEW {fast} \
   CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_72_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_72_SLEW {fast} \
   CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_73_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_73_SLEW {fast} \
   CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_74_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_74_SLEW {fast} \
   CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_75_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_75_SLEW {fast} \
   CONFIG.PSU_MIO_76_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_76_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_76_SLEW {slow} \
   CONFIG.PSU_MIO_77_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_77_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_77_SLEW {slow} \
   CONFIG.PSU_MIO_7_DIRECTION {inout} \
   CONFIG.PSU_MIO_7_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_7_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_7_POLARITY {Default} \
   CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_7_SLEW {slow} \
   CONFIG.PSU_MIO_8_DIRECTION {inout} \
   CONFIG.PSU_MIO_8_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_8_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_8_POLARITY {Default} \
   CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_8_SLEW {slow} \
   CONFIG.PSU_MIO_9_DIRECTION {inout} \
   CONFIG.PSU_MIO_9_DRIVE_STRENGTH {4} \
   CONFIG.PSU_MIO_9_INPUT_TYPE {cmos} \
   CONFIG.PSU_MIO_9_POLARITY {Default} \
   CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_9_SLEW {slow} \
   CONFIG.PSU_MIO_TREE_PERIPHERALS {\
Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad\
SPI Flash#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD\
0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#PMU GPI 0#GPIO1\
MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPI 5#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU\
GPO 3#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD\
1#SD 1#SD 1#SD 1#SD 1#SD 1##########################} \
   CONFIG.PSU_MIO_TREE_SIGNALS {\
sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#sdio0_bus_pow#gpio0[24]#gpio0[25]#gpi[0]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpi[5]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out##########################} \
   CONFIG.PSU_PERIPHERAL_BOARD_PRESET {} \
   CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {8} \
   CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
   CONFIG.PSU_SMC_CYCLE_T0 {NA} \
   CONFIG.PSU_SMC_CYCLE_T1 {NA} \
   CONFIG.PSU_SMC_CYCLE_T2 {NA} \
   CONFIG.PSU_SMC_CYCLE_T3 {NA} \
   CONFIG.PSU_SMC_CYCLE_T4 {NA} \
   CONFIG.PSU_SMC_CYCLE_T5 {NA} \
   CONFIG.PSU_SMC_CYCLE_T6 {NA} \
   CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {0} \
   CONFIG.PSU_VALUE_SILVERSION {3} \
   CONFIG.PSU__ACPU0__POWER__ON {1} \
   CONFIG.PSU__ACPU1__POWER__ON {1} \
   CONFIG.PSU__ACPU2__POWER__ON {1} \
   CONFIG.PSU__ACPU3__POWER__ON {1} \
   CONFIG.PSU__ACTUAL__IP {1} \
   CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
   CONFIG.PSU__AUX_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \
   CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
   CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1333.333008} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1333.333} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED {1} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {80} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000778} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {1333.333} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {1} \
   CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ {1} \
   CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ {1} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {444.444336} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {25} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {63} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {25} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {27} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {10} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {27} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {320} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {300} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {533.328003} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0 {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL {NA} \
   CONFIG.PSU__CRF_APB__GTGREF0__ENABLE {NA} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__AFI6__ENABLE {0} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {50} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {533.333} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {180} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {SysOsc} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ {1000} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ {1000} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ {1500} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {124.998749} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ {124.998749} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {199.998001} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {124.998749} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {60} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {199.998001} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {214} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {187.498123} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {8} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {20} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {15} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB3__ENABLE {0} \
   CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
   CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE {0} \
   CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
   CONFIG.PSU__DDRC__AL {0} \
   CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
   CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
   CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
   CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
   CONFIG.PSU__DDRC__CL {16} \
   CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
   CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
   CONFIG.PSU__DDRC__COMPONENTS {Components} \
   CONFIG.PSU__DDRC__CWL {14} \
   CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
   CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
   CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
   CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
   CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
   CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {0} \
   CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
   CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
   CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
   CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
   CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
   CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
   CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
   CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
   CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
   CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
   CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
   CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
   CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
   CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
   CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
   CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
   CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
   CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
   CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
   CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
   CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
   CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
   CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
   CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
   CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
   CONFIG.PSU__DDRC__ECC {Disabled} \
   CONFIG.PSU__DDRC__ECC_SCRUB {0} \
   CONFIG.PSU__DDRC__ENABLE {1} \
   CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
   CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {0} \
   CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
   CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
   CONFIG.PSU__DDRC__EN_2ND_CLK {0} \
   CONFIG.PSU__DDRC__FGRM {1X} \
   CONFIG.PSU__DDRC__FREQ_MHZ {1} \
   CONFIG.PSU__DDRC__LPDDR3_DUALRANK_SDP {0} \
   CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
   CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
   CONFIG.PSU__DDRC__LP_ASR {manual normal} \
   CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
   CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
   CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
   CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
   CONFIG.PSU__DDRC__PLL_BYPASS {0} \
   CONFIG.PSU__DDRC__PWR_DOWN_EN {0} \
   CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
   CONFIG.PSU__DDRC__RD_DQS_CENTER {0} \
   CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
   CONFIG.PSU__DDRC__SB_TARGET {16-16-16} \
   CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
   CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400R} \
   CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
   CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
   CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
   CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
   CONFIG.PSU__DDRC__T_FAW {30.0} \
   CONFIG.PSU__DDRC__T_RAS_MIN {33} \
   CONFIG.PSU__DDRC__T_RC {47.06} \
   CONFIG.PSU__DDRC__T_RCD {16} \
   CONFIG.PSU__DDRC__T_RP {16} \
   CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
   CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE {0} \
   CONFIG.PSU__DDRC__VREF {1} \
   CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
   CONFIG.PSU__DDR_QOS_ENABLE {0} \
   CONFIG.PSU__DDR_QOS_HP0_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP0_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP1_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP1_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP2_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP2_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP3_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP3_WRQOS {} \
   CONFIG.PSU__DDR_SW_REFRESH_ENABLED {1} \
   CONFIG.PSU__DDR__INTERFACE__FREQMHZ {600.000} \
   CONFIG.PSU__DEVICE_TYPE {EV} \
   CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__DLL__ISUSED {1} \
   CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS {0} \
   CONFIG.PSU__ENET0__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {1} \
   CONFIG.PSU__ENET0__GRP_MDIO__IO {EMIO} \
   CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__ENET0__PERIPHERAL__IO {GT Lane0} \
   CONFIG.PSU__ENET0__PTP__ENABLE {0} \
   CONFIG.PSU__ENET0__TSU__ENABLE {0} \
   CONFIG.PSU__ENET1__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET1__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__ENET1__PERIPHERAL__IO {GT Lane1} \
   CONFIG.PSU__ENET1__PTP__ENABLE {0} \
   CONFIG.PSU__ENET1__TSU__ENABLE {0} \
   CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__EN_AXI_STATUS_PORTS {0} \
   CONFIG.PSU__EN_EMIO_TRACE {0} \
   CONFIG.PSU__EP__IP {0} \
   CONFIG.PSU__EXPAND__CORESIGHT {0} \
   CONFIG.PSU__EXPAND__FPD_SLAVES {0} \
   CONFIG.PSU__EXPAND__GIC {0} \
   CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES {0} \
   CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES {0} \
   CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
   CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__FPGA_PL0_ENABLE {1} \
   CONFIG.PSU__FPGA_PL1_ENABLE {1} \
   CONFIG.PSU__FPGA_PL2_ENABLE {1} \
   CONFIG.PSU__FPGA_PL3_ENABLE {0} \
   CONFIG.PSU__FP__POWER__ON {1} \
   CONFIG.PSU__FTM__CTI_IN_0 {0} \
   CONFIG.PSU__FTM__CTI_IN_1 {0} \
   CONFIG.PSU__FTM__CTI_IN_2 {0} \
   CONFIG.PSU__FTM__CTI_IN_3 {0} \
   CONFIG.PSU__FTM__CTI_OUT_0 {0} \
   CONFIG.PSU__FTM__CTI_OUT_1 {0} \
   CONFIG.PSU__FTM__CTI_OUT_2 {0} \
   CONFIG.PSU__FTM__CTI_OUT_3 {0} \
   CONFIG.PSU__FTM__GPI {0} \
   CONFIG.PSU__FTM__GPO {0} \
   CONFIG.PSU__GEM0_COHERENCY {0} \
   CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__GEM0__REF_CLK_FREQ {125} \
   CONFIG.PSU__GEM0__REF_CLK_SEL {Ref Clk0} \
   CONFIG.PSU__GEM1_COHERENCY {0} \
   CONFIG.PSU__GEM1_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__GEM1__REF_CLK_FREQ {125} \
   CONFIG.PSU__GEM1__REF_CLK_SEL {Ref Clk0} \
   CONFIG.PSU__GEM__TSU__ENABLE {0} \
   CONFIG.PSU__GEN_IPI_0__MASTER {APU} \
   CONFIG.PSU__GEN_IPI_10__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_1__MASTER {RPU0} \
   CONFIG.PSU__GEN_IPI_2__MASTER {RPU1} \
   CONFIG.PSU__GEN_IPI_3__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_4__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_5__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_6__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_7__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_8__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_9__MASTER {NONE} \
   CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
   CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
   CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO_EMIO_WIDTH {1} \
   CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO_EMIO__WIDTH {[94:0]} \
   CONFIG.PSU__GPU_PP0__POWER__ON {1} \
   CONFIG.PSU__GPU_PP1__POWER__ON {1} \
   CONFIG.PSU__GT_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
   CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} \
   CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} \
   CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__I2C0__PERIPHERAL__IO {EMIO} \
   CONFIG.PSU__I2C1__GRP_INT__ENABLE {0} \
   CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
   CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
   CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT {0} \
   CONFIG.PSU__IRQ_P2F_AIB_AXI__INT {0} \
   CONFIG.PSU__IRQ_P2F_AMS__INT {0} \
   CONFIG.PSU__IRQ_P2F_APM_FPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_COMM__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_CTI__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_PMU__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_REGS__INT {0} \
   CONFIG.PSU__IRQ_P2F_ATB_LPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_CLKMON__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSUPMU_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_DDR_SS__INT {0} \
   CONFIG.PSU__IRQ_P2F_DPDMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_EFUSE__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT0__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT1_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT1__INT {0} \
   CONFIG.PSU__IRQ_P2F_FPD_APB__INT {0} \
   CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_FP_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT {0} \
   CONFIG.PSU__IRQ_P2F_GPIO__INT {0} \
   CONFIG.PSU__IRQ_P2F_GPU__INT {0} \
   CONFIG.PSU__IRQ_P2F_I2C0__INT {0} \
   CONFIG.PSU__IRQ_P2F_LPD_APB__INT {0} \
   CONFIG.PSU__IRQ_P2F_LPD_APM__INT {0} \
   CONFIG.PSU__IRQ_P2F_LP_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_OCM_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT {0} \
   CONFIG.PSU__IRQ_P2F_PL_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_QSPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_RPU_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT {0} \
   CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT {0} \
   CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT {0} \
   CONFIG.PSU__IRQ_P2F_SATA__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO0__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO1_WAKE__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO1__INT {0} \
   CONFIG.PSU__IRQ_P2F_SPI1__INT {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_UART0__INT {0} \
   CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT {0} \
   CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT {0} \
   CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT {0} \
   CONFIG.PSU__L2_BANK0__POWER__ON {1} \
   CONFIG.PSU__LPDMA0_COHERENCY {0} \
   CONFIG.PSU__LPDMA1_COHERENCY {0} \
   CONFIG.PSU__LPDMA2_COHERENCY {0} \
   CONFIG.PSU__LPDMA3_COHERENCY {0} \
   CONFIG.PSU__LPDMA4_COHERENCY {0} \
   CONFIG.PSU__LPDMA5_COHERENCY {0} \
   CONFIG.PSU__LPDMA6_COHERENCY {0} \
   CONFIG.PSU__LPDMA7_COHERENCY {0} \
   CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
   CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
   CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
   CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__NAND__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__NAND__READY_BUSY__ENABLE {0} \
   CONFIG.PSU__NUM_FABRIC_RESETS {1} \
   CONFIG.PSU__OCM_BANK0__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK1__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK2__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK3__POWER__ON {1} \
   CONFIG.PSU__OVERRIDE_HPX_QOS {0} \
   CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
   CONFIG.PSU__PCIE__ACS_VIOLAION {0} \
   CONFIG.PSU__PCIE__AER_CAPABILITY {0} \
   CONFIG.PSU__PCIE__CLASS_CODE_BASE {} \
   CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {} \
   CONFIG.PSU__PCIE__CLASS_CODE_SUB {} \
   CONFIG.PSU__PCIE__DEVICE_ID {} \
   CONFIG.PSU__PCIE__INTX_GENERATION {0} \
   CONFIG.PSU__PCIE__MSIX_CAPABILITY {0} \
   CONFIG.PSU__PCIE__MSI_CAPABILITY {0} \
   CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} \
   CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} \
   CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
   CONFIG.PSU__PCIE__REVISION_ID {} \
   CONFIG.PSU__PCIE__SUBSYSTEM_ID {} \
   CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {} \
   CONFIG.PSU__PCIE__VENDOR_ID {} \
   CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__PL_CLK0_BUF {TRUE} \
   CONFIG.PSU__PL_CLK1_BUF {TRUE} \
   CONFIG.PSU__PL_CLK2_BUF {TRUE} \
   CONFIG.PSU__PL__POWER__ON {1} \
   CONFIG.PSU__PMU_COHERENCY {0} \
   CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
   CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
   CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
   CONFIG.PSU__PMU__GPI0__ENABLE {1} \
   CONFIG.PSU__PMU__GPI0__IO {MIO 26} \
   CONFIG.PSU__PMU__GPI1__ENABLE {0} \
   CONFIG.PSU__PMU__GPI2__ENABLE {0} \
   CONFIG.PSU__PMU__GPI3__ENABLE {0} \
   CONFIG.PSU__PMU__GPI4__ENABLE {0} \
   CONFIG.PSU__PMU__GPI5__ENABLE {1} \
   CONFIG.PSU__PMU__GPI5__IO {MIO 31} \
   CONFIG.PSU__PMU__GPO0__ENABLE {1} \
   CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
   CONFIG.PSU__PMU__GPO1__ENABLE {1} \
   CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
   CONFIG.PSU__PMU__GPO2__ENABLE {1} \
   CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
   CONFIG.PSU__PMU__GPO2__POLARITY {high} \
   CONFIG.PSU__PMU__GPO3__ENABLE {1} \
   CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
   CONFIG.PSU__PMU__GPO3__POLARITY {low} \
   CONFIG.PSU__PMU__GPO4__ENABLE {0} \
   CONFIG.PSU__PMU__GPO5__ENABLE {0} \
   CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
   CONFIG.PSU__PRESET_APPLIED {1} \
   CONFIG.PSU__PROTECTION__DDR_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__ENABLE {0} \
   CONFIG.PSU__PROTECTION__FPD_SEGMENTS {\
SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write;\
subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure;\
WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64;\
UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | \
SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write;\
subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure;\
WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64;\
UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | \
SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write;\
subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure;\
WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64;\
UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |\
SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write;\
subsystemId:Secure Subsystem} \
   CONFIG.PSU__PROTECTION__LPD_SEGMENTS {\
SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write;\
subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure;\
WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64;\
UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|\
SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write;\
subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure;\
WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64;\
UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|\
SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write;\
subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ;\
WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64;\
UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure\
Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ;\
WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64;\
UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem} \
   CONFIG.PSU__PROTECTION__MASTERS {\
USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;1|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
   CONFIG.PSU__PROTECTION__MASTERS_TZ {\
GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure} \
   CONFIG.PSU__PROTECTION__OCM_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__PRESUBSYSTEMS {NONE} \
   CONFIG.PSU__PROTECTION__SLAVES {\
LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display\
Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
   CONFIG.PSU__PROTECTION__SUBSYSTEMS {PMU Firmware:PMU|Secure Subsystem:} \
   CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} \
   CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__QSPI_COHERENCY {0} \
   CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {0} \
   CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
   CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 5} \
   CONFIG.PSU__QSPI__PERIPHERAL__MODE {Single} \
   CONFIG.PSU__REPORT__DBGLOG {0} \
   CONFIG.PSU__RPU_COHERENCY {0} \
   CONFIG.PSU__RPU__POWER__ON {1} \
   CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
   CONFIG.PSU__SD0_COHERENCY {0} \
   CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__SD0__DATA_TRANSFER_MODE {8Bit} \
   CONFIG.PSU__SD0__GRP_CD__ENABLE {0} \
   CONFIG.PSU__SD0__GRP_POW__ENABLE {1} \
   CONFIG.PSU__SD0__GRP_POW__IO {MIO 23} \
   CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
   CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 22} \
   CONFIG.PSU__SD0__RESET__ENABLE {1} \
   CONFIG.PSU__SD0__SLOT_TYPE {eMMC} \
   CONFIG.PSU__SD1_COHERENCY {0} \
   CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
   CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
   CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
   CONFIG.PSU__SD1__GRP_POW__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_POW__IO {MIO 43} \
   CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
   CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
   CONFIG.PSU__SD1__RESET__ENABLE {0} \
   CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
   CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE {0} \
   CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS0__ENABLE {1} \
   CONFIG.PSU__SPI1__GRP_SS0__IO {MIO 9} \
   CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
   CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SPI1__PERIPHERAL__IO {MIO 6 .. 11} \
   CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
   CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SWDT0__PERIPHERAL__IO {NA} \
   CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
   CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
   CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SWDT1__PERIPHERAL__IO {NA} \
   CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
   CONFIG.PSU__TCM0A__POWER__ON {1} \
   CONFIG.PSU__TCM0B__POWER__ON {1} \
   CONFIG.PSU__TCM1A__POWER__ON {1} \
   CONFIG.PSU__TCM1B__POWER__ON {1} \
   CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__TRACE__INTERNAL_WIDTH {32} \
   CONFIG.PSU__TRACE__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__TRISTATE__INVERTED {1} \
   CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
   CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC0__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC1__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC2__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC3__PERIPHERAL__IO {NA} \
   CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__UART0_LOOP_UART1__ENABLE {0} \
   CONFIG.PSU__UART0__BAUD_RATE {115200} \
   CONFIG.PSU__UART0__MODEM__ENABLE {0} \
   CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__UART0__PERIPHERAL__IO {EMIO} \
   CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB0__RESET__ENABLE {0} \
   CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB1__RESET__ENABLE {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP2 {0} \
   CONFIG.PSU__USE__ADMA {0} \
   CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0} \
   CONFIG.PSU__USE__AUDIO {0} \
   CONFIG.PSU__USE__CLK {0} \
   CONFIG.PSU__USE__CLK0 {0} \
   CONFIG.PSU__USE__CLK1 {0} \
   CONFIG.PSU__USE__CLK2 {0} \
   CONFIG.PSU__USE__CLK3 {0} \
   CONFIG.PSU__USE__CROSS_TRIGGER {0} \
   CONFIG.PSU__USE__DDR_INTF_REQUESTED {0} \
   CONFIG.PSU__USE__DEBUG__TEST {0} \
   CONFIG.PSU__USE__EVENT_RPU {0} \
   CONFIG.PSU__USE__FABRIC__RST {1} \
   CONFIG.PSU__USE__FTM {0} \
   CONFIG.PSU__USE__GDMA {0} \
   CONFIG.PSU__USE__IRQ {0} \
   CONFIG.PSU__USE__IRQ0 {1} \
   CONFIG.PSU__USE__IRQ1 {1} \
   CONFIG.PSU__USE__M_AXI_GP0 {1} \
   CONFIG.PSU__USE__M_AXI_GP1 {0} \
   CONFIG.PSU__USE__M_AXI_GP2 {1} \
   CONFIG.PSU__USE__PROC_EVENT_BUS {0} \
   CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT {0} \
   CONFIG.PSU__USE__RST0 {0} \
   CONFIG.PSU__USE__RST1 {0} \
   CONFIG.PSU__USE__RST2 {0} \
   CONFIG.PSU__USE__RST3 {0} \
   CONFIG.PSU__USE__RTC {0} \
   CONFIG.PSU__USE__STM {0} \
   CONFIG.PSU__USE__S_AXI_ACE {0} \
   CONFIG.PSU__USE__S_AXI_ACP {0} \
   CONFIG.PSU__USE__S_AXI_GP0 {0} \
   CONFIG.PSU__USE__S_AXI_GP1 {0} \
   CONFIG.PSU__USE__S_AXI_GP2 {1} \
   CONFIG.PSU__USE__S_AXI_GP3 {0} \
   CONFIG.PSU__USE__S_AXI_GP4 {0} \
   CONFIG.PSU__USE__S_AXI_GP5 {0} \
   CONFIG.PSU__USE__S_AXI_GP6 {0} \
   CONFIG.PSU__USE__USB3_0_HUB {0} \
   CONFIG.PSU__USE__USB3_1_HUB {0} \
   CONFIG.PSU__USE__VIDEO {0} \
   CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} \
   CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ {33.333} \
   CONFIG.QSPI_BOARD_INTERFACE {custom} \
   CONFIG.SATA_BOARD_INTERFACE {custom} \
   CONFIG.SD0_BOARD_INTERFACE {custom} \
   CONFIG.SD1_BOARD_INTERFACE {custom} \
   CONFIG.SPI0_BOARD_INTERFACE {custom} \
   CONFIG.SPI1_BOARD_INTERFACE {custom} \
   CONFIG.SUBPRESET1 {Custom} \
   CONFIG.SUBPRESET2 {Custom} \
   CONFIG.SWDT0_BOARD_INTERFACE {custom} \
   CONFIG.SWDT1_BOARD_INTERFACE {custom} \
   CONFIG.TRACE_BOARD_INTERFACE {custom} \
   CONFIG.TTC0_BOARD_INTERFACE {custom} \
   CONFIG.TTC1_BOARD_INTERFACE {custom} \
   CONFIG.TTC2_BOARD_INTERFACE {custom} \
   CONFIG.TTC3_BOARD_INTERFACE {custom} \
   CONFIG.UART0_BOARD_INTERFACE {custom} \
   CONFIG.UART1_BOARD_INTERFACE {custom} \
   CONFIG.USB0_BOARD_INTERFACE {custom} \
   CONFIG.USB1_BOARD_INTERFACE {custom} \
 ] $zynq_ultra_ps_e_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M_AXI_HPM0_LPD] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXI_HP0_FPD] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
  connect_bd_intf_net -intf_net S_AXI2_1 [get_bd_intf_pins M01_AXI] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net S_AXI3_1 [get_bd_intf_pins M02_AXI] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net S_AXI4_1 [get_bd_intf_pins M07_AXI] [get_bd_intf_pins ps7_0_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net cpu_IIC_0 [get_bd_intf_pins IIC_0] [get_bd_intf_pins zynq_ultra_ps_e_0/IIC_0]
  connect_bd_intf_net -intf_net cpu_M03_AXI [get_bd_intf_pins M03_AXI] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net cpu_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net cpu_M10_AXI [get_bd_intf_pins M10_AXI] [get_bd_intf_pins ps7_0_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net cpu_M11_AXI [get_bd_intf_pins M11_AXI] [get_bd_intf_pins ps7_0_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net cpu_M12_AXI [get_bd_intf_pins M12_AXI] [get_bd_intf_pins ps7_0_axi_periph/M12_AXI]
  connect_bd_intf_net -intf_net cpu_M13_AXI [get_bd_intf_pins M13_AXI] [get_bd_intf_pins ps7_0_axi_periph/M13_AXI]
  connect_bd_intf_net -intf_net cpu_M14_AXI [get_bd_intf_pins M14_AXI] [get_bd_intf_pins ps7_0_axi_periph/M14_AXI]
  connect_bd_intf_net -intf_net cpu_M16_AXI [get_bd_intf_pins M08_AXI] [get_bd_intf_pins ps7_0_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net cpu_M17_AXI [get_bd_intf_pins M06_AXI] [get_bd_intf_pins ps7_0_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net cpu_M18_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins ps7_0_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net cpu_MDIO_ENET0_0 [get_bd_intf_pins gem_mdio] [get_bd_intf_pins zynq_ultra_ps_e_0/MDIO_ENET0]
  connect_bd_intf_net -intf_net cpu_UART_0_0 [get_bd_intf_pins uart] [get_bd_intf_pins zynq_ultra_ps_e_0/UART_0]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net s_axi_2 [get_bd_intf_pins M09_AXI] [get_bd_intf_pins ps7_0_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins ps7_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]

  # Create port connections
  connect_bd_net -net In7_1 [get_bd_pins In7] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq1]
  connect_bd_net -net Net [get_bd_pins axi_clk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins ps7_0_axi_periph/M06_ACLK] [get_bd_pins ps7_0_axi_periph/M07_ACLK] [get_bd_pins ps7_0_axi_periph/M08_ACLK] [get_bd_pins ps7_0_axi_periph/M09_ACLK] [get_bd_pins ps7_0_axi_periph/M10_ACLK] [get_bd_pins ps7_0_axi_periph/M11_ACLK] [get_bd_pins ps7_0_axi_periph/M12_ACLK] [get_bd_pins ps7_0_axi_periph/M13_ACLK] [get_bd_pins ps7_0_axi_periph/M14_ACLK] [get_bd_pins ps7_0_axi_periph/M15_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
  connect_bd_net -net i2c_iic2intc_irpt [get_bd_pins In2] [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net i2c_iic2intc_irpt1 [get_bd_pins In3] [get_bd_pins xlconcat_0/In3]
  connect_bd_net -net i2c_iic2intc_irpt2 [get_bd_pins In4] [get_bd_pins xlconcat_0/In4]
  connect_bd_net -net ipmc_jtag_irq [get_bd_pins In0] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net ipmc_jtag_irq1 [get_bd_pins In1] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins peripheral_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins ps7_0_axi_periph/M06_ARESETN] [get_bd_pins ps7_0_axi_periph/M07_ARESETN] [get_bd_pins ps7_0_axi_periph/M08_ARESETN] [get_bd_pins ps7_0_axi_periph/M09_ARESETN] [get_bd_pins ps7_0_axi_periph/M10_ARESETN] [get_bd_pins ps7_0_axi_periph/M11_ARESETN] [get_bd_pins ps7_0_axi_periph/M12_ARESETN] [get_bd_pins ps7_0_axi_periph/M13_ARESETN] [get_bd_pins ps7_0_axi_periph/M14_ARESETN] [get_bd_pins ps7_0_axi_periph/M15_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_pins peripheral_reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
  connect_bd_net -net proc_sys_reset_1_peripheral_aresetn [get_bd_pins peripheral_aresetn1] [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN]
  connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins M03_ACLK] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins zynq_ultra_ps_e_0/pl_clk1]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins xlconcat_0/dout] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk2 [get_bd_pins pl_clk2] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk2] [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk]
  connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins pl_resetn0] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: bram_loopback
proc create_hier_cell_bram_loopback { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_bram_loopback() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir I -type clk S_AXI_ACLK
  create_bd_pin -dir I -type rst S_AXI_ARESETN

  # Create instance: axi_bram_ctrl_0, and set properties
  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
  set_property -dict [ list \
   CONFIG.ECC_TYPE {0} \
   CONFIG.SINGLE_PORT_BRAM {1} \
 ] $axi_bram_ctrl_0

  # Create instance: blk_mem_gen_0, and set properties
  set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins S_AXI_ACLK] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
  connect_bd_net -net S_AXI_ARESETN_1 [get_bd_pins S_AXI_ARESETN] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: JTAG
proc create_hier_cell_JTAG { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_JTAG() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:jtag_rtl:2.0 JTAG_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:jtag_rtl:2.0 JTAG_1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi1


  # Create pins
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_jtag_0, and set properties
  set block_name axi_jtag_v1_0
  set block_cell_name axi_jtag_0
  if { [catch {set axi_jtag_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_jtag_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_TCK_CLOCK_RATIO {20} \
 ] $axi_jtag_0

  # Create instance: axi_jtag_1, and set properties
  set block_name axi_jtag_v1_0
  set block_cell_name axi_jtag_1
  if { [catch {set axi_jtag_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_jtag_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_TCK_CLOCK_RATIO {20} \
 ] $axi_jtag_1

  # Create interface connections
  connect_bd_intf_net -intf_net axi_jtag_v1_0_0_JTAG [get_bd_intf_pins JTAG_0] [get_bd_intf_pins axi_jtag_0/JTAG]
  connect_bd_intf_net -intf_net axi_jtag_v1_0_1_JTAG [get_bd_intf_pins JTAG_1] [get_bd_intf_pins axi_jtag_1/JTAG]
  connect_bd_intf_net -intf_net cpu_M03_AXI [get_bd_intf_pins s_axi] [get_bd_intf_pins axi_jtag_0/s_axi]
  connect_bd_intf_net -intf_net cpu_M04_AXI [get_bd_intf_pins s_axi1] [get_bd_intf_pins axi_jtag_1/s_axi]

  # Create port connections
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins s_axi_aresetn] [get_bd_pins axi_jtag_0/s_axi_aresetn] [get_bd_pins axi_jtag_1/s_axi_aresetn]
  connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_jtag_0/s_axi_aclk] [get_bd_pins axi_jtag_1/s_axi_aclk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: IPMC
proc create_hier_cell_IPMC { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_IPMC() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:iic_rtl:1.0 TX_MASTER


  # Create pins
  create_bd_pin -dir I -type clk axi_clk
  create_bd_pin -dir I -from 7 -to 0 ha
  create_bd_pin -dir IO ipmc_scl_0
  create_bd_pin -dir IO ipmc_scl_1
  create_bd_pin -dir IO ipmc_sda_0
  create_bd_pin -dir IO ipmc_sda_1
  create_bd_pin -dir O -type intr irq
  create_bd_pin -dir O -type intr irq1
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_bram_ctrl_0, and set properties
  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
  set_property -dict [ list \
   CONFIG.ECC_TYPE {0} \
   CONFIG.SINGLE_PORT_BRAM {1} \
 ] $axi_bram_ctrl_0

  # Create instance: axi_bram_ctrl_1, and set properties
  set axi_bram_ctrl_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1 ]
  set_property -dict [ list \
   CONFIG.ECC_TYPE {0} \
   CONFIG.SINGLE_PORT_BRAM {1} \
 ] $axi_bram_ctrl_1

  # Create instance: axi_gpio_1, and set properties
  set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
  set_property -dict [ list \
   CONFIG.C_ALL_OUTPUTS {1} \
   CONFIG.C_GPIO_WIDTH {2} \
 ] $axi_gpio_1

  # Create instance: i2cSlave_0, and set properties
  set block_name i2cSlave
  set block_cell_name i2cSlave_0
  if { [catch {set i2cSlave_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $i2cSlave_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: i2cSlave_1, and set properties
  set block_name i2cSlave
  set block_cell_name i2cSlave_1
  if { [catch {set i2cSlave_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $i2cSlave_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: i2c_switch_dual_0, and set properties
  set block_name i2c_switch_dual
  set block_cell_name i2c_switch_dual_0
  if { [catch {set i2c_switch_dual_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $i2c_switch_dual_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI2] [get_bd_intf_pins axi_gpio_1/S_AXI]
  connect_bd_intf_net -intf_net S_AXI2_1 [get_bd_intf_pins S_AXI1] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
  connect_bd_intf_net -intf_net S_AXI4_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins i2cSlave_0/CONTROL]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA_1 [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins i2cSlave_1/CONTROL]
  connect_bd_intf_net -intf_net cpu_IIC_0 [get_bd_intf_pins TX_MASTER] [get_bd_intf_pins i2c_switch_dual_0/TX_MASTER]
  connect_bd_intf_net -intf_net ipmc_RX [get_bd_intf_pins i2cSlave_0/RX] [get_bd_intf_pins i2c_switch_dual_0/RX0_SLAVE]
  connect_bd_intf_net -intf_net ipmc_RX1 [get_bd_intf_pins i2cSlave_1/RX] [get_bd_intf_pins i2c_switch_dual_0/RX1_SLAVE]

  # Create port connections
  connect_bd_net -net In2_0_1 [get_bd_pins ha] [get_bd_pins i2cSlave_0/hardware_address] [get_bd_pins i2cSlave_1/hardware_address]
  connect_bd_net -net Net [get_bd_pins axi_clk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins i2cSlave_0/clk] [get_bd_pins i2cSlave_1/clk] [get_bd_pins i2c_switch_dual_0/clk]
  connect_bd_net -net Net1 [get_bd_pins ipmc_scl_0] [get_bd_pins i2c_switch_dual_0/scl0]
  connect_bd_net -net Net2 [get_bd_pins ipmc_sda_0] [get_bd_pins i2c_switch_dual_0/sda0]
  connect_bd_net -net Net3 [get_bd_pins ipmc_scl_1] [get_bd_pins i2c_switch_dual_0/scl1]
  connect_bd_net -net Net4 [get_bd_pins ipmc_sda_1] [get_bd_pins i2c_switch_dual_0/sda1]
  connect_bd_net -net axi_gpio_1_gpio_io_o [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins i2c_switch_dual_0/tx_en]
  connect_bd_net -net ipmc_jtag_irq [get_bd_pins irq1] [get_bd_pins i2cSlave_0/irq]
  connect_bd_net -net ipmc_jtag_irq1 [get_bd_pins irq] [get_bd_pins i2cSlave_1/irq]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins s_axi_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins i2cSlave_0/rst] [get_bd_pins i2cSlave_1/rst]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: C2C
proc create_hier_cell_C2C { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_C2C() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Monitor -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI1


  # Create pins
  create_bd_pin -dir I -type rst S_AXI_ARESETN
  create_bd_pin -dir I -type rst aurora_pma_init_in
  create_bd_pin -dir I axi_c2c_aurora_tx_tready
  create_bd_pin -dir I -type clk axi_c2c_phy_clk
  create_bd_pin -dir I -type clk axi_clk
  create_bd_pin -dir O -type rst comb_aresetn
  create_bd_pin -dir O do_cc_bot
  create_bd_pin -dir O do_cc_top
  create_bd_pin -dir I -type rst ext_resetn
  create_bd_pin -dir O link_up_bot
  create_bd_pin -dir O link_up_top
  create_bd_pin -dir I -type rst mgt_unlocked_bot
  create_bd_pin -dir I -type rst mgt_unlocked_top
  create_bd_pin -dir O o_read_fault
  create_bd_pin -dir O o_read_fault1
  create_bd_pin -dir O o_write_fault
  create_bd_pin -dir O o_write_fault1
  create_bd_pin -dir I -from 31 -to 0 rxdata_bot
  create_bd_pin -dir I -from 31 -to 0 rxdata_top
  create_bd_pin -dir I rxvalid_bot
  create_bd_pin -dir I rxvalid_top
  create_bd_pin -dir O -type rst s_aresetn
  create_bd_pin -dir O -from 31 -to 0 txdata_bot
  create_bd_pin -dir O -from 31 -to 0 txdata_top
  create_bd_pin -dir O txvalid_bot
  create_bd_pin -dir O txvalid_top

  # Create instance: axi_chip2chip_0, and set properties
  set axi_chip2chip_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_chip2chip:5.0 axi_chip2chip_0 ]
  set_property -dict [ list \
   CONFIG.C_ECC_ENABLE {false} \
   CONFIG.C_INCLUDE_AXILITE {0} \
   CONFIG.C_INTERFACE_MODE {1} \
   CONFIG.C_INTERFACE_TYPE {3} \
 ] $axi_chip2chip_0

  # Create instance: axi_chip2chip_1, and set properties
  set axi_chip2chip_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_chip2chip:5.0 axi_chip2chip_1 ]
  set_property -dict [ list \
   CONFIG.C_ECC_ENABLE {false} \
   CONFIG.C_INCLUDE_AXILITE {0} \
   CONFIG.C_INTERFACE_MODE {1} \
   CONFIG.C_INTERFACE_TYPE {3} \
 ] $axi_chip2chip_1

  # Create instance: axisafety_1, and set properties
  set block_name axisafety
  set block_cell_name axisafety_1
  if { [catch {set axisafety_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axisafety_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_S_AXI_ADDR_WIDTH {28} \
   CONFIG.C_S_AXI_ID_WIDTH {6} \
   CONFIG.OPT_SELF_RESET {1} \
   CONFIG.OPT_TIMEOUT {100000} \
 ] $axisafety_1

  # Create instance: axisafety_2, and set properties
  set block_name axisafety
  set block_cell_name axisafety_2
  if { [catch {set axisafety_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axisafety_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_S_AXI_ADDR_WIDTH {28} \
   CONFIG.C_S_AXI_ID_WIDTH {6} \
   CONFIG.OPT_SELF_RESET {1} \
   CONFIG.OPT_TIMEOUT {100000} \
 ] $axisafety_2

  # Create interface connections
  connect_bd_intf_net -intf_net axisafety_1_M_AXI [get_bd_intf_pins axi_chip2chip_0/s_axi] [get_bd_intf_pins axisafety_1/M_AXI]
  connect_bd_intf_net -intf_net [get_bd_intf_nets axisafety_1_M_AXI] [get_bd_intf_pins M_AXI] [get_bd_intf_pins axisafety_1/M_AXI]
  connect_bd_intf_net -intf_net axisafety_1_M_AXI_1 [get_bd_intf_pins axi_chip2chip_1/s_axi] [get_bd_intf_pins axisafety_2/M_AXI]
  connect_bd_intf_net -intf_net cpu_M14_AXI [get_bd_intf_pins S_AXI1] [get_bd_intf_pins axisafety_2/S_AXI]
  connect_bd_intf_net -intf_net s_axi_2 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axisafety_1/S_AXI]

  # Create port connections
  connect_bd_net -net AXIS_RX_0_tvalid_0_1 [get_bd_pins rxvalid_top] [get_bd_pins axi_chip2chip_1/axi_c2c_aurora_rx_tvalid]
  connect_bd_net -net AXIS_RX_0_tvalid_1_1 [get_bd_pins rxvalid_bot] [get_bd_pins axi_chip2chip_0/axi_c2c_aurora_rx_tvalid]
  connect_bd_net -net Net [get_bd_pins axi_clk] [get_bd_pins axi_chip2chip_0/aurora_init_clk] [get_bd_pins axi_chip2chip_0/s_aclk] [get_bd_pins axi_chip2chip_1/aurora_init_clk] [get_bd_pins axi_chip2chip_1/s_aclk] [get_bd_pins axisafety_1/M_AXI_ACLK] [get_bd_pins axisafety_1/S_AXI_ACLK] [get_bd_pins axisafety_2/M_AXI_ACLK] [get_bd_pins axisafety_2/S_AXI_ACLK]
  connect_bd_net -net aresetn_bot [get_bd_pins comb_aresetn] [get_bd_pins axi_chip2chip_0/s_aresetn] [get_bd_pins axisafety_1/comb_aresetn]
  connect_bd_net -net aresetn_top [get_bd_pins s_aresetn] [get_bd_pins axi_chip2chip_1/s_aresetn] [get_bd_pins axisafety_2/comb_aresetn]
  connect_bd_net -net aurora_mmcm_not_locked_0_1 [get_bd_pins mgt_unlocked_top] [get_bd_pins axi_chip2chip_1/aurora_mmcm_not_locked]
  connect_bd_net -net aurora_mmcm_not_locked_1_1 [get_bd_pins mgt_unlocked_bot] [get_bd_pins axi_chip2chip_0/aurora_mmcm_not_locked]
  connect_bd_net -net axi_c2c_phy_clk_0_1 [get_bd_pins axi_c2c_phy_clk] [get_bd_pins axi_chip2chip_0/axi_c2c_phy_clk] [get_bd_pins axi_chip2chip_1/axi_c2c_phy_clk]
  connect_bd_net -net axi_chip2chip_0_axi_c2c_aurora_tx_tvalid [get_bd_pins txvalid_bot] [get_bd_pins axi_chip2chip_0/axi_c2c_aurora_tx_tvalid]
  connect_bd_net -net axi_chip2chip_1_axi_c2c_aurora_tx_tvalid [get_bd_pins txvalid_top] [get_bd_pins axi_chip2chip_1/axi_c2c_aurora_tx_tvalid]
  connect_bd_net -net axisafety_1_channel_up [get_bd_pins axi_chip2chip_0/axi_c2c_aurora_channel_up] [get_bd_pins axisafety_1/channel_up]
  connect_bd_net -net axisafety_2_channel_up [get_bd_pins axi_chip2chip_1/axi_c2c_aurora_channel_up] [get_bd_pins axisafety_2/channel_up]
  connect_bd_net -net chip2chip_bot_ff_aurora_do_cc [get_bd_pins do_cc_bot] [get_bd_pins axi_chip2chip_0/aurora_do_cc]
  connect_bd_net -net chip2chip_top_ff_aurora_do_cc [get_bd_pins do_cc_top] [get_bd_pins axi_chip2chip_1/aurora_do_cc]
  connect_bd_net -net cpu_peripheral_reset [get_bd_pins aurora_pma_init_in] [get_bd_pins axi_chip2chip_0/aurora_pma_init_in] [get_bd_pins axi_chip2chip_1/aurora_pma_init_in]
  connect_bd_net -net link_stat_bot [get_bd_pins link_up_bot] [get_bd_pins axi_chip2chip_0/axi_c2c_link_status_out]
  connect_bd_net -net link_stat_top [get_bd_pins link_up_top] [get_bd_pins axi_chip2chip_1/axi_c2c_link_status_out]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins S_AXI_ARESETN] [get_bd_pins axisafety_1/S_AXI_ARESETN] [get_bd_pins axisafety_2/S_AXI_ARESETN]
  connect_bd_net -net read_fault_bot [get_bd_pins o_read_fault] [get_bd_pins axisafety_1/o_read_fault]
  connect_bd_net -net read_fault_top [get_bd_pins o_read_fault1] [get_bd_pins axisafety_2/o_read_fault]
  connect_bd_net -net reg_bank_0_channel_up_bot_17 [get_bd_pins ext_resetn] [get_bd_pins axi_chip2chip_0/axi_c2c_aurora_tx_tready] [get_bd_pins axisafety_1/ext_resetn]
  connect_bd_net -net reg_bank_0_channel_up_top_15 [get_bd_pins axi_c2c_aurora_tx_tready] [get_bd_pins axi_chip2chip_1/axi_c2c_aurora_tx_tready] [get_bd_pins axisafety_2/ext_resetn]
  connect_bd_net -net rxdata_bot [get_bd_pins rxdata_bot] [get_bd_pins axi_chip2chip_0/axi_c2c_aurora_rx_tdata]
  connect_bd_net -net rxdata_top [get_bd_pins rxdata_top] [get_bd_pins axi_chip2chip_1/axi_c2c_aurora_rx_tdata]
  connect_bd_net -net txdata_bot [get_bd_pins txdata_bot] [get_bd_pins axi_chip2chip_0/axi_c2c_aurora_tx_tdata]
  connect_bd_net -net txdata_top [get_bd_pins txdata_top] [get_bd_pins axi_chip2chip_1/axi_c2c_aurora_tx_tdata]
  connect_bd_net -net write_fault_bot [get_bd_pins o_write_fault] [get_bd_pins axisafety_1/o_write_fault]
  connect_bd_net -net write_fault_top [get_bd_pins o_write_fault1] [get_bd_pins axisafety_2/o_write_fault]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set gem_mdio [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 gem_mdio ]

  set jtag_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:jtag_rtl:2.0 jtag_0 ]

  set jtag_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:jtag_rtl:2.0 jtag_1 ]

  set scf_i2c_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 scf_i2c_0 ]

  set scf_i2c_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 scf_i2c_1 ]

  set scf_i2c_2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 scf_i2c_2 ]

  set uart [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart ]

  set xg [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 xg ]

  set xg_refclk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 xg_refclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {156250000} \
   ] $xg_refclk


  # Create ports
  set axi_c2c_phy_clk [ create_bd_port -dir I -type clk -freq_hz 93750000 axi_c2c_phy_clk ]
  set_property -dict [ list \
   CONFIG.PHASE {0} \
 ] $axi_c2c_phy_clk
  set axi_clk [ create_bd_port -dir O -type clk axi_clk ]
  set c2c_slave_reset_bot [ create_bd_port -dir O -type rst c2c_slave_reset_bot ]
  set c2c_slave_reset_top [ create_bd_port -dir O -type rst c2c_slave_reset_top ]
  set do_cc_bot [ create_bd_port -dir O do_cc_bot ]
  set do_cc_top [ create_bd_port -dir O do_cc_top ]
  set en_ipmb_zynq [ create_bd_port -dir O -from 1 -to 0 en_ipmb_zynq ]
  set gtp_reset [ create_bd_port -dir O gtp_reset ]
  set ha [ create_bd_port -dir I -from 7 -to 0 ha ]
  set hot_swap_sw [ create_bd_port -dir I -from 0 -to 0 hot_swap_sw ]
  set id [ create_bd_port -dir O -from 2 -to 0 id ]
  set ipmc_scl_0 [ create_bd_port -dir IO ipmc_scl_0 ]
  set ipmc_scl_1 [ create_bd_port -dir IO ipmc_scl_1 ]
  set ipmc_sda_0 [ create_bd_port -dir IO ipmc_sda_0 ]
  set ipmc_sda_1 [ create_bd_port -dir IO ipmc_sda_1 ]
  set link_up_bot [ create_bd_port -dir O link_up_bot ]
  set link_up_top [ create_bd_port -dir O link_up_top ]
  set los_10g [ create_bd_port -dir I -from 0 -to 0 los_10g ]
  set mgt_unlocked_bot [ create_bd_port -dir I -type rst mgt_unlocked_bot ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $mgt_unlocked_bot
  set mgt_unlocked_top [ create_bd_port -dir I -type rst mgt_unlocked_top ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $mgt_unlocked_top
  set pim_alarm [ create_bd_port -dir I -from 0 -to 0 pim_alarm ]
  set pok_change [ create_bd_port -dir I -from 2 -to 0 pok_change ]
  set pok_payload [ create_bd_port -dir I pok_payload ]
  set prbs_err [ create_bd_port -dir I -from 3 -to 0 prbs_err ]
  set prbs_sel [ create_bd_port -dir O -from 2 -to 0 prbs_sel ]
  set qbv_on_off [ create_bd_port -dir O -from 0 -to 0 qbv_on_off ]
  set ready_ipmb_zynq [ create_bd_port -dir I -from 1 -to 0 ready_ipmb_zynq ]
  set rxdata_bot [ create_bd_port -dir I -from 31 -to 0 rxdata_bot ]
  set rxdata_top [ create_bd_port -dir I -from 31 -to 0 rxdata_top ]
  set rxvalid_bot [ create_bd_port -dir I rxvalid_bot ]
  set rxvalid_top [ create_bd_port -dir I rxvalid_top ]
  set tx_polarity [ create_bd_port -dir O -from 3 -to 0 tx_polarity ]
  set txdata_bot [ create_bd_port -dir O -from 31 -to 0 txdata_bot ]
  set txdata_top [ create_bd_port -dir O -from 31 -to 0 txdata_top ]
  set txvalid_bot [ create_bd_port -dir O txvalid_bot ]
  set txvalid_top [ create_bd_port -dir O txvalid_top ]

  # Create instance: C2C
  create_hier_cell_C2C [current_bd_instance .] C2C

  # Create instance: IPMC
  create_hier_cell_IPMC [current_bd_instance .] IPMC

  # Create instance: JTAG
  create_hier_cell_JTAG [current_bd_instance .] JTAG

  # Create instance: XG_0, and set properties
  set XG_0 [ create_bd_cell -type container -reference XG XG_0 ]
  set_property -dict [ list \
   CONFIG.ACTIVE_SIM_BD {XG.bd} \
   CONFIG.ACTIVE_SYNTH_BD {XG.bd} \
   CONFIG.ENABLE_DFX {0} \
   CONFIG.LIST_SIM_BD {XG.bd} \
   CONFIG.LIST_SYNTH_BD {XG.bd} \
   CONFIG.LOCK_PROPAGATE {0} \
 ] $XG_0

  # Create instance: bram_loopback
  create_hier_cell_bram_loopback [current_bd_instance .] bram_loopback

  # Create instance: cpu
  create_hier_cell_cpu [current_bd_instance .] cpu

  # Create instance: dbg
  create_hier_cell_dbg [current_bd_instance .] dbg

  # Create instance: i2c
  create_hier_cell_i2c [current_bd_instance .] i2c

  # Create instance: ila_0, and set properties
  set ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0 ]
  set_property -dict [ list \
   CONFIG.C_DATA_DEPTH {1024} \
   CONFIG.C_ENABLE_ILA_AXI_MON {false} \
   CONFIG.C_INPUT_PIPE_STAGES {6} \
   CONFIG.C_MONITOR_TYPE {Native} \
   CONFIG.C_NUM_OF_PROBES {12} \
   CONFIG.C_PROBE0_WIDTH {32} \
   CONFIG.C_PROBE10_WIDTH {32} \
   CONFIG.C_PROBE11_WIDTH {32} \
   CONFIG.C_PROBE1_WIDTH {32} \
 ] $ila_0

  # Create instance: registers
  create_hier_cell_registers [current_bd_instance .] registers

  # Create instance: system_ila_0, and set properties
  set system_ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0 ]
  set_property -dict [ list \
   CONFIG.C_BRAM_CNT {0.0} \
   CONFIG.C_DATA_DEPTH {2048} \
   CONFIG.C_MON_TYPE {MIX} \
   CONFIG.C_NUM_MONITOR_SLOTS {2} \
   CONFIG.C_NUM_OF_PROBES {2} \
 ] $system_ila_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins XG_0/S00_AXI] [get_bd_intf_pins cpu/M_AXI_HPM0_LPD]
  connect_bd_intf_net -intf_net S_AXI2_1 [get_bd_intf_pins IPMC/S_AXI1] [get_bd_intf_pins cpu/M01_AXI]
  connect_bd_intf_net -intf_net S_AXI4_1 [get_bd_intf_pins IPMC/S_AXI] [get_bd_intf_pins cpu/M07_AXI]
  connect_bd_intf_net -intf_net XG_0_M00_AXI [get_bd_intf_pins XG_0/M00_AXI] [get_bd_intf_pins cpu/S_AXI_HP0_FPD]
  connect_bd_intf_net -intf_net XG_0_gt_serial_port_0 [get_bd_intf_ports xg] [get_bd_intf_pins XG_0/gt_serial_port_0]
  connect_bd_intf_net -intf_net axi_iic_0_IIC [get_bd_intf_ports scf_i2c_0] [get_bd_intf_pins i2c/iic_rtl_0]
  connect_bd_intf_net -intf_net axi_iic_1_IIC [get_bd_intf_ports scf_i2c_1] [get_bd_intf_pins i2c/iic_rtl_1]
  connect_bd_intf_net -intf_net axi_iic_2_IIC [get_bd_intf_ports scf_i2c_2] [get_bd_intf_pins i2c/iic_rtl_2]
  connect_bd_intf_net -intf_net axi_jtag_v1_0_0_JTAG [get_bd_intf_ports jtag_0] [get_bd_intf_pins JTAG/JTAG_0]
  connect_bd_intf_net -intf_net axi_jtag_v1_0_1_JTAG [get_bd_intf_ports jtag_1] [get_bd_intf_pins JTAG/JTAG_1]
connect_bd_intf_net -intf_net axisafety_1_M_AXI [get_bd_intf_pins C2C/M_AXI] [get_bd_intf_pins system_ila_0/SLOT_1_AXI]
  connect_bd_intf_net -intf_net cpu_IIC_0 [get_bd_intf_pins IPMC/TX_MASTER] [get_bd_intf_pins cpu/IIC_0]
  connect_bd_intf_net -intf_net cpu_M02_AXI [get_bd_intf_pins IPMC/S_AXI2] [get_bd_intf_pins cpu/M02_AXI]
  connect_bd_intf_net -intf_net cpu_M03_AXI [get_bd_intf_pins JTAG/s_axi] [get_bd_intf_pins cpu/M03_AXI]
  connect_bd_intf_net -intf_net cpu_M04_AXI [get_bd_intf_pins JTAG/s_axi1] [get_bd_intf_pins cpu/M04_AXI]
  connect_bd_intf_net -intf_net cpu_M10_AXI [get_bd_intf_pins cpu/M10_AXI] [get_bd_intf_pins i2c/S_AXI2]
  connect_bd_intf_net -intf_net cpu_M11_AXI [get_bd_intf_pins cpu/M11_AXI] [get_bd_intf_pins i2c/S_AXI]
  connect_bd_intf_net -intf_net cpu_M12_AXI [get_bd_intf_pins cpu/M12_AXI] [get_bd_intf_pins i2c/S_AXI1]
  connect_bd_intf_net -intf_net cpu_M13_AXI [get_bd_intf_pins cpu/M13_AXI] [get_bd_intf_pins registers/S_AXI]
  connect_bd_intf_net -intf_net cpu_M14_AXI [get_bd_intf_pins C2C/S_AXI1] [get_bd_intf_pins cpu/M14_AXI]
  connect_bd_intf_net -intf_net cpu_M18_AXI [get_bd_intf_pins bram_loopback/S_AXI] [get_bd_intf_pins cpu/M05_AXI]
  connect_bd_intf_net -intf_net cpu_MDIO_ENET0_0 [get_bd_intf_ports gem_mdio] [get_bd_intf_pins cpu/gem_mdio]
  connect_bd_intf_net -intf_net cpu_UART_0_0 [get_bd_intf_ports uart] [get_bd_intf_pins cpu/uart]
  connect_bd_intf_net -intf_net gt_ref_clk_0_1 [get_bd_intf_ports xg_refclk] [get_bd_intf_pins XG_0/gt_ref_clk]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins cpu/M00_AXI] [get_bd_intf_pins dbg/S_AXI]
  connect_bd_intf_net -intf_net s_axi_2 [get_bd_intf_pins C2C/S_AXI] [get_bd_intf_pins cpu/M09_AXI]
connect_bd_intf_net -intf_net [get_bd_intf_nets s_axi_2] [get_bd_intf_pins cpu/M09_AXI] [get_bd_intf_pins system_ila_0/SLOT_0_AXI]

  # Create port connections
  connect_bd_net -net AXIS_RX_0_tvalid_0_1 [get_bd_ports rxvalid_top] [get_bd_pins C2C/rxvalid_top]
  connect_bd_net -net AXIS_RX_0_tvalid_1_1 [get_bd_ports rxvalid_bot] [get_bd_pins C2C/rxvalid_bot]
  connect_bd_net -net In1_0_1 [get_bd_ports los_10g] [get_bd_pins registers/los_10g]
  connect_bd_net -net In2_0_1 [get_bd_ports ha] [get_bd_pins IPMC/ha] [get_bd_pins registers/ha]
  connect_bd_net -net In3_0_1 [get_bd_ports pim_alarm] [get_bd_pins registers/pim_alarm]
  connect_bd_net -net In8_0_1 [get_bd_ports hot_swap_sw] [get_bd_pins registers/hot_swap_sw]
  connect_bd_net -net Net [get_bd_ports axi_clk] [get_bd_pins C2C/axi_clk] [get_bd_pins IPMC/axi_clk] [get_bd_pins bram_loopback/S_AXI_ACLK] [get_bd_pins cpu/axi_clk] [get_bd_pins dbg/clk] [get_bd_pins i2c/s_axi_aclk] [get_bd_pins registers/axi_clk] [get_bd_pins system_ila_0/clk]
  connect_bd_net -net Net1 [get_bd_ports ipmc_scl_0] [get_bd_pins IPMC/ipmc_scl_0]
  connect_bd_net -net Net2 [get_bd_ports ipmc_sda_0] [get_bd_pins IPMC/ipmc_sda_0]
  connect_bd_net -net Net3 [get_bd_ports ipmc_scl_1] [get_bd_pins IPMC/ipmc_scl_1]
  connect_bd_net -net Net4 [get_bd_ports ipmc_sda_1] [get_bd_pins IPMC/ipmc_sda_1]
  connect_bd_net -net Op1_1 [get_bd_pins XG_0/Op1] [get_bd_pins cpu/pl_resetn0]
  connect_bd_net -net XG_0_dout [get_bd_pins XG_0/dout] [get_bd_pins cpu/In7]
  connect_bd_net -net aresetn_bot [get_bd_pins C2C/comb_aresetn] [get_bd_pins ila_0/probe9] [get_bd_pins system_ila_0/probe1]
  connect_bd_net -net aresetn_top [get_bd_pins C2C/s_aresetn] [get_bd_pins ila_0/probe8] [get_bd_pins system_ila_0/probe0]
  connect_bd_net -net aurora_mmcm_not_locked_0_1 [get_bd_ports mgt_unlocked_top] [get_bd_pins C2C/mgt_unlocked_top]
  connect_bd_net -net aurora_mmcm_not_locked_1_1 [get_bd_ports mgt_unlocked_bot] [get_bd_pins C2C/mgt_unlocked_bot]
  connect_bd_net -net axi_c2c_phy_clk_0_1 [get_bd_ports axi_c2c_phy_clk] [get_bd_pins C2C/axi_c2c_phy_clk] [get_bd_pins ila_0/clk] [get_bd_pins registers/axi_c2c_phy_clk]
  connect_bd_net -net axi_chip2chip_0_axi_c2c_aurora_tx_tvalid [get_bd_ports txvalid_bot] [get_bd_pins C2C/txvalid_bot]
  connect_bd_net -net axi_chip2chip_1_axi_c2c_aurora_tx_tvalid [get_bd_ports txvalid_top] [get_bd_pins C2C/txvalid_top]
  connect_bd_net -net chip2chip_bot_ff_aurora_do_cc [get_bd_ports do_cc_bot] [get_bd_pins C2C/do_cc_bot]
  connect_bd_net -net chip2chip_top_ff_aurora_do_cc [get_bd_ports do_cc_top] [get_bd_pins C2C/do_cc_top]
  connect_bd_net -net cpu_peripheral_reset [get_bd_pins C2C/aurora_pma_init_in] [get_bd_pins registers/aurora_pma_init_9]
  connect_bd_net -net i2c_iic2intc_irpt [get_bd_pins cpu/In2] [get_bd_pins i2c/iic2intc_irpt]
  connect_bd_net -net i2c_iic2intc_irpt1 [get_bd_pins cpu/In3] [get_bd_pins i2c/iic2intc_irpt1]
  connect_bd_net -net i2c_iic2intc_irpt2 [get_bd_pins cpu/In4] [get_bd_pins i2c/iic2intc_irpt2]
  connect_bd_net -net ipmb_rdy [get_bd_ports ready_ipmb_zynq] [get_bd_pins registers/ready_ipmb_zynq]
  connect_bd_net -net ipmc_jtag_irq [get_bd_pins IPMC/irq1] [get_bd_pins cpu/In0]
  connect_bd_net -net ipmc_jtag_irq1 [get_bd_pins IPMC/irq] [get_bd_pins cpu/In1]
  connect_bd_net -net link_stat_bot [get_bd_ports link_up_bot] [get_bd_pins C2C/link_up_bot] [get_bd_pins ila_0/probe3] [get_bd_pins registers/link_up_bot]
  connect_bd_net -net link_stat_top [get_bd_ports link_up_top] [get_bd_pins C2C/link_up_top] [get_bd_pins ila_0/probe2] [get_bd_pins registers/link_up_top]
  connect_bd_net -net pok_alarm_0_payload_on_out [get_bd_ports qbv_on_off] [get_bd_pins registers/qbv_on_off]
  connect_bd_net -net pok_change_0_1 [get_bd_ports pok_change] [get_bd_pins registers/pok_change]
  connect_bd_net -net pok_payload_28_0_1 [get_bd_ports pok_payload] [get_bd_pins registers/pok_payload]
  connect_bd_net -net prbs_sel [get_bd_ports prbs_sel] [get_bd_pins registers/prbs_sel]
  connect_bd_net -net probe0_0_1 [get_bd_ports prbs_err] [get_bd_pins registers/prbs_err]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins C2C/S_AXI_ARESETN] [get_bd_pins IPMC/s_axi_aresetn] [get_bd_pins bram_loopback/S_AXI_ARESETN] [get_bd_pins cpu/peripheral_aresetn] [get_bd_pins dbg/s_axi_aresetn] [get_bd_pins i2c/s_axi_aresetn] [get_bd_pins registers/s_axi_aresetn] [get_bd_pins system_ila_0/resetn]
  connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins JTAG/s_axi_aclk] [get_bd_pins cpu/M03_ACLK]
  connect_bd_net -net read_fault_bot [get_bd_pins C2C/o_read_fault] [get_bd_pins ila_0/probe6]
  connect_bd_net -net read_fault_top [get_bd_pins C2C/o_read_fault1] [get_bd_pins ila_0/probe4]
  connect_bd_net -net reg_bank_0_c2c_slave_reset [get_bd_ports c2c_slave_reset_top] [get_bd_pins registers/c2c_slave_reset_top]
  connect_bd_net -net reg_bank_0_c2c_slave_reset_bot_18 [get_bd_ports c2c_slave_reset_bot] [get_bd_pins registers/c2c_slave_reset_bot]
  connect_bd_net -net reg_bank_0_channel_up_bot_17 [get_bd_pins C2C/ext_resetn] [get_bd_pins registers/channel_up_bot_15]
  connect_bd_net -net reg_bank_0_channel_up_top_15 [get_bd_pins C2C/axi_c2c_aurora_tx_tready] [get_bd_pins registers/channel_up_top_13]
  connect_bd_net -net reg_bank_Dout2 [get_bd_ports tx_polarity] [get_bd_pins registers/tx_polarity]
  connect_bd_net -net reg_bank_en_ipmb_zynq [get_bd_ports en_ipmb_zynq] [get_bd_pins registers/en_ipmb_zynq]
  connect_bd_net -net reg_bank_gtp_reset_14_0 [get_bd_ports gtp_reset] [get_bd_pins registers/gtp_reset]
  connect_bd_net -net rxdata_bot [get_bd_ports rxdata_bot] [get_bd_pins C2C/rxdata_bot] [get_bd_pins ila_0/probe1]
  connect_bd_net -net rxdata_top [get_bd_ports rxdata_top] [get_bd_pins C2C/rxdata_top] [get_bd_pins ila_0/probe0]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins JTAG/s_axi_aresetn] [get_bd_pins cpu/peripheral_aresetn1]
  connect_bd_net -net s_axi_lite_aclk_1 [get_bd_pins XG_0/s_axi_lite_aclk] [get_bd_pins cpu/pl_clk2]
  connect_bd_net -net txdata_bot [get_bd_ports txdata_bot] [get_bd_pins C2C/txdata_bot] [get_bd_pins ila_0/probe11]
  connect_bd_net -net txdata_top [get_bd_ports txdata_top] [get_bd_pins C2C/txdata_top] [get_bd_pins ila_0/probe10]
  connect_bd_net -net write_fault_bot [get_bd_pins C2C/o_write_fault] [get_bd_pins ila_0/probe7]
  connect_bd_net -net write_fault_top [get_bd_pins C2C/o_write_fault1] [get_bd_pins ila_0/probe5]
  connect_bd_net -net xlslice_0_Dout [get_bd_ports id] [get_bd_pins registers/id]

  # Create address segments
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_SG] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_MM2S] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_S2MM] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] -force
  assign_bd_address -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_SG] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM] -force
  assign_bd_address -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_MM2S] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM] -force
  assign_bd_address -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_S2MM] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_SG] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_MM2S] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces XG_0/axi_dma_0/Data_S2MM] [get_bd_addr_segs cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI] -force
  assign_bd_address -offset 0x00000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces C2C/axisafety_1/M_AXI] [get_bd_addr_segs C2C/axi_chip2chip_0/s_axi/Mem0] -force
  assign_bd_address -offset 0x00000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces C2C/axisafety_2/M_AXI] [get_bd_addr_segs C2C/axi_chip2chip_1/s_axi/Mem0] -force
  assign_bd_address -offset 0x000443C20000 -range 0x00002000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs bram_loopback/axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x000440000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs IPMC/axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x000442000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs IPMC/axi_bram_ctrl_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0x80000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs XG_0/axi_dma_0/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x000441220000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs registers/axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x000441200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs IPMC/axi_gpio_1/S_AXI/Reg] -force
  assign_bd_address -offset 0x000441610000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs i2c/axi_iic_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x000441620000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs i2c/axi_iic_1/S_AXI/Reg] -force
  assign_bd_address -offset 0x000441630000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs i2c/axi_iic_2/S_AXI/Reg] -force
  assign_bd_address -offset 0x000443C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs JTAG/axi_jtag_0/s_axi/reg0] -force
  assign_bd_address -offset 0x000443C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs JTAG/axi_jtag_1/s_axi/reg0] -force
  assign_bd_address -offset 0x000460000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs C2C/axisafety_1/S_AXI/reg0] -force
  assign_bd_address -offset 0x000450000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs C2C/axisafety_2/S_AXI/reg0] -force
  assign_bd_address -offset 0xA0010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs dbg/debug_bridge_0/S_AXI/Reg0] -force
  assign_bd_address -offset 0x80010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces cpu/zynq_ultra_ps_e_0/Data] [get_bd_addr_segs XG_0/xxv_ethernet_0/s_axi_0/Reg] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Color Coded_ExpandedHierarchyInLayout":"/cpu",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port mdio_phy -pg 1 -lvl 6 -x 3890 -y 20 -defaultsOSRD
preplace port rgmii -pg 1 -lvl 6 -x 3890 -y 80 -defaultsOSRD
preplace port scf_i2c_0 -pg 1 -lvl 6 -x 3890 -y 1100 -defaultsOSRD
preplace port scf_i2c_1 -pg 1 -lvl 6 -x 3890 -y 1040 -defaultsOSRD
preplace port scf_i2c_2 -pg 1 -lvl 6 -x 3890 -y 1070 -defaultsOSRD
preplace port i2c_10g -pg 1 -lvl 6 -x 3890 -y 1130 -defaultsOSRD
preplace port local_i2c -pg 1 -lvl 6 -x 3890 -y 1160 -defaultsOSRD
preplace port gem_mdio -pg 1 -lvl 6 -x 3890 -y 900 -defaultsOSRD
preplace port uart -pg 1 -lvl 6 -x 3890 -y 1390 -defaultsOSRD
preplace port port-id_scf_tdi_1 -pg 1 -lvl 6 -x 3890 -y 3070 -defaultsOSRD
preplace port port-id_scf_tms_1 -pg 1 -lvl 6 -x 3890 -y 3040 -defaultsOSRD
preplace port port-id_scf_tck_1 -pg 1 -lvl 6 -x 3890 -y 3010 -defaultsOSRD
preplace port port-id_scf_tdo_0 -pg 1 -lvl 0 -x -20 -y 2910 -defaultsOSRD
preplace port port-id_scf_tdi_0 -pg 1 -lvl 6 -x 3890 -y 2910 -defaultsOSRD
preplace port port-id_scf_tms_0 -pg 1 -lvl 6 -x 3890 -y 2880 -defaultsOSRD
preplace port port-id_scf_tck_0 -pg 1 -lvl 6 -x 3890 -y 2850 -defaultsOSRD
preplace port port-id_scf_tdo_1 -pg 1 -lvl 0 -x -20 -y 3070 -defaultsOSRD
preplace port port-id_ipmc_sda_0 -pg 1 -lvl 6 -x 3890 -y 780 -defaultsOSRD
preplace port port-id_ipmc_scl_0 -pg 1 -lvl 6 -x 3890 -y 750 -defaultsOSRD
preplace port port-id_ipmc_scl_1 -pg 1 -lvl 6 -x 3890 -y 810 -defaultsOSRD
preplace port port-id_ipmc_sda_1 -pg 1 -lvl 6 -x 3890 -y 840 -defaultsOSRD
preplace port port-id_axi_c2c_phy_clk -pg 1 -lvl 0 -x -20 -y 2310 -defaultsOSRD
preplace port port-id_mgt_unlocked_top -pg 1 -lvl 0 -x -20 -y 2750 -defaultsOSRD
preplace port port-id_mgt_unlocked_bot -pg 1 -lvl 0 -x -20 -y 2390 -defaultsOSRD
preplace port port-id_rxvalid_top -pg 1 -lvl 0 -x -20 -y 2590 -defaultsOSRD
preplace port port-id_rxvalid_bot -pg 1 -lvl 0 -x -20 -y 2230 -defaultsOSRD
preplace port port-id_axi_clk -pg 1 -lvl 6 -x 3890 -y 2470 -defaultsOSRD
preplace port port-id_txvalid_top -pg 1 -lvl 6 -x 3890 -y 2590 -defaultsOSRD
preplace port port-id_txvalid_bot -pg 1 -lvl 6 -x 3890 -y 2240 -defaultsOSRD
preplace port port-id_gtp_reset -pg 1 -lvl 6 -x 3890 -y 1580 -defaultsOSRD
preplace port port-id_do_cc_bot -pg 1 -lvl 6 -x 3890 -y 2270 -defaultsOSRD
preplace port port-id_do_cc_top -pg 1 -lvl 6 -x 3890 -y 2630 -defaultsOSRD
preplace port port-id_link_up_top -pg 1 -lvl 6 -x 3890 -y 2660 -defaultsOSRD
preplace port port-id_link_up_bot -pg 1 -lvl 6 -x 3890 -y 2300 -defaultsOSRD
preplace port port-id_c2c_slave_reset_top -pg 1 -lvl 6 -x 3890 -y 1620 -defaultsOSRD
preplace port port-id_c2c_slave_reset_bot -pg 1 -lvl 6 -x 3890 -y 1660 -defaultsOSRD
preplace port port-id_pok_payload -pg 1 -lvl 0 -x -20 -y 1740 -defaultsOSRD
preplace portBus phy_rst -pg 1 -lvl 6 -x 3890 -y 50 -defaultsOSRD
preplace portBus en_ipmb_zynq -pg 1 -lvl 6 -x 3890 -y 1450 -defaultsOSRD
preplace portBus id -pg 1 -lvl 6 -x 3890 -y 1480 -defaultsOSRD
preplace portBus ready_ipmb_zynq -pg 1 -lvl 0 -x -20 -y 1590 -defaultsOSRD
preplace portBus los_10g -pg 1 -lvl 0 -x -20 -y 1620 -defaultsOSRD
preplace portBus ha -pg 1 -lvl 0 -x -20 -y 1560 -defaultsOSRD
preplace portBus pim_alarm -pg 1 -lvl 0 -x -20 -y 1650 -defaultsOSRD
preplace portBus qbv_on_off -pg 1 -lvl 6 -x 3890 -y 1820 -defaultsOSRD
preplace portBus hot_swap_sw -pg 1 -lvl 0 -x -20 -y 1710 -defaultsOSRD
preplace portBus prbs_sel -pg 1 -lvl 6 -x 3890 -y 1520 -defaultsOSRD
preplace portBus prbs_err -pg 1 -lvl 0 -x -20 -y 1770 -defaultsOSRD
preplace portBus tx_polarity -pg 1 -lvl 6 -x 3890 -y 1550 -defaultsOSRD
preplace portBus rxdata_top -pg 1 -lvl 0 -x -20 -y 2460 -defaultsOSRD
preplace portBus rxdata_bot -pg 1 -lvl 0 -x -20 -y 2190 -defaultsOSRD
preplace portBus txdata_top -pg 1 -lvl 6 -x 3890 -y 2500 -defaultsOSRD
preplace portBus txdata_bot -pg 1 -lvl 6 -x 3890 -y 2210 -defaultsOSRD
preplace portBus pok_change -pg 1 -lvl 0 -x -20 -y 1680 -defaultsOSRD
preplace inst cpu -pg 1 -lvl 1 -x 250 -y 610 -defaultsOSRD
preplace inst dbg -pg 1 -lvl 2 -x 1870 -y 80 -defaultsOSRD
preplace inst i2c -pg 1 -lvl 4 -x 2950 -y 1150 -defaultsOSRD
preplace inst bram_loopback -pg 1 -lvl 2 -x 1870 -y 490 -defaultsOSRD
preplace inst axi_jtag_1 -pg 1 -lvl 4 -x 2950 -y 3040 -defaultsOSRD
preplace inst axi_jtag_0 -pg 1 -lvl 4 -x 2950 -y 2880 -defaultsOSRD
preplace inst i2c_switch_dual_0 -pg 1 -lvl 4 -x 2950 -y 790 -defaultsOSRD
preplace inst i2cSlave_0 -pg 1 -lvl 3 -x 2350 -y 1000 -defaultsOSRD
preplace inst i2cSlave_1 -pg 1 -lvl 3 -x 2350 -y 810 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x 1870 -y 350 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 2 -x 1870 -y 620 -defaultsOSRD
preplace inst axi_chip2chip_1 -pg 1 -lvl 4 -x 2950 -y 2640 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 4 -x 2950 -y 2280 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 2 -x 1870 -y 210 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -x 1870 -y 1080 -defaultsOSRD
preplace inst axisafety_2 -pg 1 -lvl 3 -x 2350 -y 1840 -defaultsOSRD
preplace inst axisafety_1 -pg 1 -lvl 3 -x 2350 -y 2070 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 3570 -y 2040 -defaultsOSRD
preplace inst pok_alarm_0 -pg 1 -lvl 4 -x 2950 -y 1640 -defaultsOSRD
preplace inst reg_bank_0 -pg 1 -lvl 5 -x 3570 -y 1590 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 2950 -y 1980 -defaultsOSRD
preplace inst cpu|proc_sys_reset_0 -pg 1 -lvl 2 -x 710 -y 1150 -defaultsOSRD
preplace inst cpu|ps7_0_axi_periph -pg 1 -lvl 3 -x 1230 -y 850 -defaultsOSRD
preplace inst cpu|xlconcat_0 -pg 1 -lvl 1 -x 280 -y 1410 -defaultsOSRD
preplace inst cpu|zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 710 -y 1390 -defaultsOSRD
preplace netloc AXIS_RX_0_tvalid_0_1 1 0 4 NJ 2590 NJ 2590 NJ 2590 NJ
preplace netloc AXIS_RX_0_tvalid_1_1 1 0 4 NJ 2230 NJ 2230 NJ 2230 NJ
preplace netloc In1_0_1 1 0 5 50J 1550 1720J 1530 NJ 1530 NJ 1530 NJ
preplace netloc In2_0_1 1 0 5 0J 300 1670J 780 2110 1100 2600J 1000 3320J
preplace netloc In3_0_1 1 0 5 10J 310 1630J 1540 NJ 1540 NJ 1540 3220J
preplace netloc In8_0_1 1 0 5 40J 1680 NJ 1680 NJ 1680 2580J 1740 3250J
preplace netloc Net 1 1 5 1660 800 2090 1150 2650 2470 NJ 2470 NJ
preplace netloc Net1 1 4 2 3340J 750 NJ
preplace netloc Net2 1 4 2 NJ 780 NJ
preplace netloc Net3 1 4 2 NJ 800 3840J
preplace netloc Net4 1 4 2 NJ 820 3840J
preplace netloc TDO_0_0_1 1 0 4 NJ 2910 NJ 2910 NJ 2910 NJ
preplace netloc TDO_1_0_1 1 0 4 NJ 3070 NJ 3070 NJ 3070 NJ
preplace netloc aresetn_bot 1 3 2 2710 2110 3180J
preplace netloc aresetn_top 1 3 2 2690 1860 3180J
preplace netloc aurora_mmcm_not_locked_0_1 1 0 4 NJ 2750 NJ 2750 NJ 2750 NJ
preplace netloc aurora_mmcm_not_locked_1_1 1 0 4 NJ 2390 NJ 2390 NJ 2390 NJ
preplace netloc axi_c2c_phy_clk_0_1 1 0 5 NJ 2310 NJ 2310 NJ 2310 2680 1840 3330
preplace netloc axi_chip2chip_0_axi_c2c_aurora_tx_tvalid 1 4 2 NJ 2230 3860J
preplace netloc axi_chip2chip_1_axi_c2c_aurora_tx_tvalid 1 4 2 NJ 2590 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 2 3 2040 1120 2590J 990 3340J
preplace netloc axi_jtag_2_TCK 1 4 2 3260J 3010 NJ
preplace netloc axi_jtag_2_TDI 1 4 2 NJ 3060 3830J
preplace netloc axi_jtag_2_TMS 1 4 2 NJ 3040 NJ
preplace netloc axi_jtag_3_TCK 1 4 2 3240J 2850 NJ
preplace netloc axi_jtag_3_TDI 1 4 2 NJ 2900 3830J
preplace netloc axi_jtag_3_TMS 1 4 2 NJ 2880 NJ
preplace netloc axisafety_1_channel_up 1 3 1 2540 2120n
preplace netloc axisafety_2_channel_up 1 3 1 2530 1890n
preplace netloc chip2chip_bot_ff_aurora_do_cc 1 4 2 NJ 2270 NJ
preplace netloc chip2chip_top_ff_aurora_do_cc 1 4 2 NJ 2630 NJ
preplace netloc cpu_peripheral_reset 1 3 3 2720 2450 NJ 2450 3850
preplace netloc i2c_iic2intc_irpt 1 0 5 70 340 1640J 760 2050J 640 NJ 640 3280
preplace netloc i2c_iic2intc_irpt1 1 0 5 80 350 1610J 730 2030J 650 NJ 650 3230
preplace netloc i2c_iic2intc_irpt2 1 0 5 40 280 1730J 710 2010J 660 NJ 660 3220
preplace netloc i2c_iic2intc_irpt3 1 0 5 20 270 1720J 740 2070J 670 NJ 670 3210
preplace netloc i2c_iic2intc_irpt4 1 0 5 30 290 1700J 750 2110J 680 NJ 680 3180
preplace netloc ipmb_rdy 1 0 5 NJ 1590 1680J 1510 NJ 1510 NJ 1510 NJ
preplace netloc ipmc_gpio_io_o 1 2 2 2170 630 2730J
preplace netloc ipmc_jtag_irq 1 0 4 50 320 1710J 700 NJ 700 2530
preplace netloc ipmc_jtag_irq1 1 0 4 60 330 1590J 720 2090J 690 2540
preplace netloc link_stat_bot 1 4 2 3270 2300 NJ
preplace netloc link_stat_top 1 4 2 3310 2660 NJ
preplace netloc pok_alarm_0_payload_off_alarm 1 4 1 3240 1630n
preplace netloc pok_alarm_0_payload_on_out 1 4 2 3230J 1820 NJ
preplace netloc pok_change_0_1 1 0 5 10J 1690 NJ 1690 NJ 1690 2700 1760 3300
preplace netloc pok_payload_28_0_1 1 0 5 80J 1710 NJ 1710 NJ 1710 2680J 1770 3290J
preplace netloc prbs_sel 1 5 1 NJ 1520
preplace netloc probe0_0_1 1 0 5 70J 1700 NJ 1700 NJ 1700 2690J 1750 3260J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 3 1680 820 2080 1210 2620
preplace netloc processing_system7_0_FCLK_CLK1 1 1 3 NJ 1430 NJ 1430 2550
preplace netloc read_fault_bot 1 3 2 2660 1850 3190J
preplace netloc read_fault_top 1 3 2 2640J 1820 3220
preplace netloc reg_bank_0_c2c_slave_reset 1 5 1 NJ 1620
preplace netloc reg_bank_0_c2c_slave_reset_bot_18 1 5 1 NJ 1660
preplace netloc reg_bank_0_channel_up_bot_17 1 2 4 2160 1730 2630J 1780 3280 1830 3830
preplace netloc reg_bank_0_channel_up_top_15 1 2 4 2140 1720 2640J 1790 3320 1790 3820
preplace netloc reg_bank_0_payload_on_5 1 3 3 2700 1380 NJ 1380 3800
preplace netloc reg_bank_0_pok_change_enable_25_23 1 3 3 2730 1810 NJ 1810 3800
preplace netloc reg_bank_0_pok_change_polarity_22_20 1 3 3 2720 1800 NJ 1800 3810
preplace netloc reg_bank_0_reg_ro 1 2 4 2020 1140 2580J 980 NJ 980 3840
preplace netloc reg_bank_Dout2 1 5 1 3860J 1550n
preplace netloc reg_bank_en_ipmb_zynq 1 5 1 3860J 1450n
preplace netloc reg_bank_gtp_reset_14_0 1 5 1 NJ 1580
preplace netloc rxdata_bot 1 0 5 NJ 2190 NJ 2190 NJ 2190 2730 2100 3170J
preplace netloc rxdata_top 1 0 5 NJ 2460 NJ 2460 NJ 2460 2700 1870 3200J
preplace netloc txdata_bot 1 4 2 3340 2220 3860J
preplace netloc txdata_top 1 4 2 3330 2500 NJ
preplace netloc write_fault_bot 1 3 2 2590 2090 3340J
preplace netloc write_fault_top 1 3 2 NJ 1830 3210
preplace netloc xlslice_0_Dout 1 5 1 NJ 1480
preplace netloc S_AXI2_1 1 1 1 1620 330n
preplace netloc S_AXI3_1 1 1 1 1600 190n
preplace netloc S_AXI4_1 1 1 1 1650 600n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 1 2150 350n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA_1 1 2 1 2160 620n
preplace netloc axi_iic_0_IIC 1 4 2 NJ 1100 NJ
preplace netloc axi_iic_1_IIC 1 4 2 3310J 1040 NJ
preplace netloc axi_iic_2_IIC 1 4 2 3310J 1070 NJ
preplace netloc axisafety_1_M_AXI 1 3 1 2720 1950n
preplace netloc axisafety_1_M_AXI_1 1 3 1 2560 1790n
preplace netloc cpu_IIC_0 1 1 3 NJ 1330 2130J 710 2650
preplace netloc cpu_M03_AXI 1 1 3 NJ 770 2140J 720 2610
preplace netloc cpu_M04_AXI 1 1 3 NJ 790 2120J 910 2570
preplace netloc cpu_M10_AXI 1 1 3 NJ 910 2070J 1130 N
preplace netloc cpu_M11_AXI 1 1 3 NJ 930 2100J 1090 N
preplace netloc cpu_M12_AXI 1 1 3 NJ 950 2060J 1110 N
preplace netloc cpu_M13_AXI 1 1 1 1610 970n
preplace netloc cpu_M14_AXI 1 1 2 1700J 980 2030
preplace netloc cpu_M16_AXI 1 1 3 1590J 1170 NJ 1170 2720
preplace netloc cpu_M17_AXI 1 1 3 1710J 970 2050J 1160 2730
preplace netloc cpu_M18_AXI 1 1 1 1690 470n
preplace netloc i2c_iic_rtl_3 1 4 2 NJ 1120 3860J
preplace netloc i2c_iic_rtl_4 1 4 2 NJ 1140 3860J
preplace netloc ipmc_RX 1 3 1 2550 770n
preplace netloc ipmc_RX1 1 3 1 N 790
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 1580 60n
preplace netloc s_axi_2 1 1 3 1730J 990 2010 1950 2670
preplace netloc cpu_MDIO_ENET0_0 1 1 5 1720J 900 NJ 900 NJ 900 NJ 900 NJ
preplace netloc cpu_UART_0_0 1 1 5 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ
preplace netloc cpu|In10_1 1 0 1 N 1450
preplace netloc cpu|In11_1 1 0 1 N 1470
preplace netloc cpu|In7_1 1 0 1 N 1390
preplace netloc cpu|In8_1 1 0 1 N 1410
preplace netloc cpu|In9_1 1 0 1 N 1430
preplace netloc cpu|Net 1 1 3 370 1040 1060 1410 NJ
preplace netloc cpu|ipmc_jtag_irq 1 0 1 N 1350
preplace netloc cpu|ipmc_jtag_irq1 1 0 1 N 1370
preplace netloc cpu|proc_sys_reset_0_peripheral_aresetn 1 2 2 1080 1450 NJ
preplace netloc cpu|processing_system7_0_FCLK_CLK1 1 2 2 1090 1430 NJ
preplace netloc cpu|xlconcat_0_dout 1 1 1 N 1410
preplace netloc cpu|zynq_ultra_ps_e_0_pl_resetn0 1 1 2 380 1050 1040
preplace netloc cpu|Conn1 1 3 1 N 910
preplace netloc cpu|Conn2 1 3 1 N 930
preplace netloc cpu|Conn3 1 3 1 N 950
preplace netloc cpu|Conn4 1 3 1 N 970
preplace netloc cpu|Conn5 1 3 1 N 990
preplace netloc cpu|S_AXI4_1 1 3 1 N 850
preplace netloc cpu|s_axi1_1 1 3 1 N 790
preplace netloc cpu|s_axi_1 1 3 1 N 770
preplace netloc cpu|zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 1050 510n
preplace netloc cpu|zynq_ultra_ps_e_0_IIC_0 1 2 2 1070 1330 NJ
preplace netloc cpu|Conn8 1 2 2 NJ 1350 NJ
preplace netloc cpu|Conn9 1 2 2 NJ 1390 NJ
preplace netloc cpu|ps7_0_axi_periph_M00_AXI 1 3 1 N 710
preplace netloc cpu|ps7_0_axi_periph_M01_AXI 1 3 1 1420 730n
preplace netloc cpu|ps7_0_axi_periph_M02_AXI 1 3 1 1410 750n
preplace netloc cpu|ps7_0_axi_periph_M05_AXI 1 3 1 1400 810n
preplace netloc cpu|ps7_0_axi_periph_M06_AXI 1 3 1 1390 830n
preplace netloc cpu|ps7_0_axi_periph_M08_AXI 1 3 1 1380 870n
preplace netloc cpu|ps7_0_axi_periph_M09_AXI 1 3 1 1370 890n
levelinfo -pg 1 -20 250 1870 2350 2950 3570 3890
levelinfo -hier cpu * 280 710 1230 *
pagesize -pg 1 -db -bbox -sgen -210 0 4070 3130
pagesize -hier cpu -db -bbox -sgen 160 380 1450 1530
",
   "Color Coded_ScaleFactor":"0.417808",
   "Color Coded_TopLeft":"-445,0",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-679,-30",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.458802",
   "Grouping and No Loops_TopLeft":"-166,-39",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port scf_i2c_0 -pg 1 -lvl 4 -x 1740 -y 100 -defaultsOSRD
preplace port scf_i2c_1 -pg 1 -lvl 4 -x 1740 -y 40 -defaultsOSRD
preplace port scf_i2c_2 -pg 1 -lvl 4 -x 1740 -y 70 -defaultsOSRD
preplace port gem_mdio -pg 1 -lvl 4 -x 1740 -y 330 -defaultsOSRD
preplace port uart -pg 1 -lvl 4 -x 1740 -y 510 -defaultsOSRD
preplace port jtag_0 -pg 1 -lvl 4 -x 1740 -y 410 -defaultsOSRD
preplace port jtag_1 -pg 1 -lvl 4 -x 1740 -y 440 -defaultsOSRD
preplace port xg -pg 1 -lvl 4 -x 1740 -y 640 -defaultsOSRD
preplace port xg_refclk -pg 1 -lvl 0 -x -470 -y 640 -defaultsOSRD
preplace port port-id_ipmc_sda_0 -pg 1 -lvl 4 -x 1740 -y 890 -defaultsOSRD
preplace port port-id_ipmc_scl_0 -pg 1 -lvl 4 -x 1740 -y 860 -defaultsOSRD
preplace port port-id_ipmc_scl_1 -pg 1 -lvl 4 -x 1740 -y 920 -defaultsOSRD
preplace port port-id_ipmc_sda_1 -pg 1 -lvl 4 -x 1740 -y 950 -defaultsOSRD
preplace port port-id_axi_c2c_phy_clk -pg 1 -lvl 0 -x -470 -y 1030 -defaultsOSRD
preplace port port-id_mgt_unlocked_top -pg 1 -lvl 0 -x -470 -y 1380 -defaultsOSRD
preplace port port-id_mgt_unlocked_bot -pg 1 -lvl 0 -x -470 -y 1270 -defaultsOSRD
preplace port port-id_rxvalid_top -pg 1 -lvl 0 -x -470 -y 1350 -defaultsOSRD
preplace port port-id_rxvalid_bot -pg 1 -lvl 0 -x -470 -y 1230 -defaultsOSRD
preplace port port-id_axi_clk -pg 1 -lvl 4 -x 1740 -y 1380 -defaultsOSRD
preplace port port-id_txvalid_top -pg 1 -lvl 4 -x 1740 -y 1350 -defaultsOSRD
preplace port port-id_txvalid_bot -pg 1 -lvl 4 -x 1740 -y 980 -defaultsOSRD
preplace port port-id_gtp_reset -pg 1 -lvl 4 -x 1740 -y 1790 -defaultsOSRD
preplace port port-id_do_cc_bot -pg 1 -lvl 4 -x 1740 -y 1010 -defaultsOSRD
preplace port port-id_do_cc_top -pg 1 -lvl 4 -x 1740 -y 1520 -defaultsOSRD
preplace port port-id_link_up_top -pg 1 -lvl 4 -x 1740 -y 1610 -defaultsOSRD
preplace port port-id_link_up_bot -pg 1 -lvl 4 -x 1740 -y 1550 -defaultsOSRD
preplace port port-id_c2c_slave_reset_top -pg 1 -lvl 4 -x 1740 -y 1820 -defaultsOSRD
preplace port port-id_c2c_slave_reset_bot -pg 1 -lvl 4 -x 1740 -y 1850 -defaultsOSRD
preplace port port-id_pok_payload -pg 1 -lvl 0 -x -470 -y 1840 -defaultsOSRD
preplace portBus en_ipmb_zynq -pg 1 -lvl 4 -x 1740 -y 1670 -defaultsOSRD
preplace portBus id -pg 1 -lvl 4 -x 1740 -y 1700 -defaultsOSRD
preplace portBus ready_ipmb_zynq -pg 1 -lvl 0 -x -470 -y 1690 -defaultsOSRD
preplace portBus los_10g -pg 1 -lvl 0 -x -470 -y 1720 -defaultsOSRD
preplace portBus ha -pg 1 -lvl 0 -x -470 -y 440 -defaultsOSRD
preplace portBus pim_alarm -pg 1 -lvl 0 -x -470 -y 1750 -defaultsOSRD
preplace portBus qbv_on_off -pg 1 -lvl 4 -x 1740 -y 1880 -defaultsOSRD
preplace portBus hot_swap_sw -pg 1 -lvl 0 -x -470 -y 1780 -defaultsOSRD
preplace portBus prbs_sel -pg 1 -lvl 4 -x 1740 -y 1730 -defaultsOSRD
preplace portBus prbs_err -pg 1 -lvl 0 -x -470 -y 1810 -defaultsOSRD
preplace portBus tx_polarity -pg 1 -lvl 4 -x 1740 -y 1760 -defaultsOSRD
preplace portBus rxdata_top -pg 1 -lvl 0 -x -470 -y 1320 -defaultsOSRD
preplace portBus rxdata_bot -pg 1 -lvl 0 -x -470 -y 1060 -defaultsOSRD
preplace portBus txdata_top -pg 1 -lvl 4 -x 1740 -y 1640 -defaultsOSRD
preplace portBus txdata_bot -pg 1 -lvl 4 -x 1740 -y 1580 -defaultsOSRD
preplace portBus pok_change -pg 1 -lvl 0 -x -470 -y 1870 -defaultsOSRD
preplace inst dbg -pg 1 -lvl 2 -x 846 -y 820 -defaultsOSRD
preplace inst i2c -pg 1 -lvl 2 -x 846 -y 120 -defaultsOSRD
preplace inst bram_loopback -pg 1 -lvl 2 -x 846 -y 956 -defaultsOSRD
preplace inst cpu -pg 1 -lvl 1 -x 70 -y 400 -defaultsOSRD
preplace inst IPMC -pg 1 -lvl 2 -x 846 -y 1140 -defaultsOSRD
preplace inst C2C -pg 1 -lvl 2 -x 846 -y 1470 -defaultsOSRD
preplace inst JTAG -pg 1 -lvl 2 -x 846 -y 650 -defaultsOSRD
preplace inst registers -pg 1 -lvl 2 -x 846 -y 2000 -defaultsOSRD
preplace inst XG_0 -pg 1 -lvl 1 -x 70 -y 790 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 3 -x 1589 -y 1190 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 1589 -y 1490 -defaultsOSRD
preplace netloc AXIS_RX_0_tvalid_0_1 1 0 2 NJ 1350 330J
preplace netloc AXIS_RX_0_tvalid_1_1 1 0 2 NJ 1230 350J
preplace netloc In1_0_1 1 0 2 NJ 1720 300J
preplace netloc In2_0_1 1 0 2 -440J 960 320
preplace netloc In3_0_1 1 0 2 NJ 1750 290J
preplace netloc In8_0_1 1 0 2 NJ 1780 280J
preplace netloc Net 1 1 3 380 1260 1130 1380 NJ
preplace netloc Net1 1 2 2 1040J 860 NJ
preplace netloc Net2 1 2 2 1050J 890 NJ
preplace netloc Net3 1 2 2 1060J 920 NJ
preplace netloc Net4 1 2 2 1070J 950 NJ
preplace netloc Op1_1 1 0 2 -350 890 260
preplace netloc XG_0_dout 1 0 2 -370 900 250
preplace netloc aresetn_bot 1 2 1 1260 1270n
preplace netloc aresetn_top 1 2 1 1190 1250n
preplace netloc aurora_mmcm_not_locked_0_1 1 0 2 NJ 1380 290J
preplace netloc aurora_mmcm_not_locked_1_1 1 0 2 NJ 1270 340J
preplace netloc axi_c2c_phy_clk_0_1 1 0 3 NJ 1030 490 550 1180
preplace netloc axi_chip2chip_0_axi_c2c_aurora_tx_tvalid 1 2 2 1080J 980 NJ
preplace netloc axi_chip2chip_1_axi_c2c_aurora_tx_tvalid 1 2 2 1230J 1370 1690J
preplace netloc chip2chip_bot_ff_aurora_do_cc 1 2 2 1090J 1010 NJ
preplace netloc chip2chip_top_ff_aurora_do_cc 1 2 2 1040J 1600 1690J
preplace netloc cpu_peripheral_reset 1 1 2 550 1790 1030
preplace netloc i2c_iic2intc_irpt 1 0 3 -400 920 370J 300 1190
preplace netloc i2c_iic2intc_irpt1 1 0 3 -420 950 320J 310 1050
preplace netloc i2c_iic2intc_irpt2 1 0 3 -390 930 290J 320 1040
preplace netloc ipmb_rdy 1 0 2 NJ 1690 310J
preplace netloc ipmc_jtag_irq 1 0 3 -430 1250 NJ 1250 1030
preplace netloc ipmc_jtag_irq1 1 0 3 -410 910 410J 560 1030
preplace netloc link_stat_bot 1 1 3 580 1800 1180 1620 1700J
preplace netloc link_stat_top 1 1 3 570 1670 1170 1630 1720J
preplace netloc pok_alarm_0_payload_on_out 1 2 2 1260J 1880 NJ
preplace netloc pok_change_0_1 1 0 2 NJ 1870 250J
preplace netloc pok_payload_28_0_1 1 0 2 NJ 1840 260J
preplace netloc prbs_sel 1 2 2 1210J 1730 NJ
preplace netloc probe0_0_1 1 0 2 NJ 1810 270J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 390 1660 1240J
preplace netloc processing_system7_0_FCLK_CLK1 1 1 1 450 550n
preplace netloc read_fault_bot 1 2 1 1120 1210n
preplace netloc read_fault_top 1 2 1 1110 1170n
preplace netloc reg_bank_0_c2c_slave_reset 1 2 2 1240J 1820 NJ
preplace netloc reg_bank_0_c2c_slave_reset_bot_18 1 2 2 1250J 1850 NJ
preplace netloc reg_bank_0_channel_up_bot_17 1 1 2 560 1680 1090
preplace netloc reg_bank_0_channel_up_top_15 1 1 2 580 1690 1050
preplace netloc reg_bank_Dout2 1 2 2 1220J 1760 NJ
preplace netloc reg_bank_en_ipmb_zynq 1 2 2 1190J 1670 NJ
preplace netloc reg_bank_gtp_reset_14_0 1 2 2 1230J 1790 NJ
preplace netloc rxdata_bot 1 0 3 NJ 1060 550 740 1170
preplace netloc rxdata_top 1 0 3 NJ 1320 540 540 1190J
preplace netloc s_axi_aresetn_1 1 1 1 440 590n
preplace netloc s_axi_lite_aclk_1 1 0 2 -380 940 280
preplace netloc txdata_bot 1 2 2 1220 1610 1710J
preplace netloc txdata_top 1 2 2 1250 1640 NJ
preplace netloc write_fault_bot 1 2 1 1160 1230n
preplace netloc write_fault_top 1 2 1 1150 1190n
preplace netloc xlslice_0_Dout 1 2 2 1200J 1700 NJ
preplace netloc S00_AXI_1 1 0 2 -360 880 270
preplace netloc S_AXI2_1 1 1 1 480 230n
preplace netloc S_AXI4_1 1 1 1 460 350n
preplace netloc XG_0_M00_AXI 1 0 2 -380 700 250
preplace netloc XG_0_gt_serial_port_0 1 1 3 420J 730 1060J 640 NJ
preplace netloc axi_iic_0_IIC 1 2 2 1040J 100 NJ
preplace netloc axi_iic_1_IIC 1 2 2 1040J 40 NJ
preplace netloc axi_iic_2_IIC 1 2 2 1190J 70 NJ
preplace netloc axi_jtag_v1_0_0_JTAG 1 2 2 1040J 410 NJ
preplace netloc axi_jtag_v1_0_1_JTAG 1 2 2 1050J 440 NJ
preplace netloc axisafety_1_M_AXI 1 2 1 1100 1330n
preplace netloc cpu_IIC_0 1 1 1 510 170n
preplace netloc cpu_M02_AXI 1 1 1 470 250n
preplace netloc cpu_M03_AXI 1 1 1 530 270n
preplace netloc cpu_M04_AXI 1 1 1 500 290n
preplace netloc cpu_M10_AXI 1 1 1 270 120n
preplace netloc cpu_M11_AXI 1 1 1 260 80n
preplace netloc cpu_M12_AXI 1 1 1 360 100n
preplace netloc cpu_M13_AXI 1 1 1 360 470n
preplace netloc cpu_M14_AXI 1 1 1 400 490n
preplace netloc cpu_M18_AXI 1 1 1 310 310n
preplace netloc cpu_MDIO_ENET0_0 1 1 3 540J 330 NJ 330 NJ
preplace netloc cpu_UART_0_0 1 1 3 530J 220 NJ 220 1690J
preplace netloc gt_ref_clk_0_1 1 0 1 -450 640n
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 520 210n
preplace netloc s_axi_2 1 1 2 430 1270 1140J
levelinfo -pg 1 -470 70 846 1589 1740
pagesize -pg 1 -db -bbox -sgen -680 -950 1940 3220
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_design_1()
cr_bd_design_1 ""
set_property GENERATE_SYNTH_CHECKPOINT "0" [get_files design_1.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse design_1.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/apex_kria_port.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse design_1.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


generate_target all [get_files design_1.bd]

# Set IP repository paths
set obj [get_filesets XG_inst_0]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../ip_repo"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'XG_inst_0' fileset object
set obj [get_filesets XG_inst_0]
# Set 'XG_inst_0' fileset file properties for remote files
# None

# Set 'XG_inst_0' fileset file properties for local files
# None

# Set 'XG_inst_0' fileset properties
set obj [get_filesets XG_inst_0]
set_property -name "top" -value "XG_inst_0" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_3p75' run (if not found)
if {[string equal [get_runs -quiet synth_3p75] ""]} {
    create_run -name synth_3p75 -part xc7z015clg485-1 -flow {Vivado Synthesis 2019} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_3p75]
  set_property flow "Vivado Synthesis 2019" [get_runs synth_3p75]
}
set obj [get_runs synth_3p75]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_3p75_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_3p75] synth_3p75_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_3p75_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_3p75
}
set obj [get_report_configs -of_objects [get_runs synth_3p75] synth_3p75_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_3p75]
set_property -name "part" -value "xc7z015clg485-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/synth_3p75" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# Create 'synth_2p5' run (if not found)
if {[string equal [get_runs -quiet synth_2p5] ""]} {
    create_run -name synth_2p5 -part xc7z015clg485-1 -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_2p5]
  set_property flow "Vivado Synthesis 2020" [get_runs synth_2p5]
}
set obj [get_runs synth_2p5]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_2p5_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_2p5] synth_2p5_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_2p5_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_2p5
}
set obj [get_report_configs -of_objects [get_runs synth_2p5] synth_2p5_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_2p5]
set_property -name "part" -value "xc7z015clg485-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/synth_2p5" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "-verilog_define {C2C_2P5G}" -objects $obj

# Create 'synth_3p125' run (if not found)
if {[string equal [get_runs -quiet synth_3p125] ""]} {
    create_run -name synth_3p125 -part xc7z015clg485-1 -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_3p125]
  set_property flow "Vivado Synthesis 2020" [get_runs synth_3p125]
}
set obj [get_runs synth_3p125]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_3p125_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_3p125] synth_3p125_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_3p125_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_3p125
}
set obj [get_report_configs -of_objects [get_runs synth_3p125] synth_3p125_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_3p125]
set_property -name "part" -value "xc7z015clg485-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/synth_3p125" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "-verilog_define {C2C_3P125G}" -objects $obj

# Create 'synth_3p125_tck10M' run (if not found)
if {[string equal [get_runs -quiet synth_3p125_tck10M] ""]} {
    create_run -name synth_3p125_tck10M -part xc7z015clg485-1 -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_3p125_tck10M]
  set_property flow "Vivado Synthesis 2020" [get_runs synth_3p125_tck10M]
}
set obj [get_runs synth_3p125_tck10M]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_3p125_tck10M_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_3p125_tck10M] synth_3p125_tck10M_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_3p125_tck10M_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs synth_3p125_tck10M] synth_3p125_tck10M_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_3p125_tck10M]
set_property -name "part" -value "xc7z015clg485-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/synth_3p125_tck10M" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "-verilog_define {C2C_3P125G}" -objects $obj

# Create 'synth_3p125_AXI0' run (if not found)
if {[string equal [get_runs -quiet synth_3p125_AXI0] ""]} {
    create_run -name synth_3p125_AXI0 -part xck26-sfvc784-2LV-c -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_3p125_AXI0]
  set_property flow "Vivado Synthesis 2021" [get_runs synth_3p125_AXI0]
}
set obj [get_runs synth_3p125_AXI0]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_3p125_AXI0_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_3p125_AXI0] synth_3p125_AXI0_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_3p125_AXI0_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs synth_3p125_AXI0] synth_3p125_AXI0_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_3p125_AXI0]
set_property -name "part" -value "xck26-sfvc784-2LV-c" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/synth_3p125_AXI0" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_3p125_AXI0]

# Create 'impl_3p75' run (if not found)
if {[string equal [get_runs -quiet impl_3p75] ""]} {
    create_run -name impl_3p75 -part xc7z015clg485-1 -flow {Vivado Implementation 2019} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_3p75
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_3p75]
  set_property flow "Vivado Implementation 2019" [get_runs impl_3p75]
}
set obj [get_runs impl_3p75]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_3p75_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p75_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p75_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_3p75_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_3p75_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p75_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p75_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p75_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p75_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_io_0] "" ] } {
  create_report_config -report_name impl_3p75_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_3p75_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_3p75_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_3p75_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_3p75_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_3p75_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_3p75_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_3p75_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_3p75_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_3p75_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p75_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p75_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p75_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p75_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p75_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p75_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_3p75_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_3p75_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_3p75_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_3p75_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_power_0] "" ] } {
  create_report_config -report_name impl_3p75_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_3p75_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_3p75_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_3p75_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p75_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p75_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_3p75_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_3p75_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_3p75_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_3p75_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_3p75_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_3p75_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p75_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_3p75_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_3p75_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_3p75
}
set obj [get_report_configs -of_objects [get_runs impl_3p75] impl_3p75_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_3p75]
set_property -name "part" -value "xc7z015clg485-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/impl_3p75" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# Create 'impl_2p5' run (if not found)
if {[string equal [get_runs -quiet impl_2p5] ""]} {
    create_run -name impl_2p5 -part xc7z015clg485-1 -flow {Vivado Implementation 2020} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_2p5
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_2p5]
  set_property flow "Vivado Implementation 2020" [get_runs impl_2p5]
}
set obj [get_runs impl_2p5]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_2p5_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2p5_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_2p5_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_2p5_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_2p5_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2p5_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_2p5_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2p5_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_2p5_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_io_0] "" ] } {
  create_report_config -report_name impl_2p5_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_2p5_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_2p5_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_2p5_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_2p5_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_2p5_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_2p5_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_2p5_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_2p5_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_2p5_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2p5_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_2p5_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2p5_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_2p5_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2p5_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_2p5_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_2p5_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_2p5_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_2p5_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_2p5_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_power_0] "" ] } {
  create_report_config -report_name impl_2p5_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_2p5_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_2p5_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_2p5_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2p5_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_2p5_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_2p5_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_2p5_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_2p5_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_2p5_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_2p5_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_2p5_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2p5_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_2p5_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_2p5_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_2p5
}
set obj [get_report_configs -of_objects [get_runs impl_2p5] impl_2p5_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_2p5]
set_property -name "part" -value "xc7z015clg485-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/impl_2p5" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# Create 'impl_3p125' run (if not found)
if {[string equal [get_runs -quiet impl_3p125] ""]} {
    create_run -name impl_3p125 -part xc7z015clg485-1 -flow {Vivado Implementation 2020} -strategy "Performance_ExplorePostRoutePhysOpt" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_3p125
} else {
  set_property strategy "Performance_ExplorePostRoutePhysOpt" [get_runs impl_3p125]
  set_property flow "Vivado Implementation 2020" [get_runs impl_3p125]
}
set obj [get_runs impl_3p125]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_3p125_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_3p125_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_3p125_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_io_0] "" ] } {
  create_report_config -report_name impl_3p125_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_3p125_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_3p125_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_3p125_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_3p125_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_3p125_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_3p125_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_3p125_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_3p125_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_3p125_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_3p125_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_3p125_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_3p125_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_3p125_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_power_0] "" ] } {
  create_report_config -report_name impl_3p125_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_3p125_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_3p125_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_3p125_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_3p125_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_3p125_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_3p125_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_3p125_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_3p125_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_3p125_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_3p125_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_3p125_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_3p125
}
set obj [get_report_configs -of_objects [get_runs impl_3p125] impl_3p125_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_3p125]
set_property -name "part" -value "xc7z015clg485-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/impl_3p125" -objects $obj
set_property -name "strategy" -value "Performance_ExplorePostRoutePhysOpt" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.more options" -value "-tns_cleanup" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# Create 'impl_3p125_tck10M' run (if not found)
if {[string equal [get_runs -quiet impl_3p125_tck10M] ""]} {
    create_run -name impl_3p125_tck10M -part xc7z015clg485-1 -flow {Vivado Implementation 2020} -strategy "Performance_ExplorePostRoutePhysOpt" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_3p125_tck10M
} else {
  set_property strategy "Performance_ExplorePostRoutePhysOpt" [get_runs impl_3p125_tck10M]
  set_property flow "Vivado Implementation 2020" [get_runs impl_3p125_tck10M]
}
set obj [get_runs impl_3p125_tck10M]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_3p125_tck10M_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_tck10M_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_tck10M_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_tck10M_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_io_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_3p125_tck10M_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_3p125_tck10M_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_3p125_tck10M_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_tck10M_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_tck10M_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_tck10M_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_power_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_3p125_tck10M_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_3p125_tck10M_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_3p125_tck10M_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_3p125_tck10M_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_3p125_tck10M_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_3p125_tck10M
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_tck10M] impl_3p125_tck10M_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_3p125_tck10M]
set_property -name "part" -value "xc7z015clg485-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/impl_3p125_tck10M" -objects $obj
set_property -name "strategy" -value "Performance_ExplorePostRoutePhysOpt" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.more options" -value "-tns_cleanup" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# Create 'impl_3p125_AXI0' run (if not found)
if {[string equal [get_runs -quiet impl_3p125_AXI0] ""]} {
    create_run -name impl_3p125_AXI0 -part xck26-sfvc784-2LV-c -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_3p125_AXI0
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_3p125_AXI0]
  set_property flow "Vivado Implementation 2021" [get_runs impl_3p125_AXI0]
}
set obj [get_runs impl_3p125_AXI0]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_3p125_AXI0_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_io_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_3p125_AXI0_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_3p125_AXI0_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_power_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_3p125_AXI0_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_3p125_AXI0_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_3p125_AXI0_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_3p125_AXI0
}
set obj [get_report_configs -of_objects [get_runs impl_3p125_AXI0] impl_3p125_AXI0_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_3p125_AXI0]
set_property -name "part" -value "xck26-sfvc784-2LV-c" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/C:/github/apex/control/apex_control_mgt/apex_control_mgt.srcs/utils_1/imports/impl_3p125_AXI0" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_3p125_AXI0]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_3p75#impl_3p75_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_3p75#impl_3p75_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_3p75#impl_3p75_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_3p75#impl_3p75_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_3p75#synth_3p75_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_3p75#impl_3p75_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
