{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349992188610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349992188618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 14:49:48 2012 " "Processing started: Thu Oct 11 14:49:48 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349992188618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349992188618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 64bitmux -c 64bitmux " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 64bitmux -c 64bitmux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349992188618 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "" 0 -1 1349992188893 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "64bitmux EP3C40F324C8 " "Selected device EP3C40F324C8 for design \"64bitmux\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1349992188915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349992188974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349992188974 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_1 " "Input \"LVDS_CHANNEL_1\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 752 -192 -16 768 "LVDS_CHANNEL_1" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_2 " "Input \"LVDS_CHANNEL_2\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 696 -192 -16 712 "LVDS_CHANNEL_2" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_3 " "Input \"LVDS_CHANNEL_3\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 640 -192 -16 656 "LVDS_CHANNEL_3" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_4 " "Input \"LVDS_CHANNEL_4\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 584 -192 -16 600 "LVDS_CHANNEL_4" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_5 " "Input \"LVDS_CHANNEL_5\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 528 -192 -16 544 "LVDS_CHANNEL_5" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_6 " "Input \"LVDS_CHANNEL_6\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 472 -192 -16 488 "LVDS_CHANNEL_6" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_7 " "Input \"LVDS_CHANNEL_7\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 416 -192 -16 432 "LVDS_CHANNEL_7" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_8 " "Input \"LVDS_CHANNEL_8\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 360 -192 -16 376 "LVDS_CHANNEL_8" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_1 " "Input \"LVDS_CHANNEL_1\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 752 -192 -16 768 "LVDS_CHANNEL_1" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_2 " "Input \"LVDS_CHANNEL_2\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 696 -192 -16 712 "LVDS_CHANNEL_2" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_3 " "Input \"LVDS_CHANNEL_3\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 640 -192 -16 656 "LVDS_CHANNEL_3" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_4 " "Input \"LVDS_CHANNEL_4\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 584 -192 -16 600 "LVDS_CHANNEL_4" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_5 " "Input \"LVDS_CHANNEL_5\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 528 -192 -16 544 "LVDS_CHANNEL_5" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_6 " "Input \"LVDS_CHANNEL_6\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 472 -192 -16 488 "LVDS_CHANNEL_6" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_7 " "Input \"LVDS_CHANNEL_7\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 416 -192 -16 432 "LVDS_CHANNEL_7" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_8 " "Input \"LVDS_CHANNEL_8\" that is fed by the compensated output clock of PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 360 -192 -16 376 "LVDS_CHANNEL_8" "" } } } } { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1 1349992189035 ""}  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "altlvds_rx.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "fls_data_formatter.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/fls_data_formatter.vhd" 121 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 424 296 504 520 "inst5" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "" 0 -1 1349992189035 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll Cyclone III PLL " "Implemented PLL \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock 1 2 -90 -6250 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -90 degrees (-6250 ps) for FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1349992189044 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 8 -23 -6250 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of -23 degrees (-6250 ps) for FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 172 0 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1349992189044 ""}  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 331 0 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1349992189044 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst27\|altpll:altpll_component\|pll Cyclone III PLL " "Implemented PLL \"altpll1:inst27\|altpll:altpll_component\|pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst27\|altpll:altpll_component\|_clk0 1 16 0 0 " "Implementing clock multiplication of 1, clock division of 16, and phase shift of 0 degrees (0 ps) for altpll1:inst27\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll.tdf" 920 0 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1349992189045 ""}  } { { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll.tdf" 539 0 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1349992189045 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1349992189102 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "" 0 -1 1349992189112 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324C8 " "Device EP3C25F324C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1349992189465 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1349992189465 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 376 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1349992189467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 382 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1349992189467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 380 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1349992189467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 378 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1349992189467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 384 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1349992189467 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1349992189467 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "" 0 -1 1349992189469 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "16 " "Following 16 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "START_A START_A(n) " "Pin \"START_A\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"START_A(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { START_A } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_A" } { 0 "START_A(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1272 -24 152 1288 "START_A" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 225 7904 8816 0} { 0 { 0 ""} 0 366 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { START_A(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_A(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "START_B START_B(n) " "Pin \"START_B\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"START_B(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { START_B } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_B" } { 0 "START_B(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1320 -24 152 1336 "START_B" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 226 7904 8816 0} { 0 { 0 ""} 0 367 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { START_B(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_B(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SYS_CLK2 SYS_CLK2(n) " "Pin \"SYS_CLK2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SYS_CLK2(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SYS_CLK2 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK2" } { 0 "SYS_CLK2(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1432 984 1160 1448 "SYS_CLK2" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 229 7904 8816 0} { 0 { 0 ""} 0 370 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SYS_CLK2(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SYS_CLK1 SYS_CLK1(n) " "Pin \"SYS_CLK1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SYS_CLK1(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SYS_CLK1 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK1" } { 0 "SYS_CLK1(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1376 984 1160 1392 "SYS_CLK1" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 230 7904 8816 0} { 0 { 0 ""} 0 369 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { SYS_CLK1(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FRAME_CLK_OUT_B FRAME_CLK_OUT_B(n) " "Pin \"FRAME_CLK_OUT_B\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FRAME_CLK_OUT_B(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_B } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FRAME_CLK_OUT_B" } { 0 "FRAME_CLK_OUT_B(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1800 -32 168 1816 "FRAME_CLK_OUT_B" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 214 7904 8816 0} { 0 { 0 ""} 0 335 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_B(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_B(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FRAME_CLK_OUT_A FRAME_CLK_OUT_A(n) " "Pin \"FRAME_CLK_OUT_A\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FRAME_CLK_OUT_A(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_A } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FRAME_CLK_OUT_A" } { 0 "FRAME_CLK_OUT_A(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1736 -40 168 1752 "FRAME_CLK_OUT_A" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 216 7904 8816 0} { 0 { 0 ""} 0 334 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_A(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_A(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA_CLK_OUT_A DATA_CLK_OUT_A(n) " "Pin \"DATA_CLK_OUT_A\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA_CLK_OUT_A(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_A } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_CLK_OUT_A" } { 0 "DATA_CLK_OUT_A(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1624 -24 168 1640 "DATA_CLK_OUT_A" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 218 7904 8816 0} { 0 { 0 ""} 0 329 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_A(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_A(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA_CLK_OUT_B DATA_CLK_OUT_B(n) " "Pin \"DATA_CLK_OUT_B\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA_CLK_OUT_B(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_B } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_CLK_OUT_B" } { 0 "DATA_CLK_OUT_B(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1672 -24 168 1688 "DATA_CLK_OUT_B" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 220 7904 8816 0} { 0 { 0 ""} 0 330 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_B(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_B(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_8 LVDS_CHANNEL_8(n) " "Pin \"LVDS_CHANNEL_8\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_8(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_8 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_8" } { 0 "LVDS_CHANNEL_8(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 360 -192 -16 376 "LVDS_CHANNEL_8" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 240 7904 8816 0} { 0 { 0 ""} 0 357 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_8(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_8(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_7 LVDS_CHANNEL_7(n) " "Pin \"LVDS_CHANNEL_7\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_7(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_7 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_7" } { 0 "LVDS_CHANNEL_7(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 416 -192 -16 432 "LVDS_CHANNEL_7" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 241 7904 8816 0} { 0 { 0 ""} 0 356 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_7(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_7(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_6 LVDS_CHANNEL_6(n) " "Pin \"LVDS_CHANNEL_6\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_6(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_6 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_6" } { 0 "LVDS_CHANNEL_6(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 472 -192 -16 488 "LVDS_CHANNEL_6" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 242 7904 8816 0} { 0 { 0 ""} 0 355 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_6(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_6(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_5 LVDS_CHANNEL_5(n) " "Pin \"LVDS_CHANNEL_5\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_5(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_5 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_5" } { 0 "LVDS_CHANNEL_5(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 528 -192 -16 544 "LVDS_CHANNEL_5" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 243 7904 8816 0} { 0 { 0 ""} 0 354 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_5(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_5(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_4 LVDS_CHANNEL_4(n) " "Pin \"LVDS_CHANNEL_4\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_4(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_4 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_4" } { 0 "LVDS_CHANNEL_4(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 584 -192 -16 600 "LVDS_CHANNEL_4" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 244 7904 8816 0} { 0 { 0 ""} 0 353 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_4(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_4(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_3 LVDS_CHANNEL_3(n) " "Pin \"LVDS_CHANNEL_3\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_3(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_3 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_3" } { 0 "LVDS_CHANNEL_3(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 640 -192 -16 656 "LVDS_CHANNEL_3" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 245 7904 8816 0} { 0 { 0 ""} 0 352 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_3(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_3(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_1 LVDS_CHANNEL_1(n) " "Pin \"LVDS_CHANNEL_1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_1(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_1 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_1" } { 0 "LVDS_CHANNEL_1(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 752 -192 -16 768 "LVDS_CHANNEL_1" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 246 7904 8816 0} { 0 { 0 ""} 0 350 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_1(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_2 LVDS_CHANNEL_2(n) " "Pin \"LVDS_CHANNEL_2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_2(n)\"" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_2 } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_2" } { 0 "LVDS_CHANNEL_2(n)" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 696 -192 -16 712 "LVDS_CHANNEL_2" "" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 247 7904 8816 0} { 0 { 0 ""} 0 351 7904 8816 0}  }  } } { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_2(n) } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1349992190286 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 1 0 "" 0 -1 1349992190286 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "altpll1:inst27\|altpll:altpll_component\|pll 0 Pin_N2 " "PLL \"altpll1:inst27\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_N2\"" {  } { { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altpll1:inst27\|altpll:altpll_component\|_clk0" } } } } { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll.tdf" 539 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst27|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 137 7904 8816 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1 1349992190339 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "64bitmux.sdc " "Synopsys Design Constraints File file not found: '64bitmux.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "" 0 -1 1349992190525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1349992190525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1349992190526 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1349992190527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1349992190528 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1349992190528 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992190529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992190529 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349992190529 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1349992190529 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1349992190529 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349992190529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349992190529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250     CAM_CLKA " "   6.250     CAM_CLKA" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349992190529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " "  12.500 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349992190529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " "  50.000 inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349992190529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst27\|altpll_component\|pll\|clk\[0\] " " 100.000 inst27\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349992190529 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349992190529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst27\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node altpll1:inst27\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altpll1:inst27\|altpll:altpll_component\|_clk0~clkctrl Global Clock CLKCTRL_G13 " "Automatically promoted altpll1:inst27\|altpll:altpll_component\|_clk0~clkctrl to use location or clock signal Global Clock CLKCTRL_G13" {  } { { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll.tdf" 920 0 0 } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altpll1:inst27\|altpll:altpll_component\|_clk0~clkctrl" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst27|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 311 7904 8816 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1349992190539 ""}  } { { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll.tdf" 539 0 0 } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altpll1:inst27\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst27|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 137 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1349992190539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl Global Clock CLKCTRL_G3 " "Automatically promoted FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|fast_clock~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 309 7904 8816 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1349992190540 ""}  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 331 0 0 } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 118 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1349992190540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\]~clkctrl Global Clock CLKCTRL_G4 " "Automatically promoted FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 172 0 0 } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\]~clkctrl" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 310 7904 8816 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1349992190540 ""}  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/db/fls_data_formatter_lvds_rx.v" 331 0 0 } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 118 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1349992190540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_inclock (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rx_inclock (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "rx_inclock~clkctrl Global Clock CLKCTRL_G1 " "Automatically promoted rx_inclock~clkctrl to use location or clock signal Global Clock CLKCTRL_G1" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 472 240 297 488 "rx_inclock" "" } } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx_inclock~clkctrl" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_inclock~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 375 7904 8816 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1349992190540 ""}  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1208 728 776 1240 "inst51" "" } } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx_inclock" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_inclock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 249 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1349992190540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CL_ (placed in PIN N1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node CL_ (placed in PIN N1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "CL_~clkctrl Global Clock CLKCTRL_G0 " "Automatically promoted CL_~clkctrl to use location or clock signal Global Clock CLKCTRL_G0" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 864 -896 -760 880 "CL_" "" } } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CL_~clkctrl" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CL_~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 325 7904 8816 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1349992190541 ""}  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 136 -864 -816 168 "inst55" "" } } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CL_" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CL_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 301 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1349992190541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ST_ (placed in PIN V9 (CLK14, DIFFCLK_6n)) " "Automatically promoted node ST_ (placed in PIN V9 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "ST_~clkctrl Global Clock CLKCTRL_G19 " "Automatically promoted ST_~clkctrl to use location or clock signal Global Clock CLKCTRL_G19" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 168 -816 -760 184 "ST_" "" } } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ST_~clkctrl" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST_~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 368 7904 8816 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1349992190541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst44 " "Destination node inst44" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1264 -72 -24 1296 "inst44" "" } } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst44" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 289 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1349992190541 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst42 " "Destination node inst42" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1312 -72 -24 1344 "inst42" "" } } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst42" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 291 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1349992190541 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1349992190541 ""}  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 168 -864 -816 200 "inst56" "" } } } } { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ST_" } } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 0 { 0 ""} 0 248 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1349992190541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1349992190780 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1349992190780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1349992190781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1349992190782 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1349992190783 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1349992190783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1349992190784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1349992190784 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1349992190784 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll1:inst27\|altpll:altpll_component\|pll clk\[0\] inst33 " "PLL \"altpll1:inst27\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"inst33\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll.tdf" 920 0 0 } } { "altpll1.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll1.vhd" 133 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1160 872 1112 1312 "inst27" "" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1368 912 960 1400 "inst33" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1349992190833 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll1:inst27\|altpll:altpll_component\|pll clk\[0\] inst53 " "PLL \"altpll1:inst27\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"inst53\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll.tdf" 920 0 0 } } { "altpll1.vhd" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/altpll1.vhd" 133 0 0 } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1160 872 1112 1312 "inst27" "" } } } } { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.bdf" { { 1424 912 960 1456 "inst53" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1349992190834 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_OE " "Node \"CMOS_OE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CMOS_OE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1349992190841 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hs " "Node \"Hs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1349992190841 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Hsync " "Node \"Hsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1349992190841 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "T18 " "Node \"T18\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "T18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1349992190841 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V17 " "Node \"V17\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "V17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1349992190841 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Vs " "Node \"Vs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Vs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1349992190841 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Vsync " "Node \"Vsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1349992190841 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1349992190841 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349992190841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1349992193078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349992193121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1349992193124 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1349992193208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349992193208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1349992193666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y22 X67_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32" {  } { { "loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32"} 56 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1349992195418 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1349992195418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349992195644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1349992195712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1349992196006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1349992196046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1349992196422 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1349992198683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.fit.smsg " "Generated suppressed messages file D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera 10_9_2012/64bitmux.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1349992198805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349992199153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 14:49:59 2012 " "Processing ended: Thu Oct 11 14:49:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349992199153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349992199153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349992199153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349992199153 ""}
