
encoder_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c28  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002d34  08002d34  00003d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002da0  08002da0  0000405c  2**0
                  CONTENTS
  4 .ARM          00000000  08002da0  08002da0  0000405c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002da0  08002da0  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002da0  08002da0  00003da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002da4  08002da4  00003da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002da8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  2000005c  08002e04  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  08002e04  00004258  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b9b0  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c76  00000000  00000000  0000fa35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  000116b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000968  00000000  00000000  000122b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e13  00000000  00000000  00012c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e067  00000000  00000000  0002aa33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a402  00000000  00000000  00038a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c2e9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003718  00000000  00000000  000c2ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000c65f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d1c 	.word	0x08002d1c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002d1c 	.word	0x08002d1c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b0b4      	sub	sp, #208	@ 0xd0
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fa89 	bl	8000668 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f831 	bl	80001bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8e9 	bl	8000330 <MX_GPIO_Init>
  MX_TIM2_Init();
 800015e:	f000 f869 	bl	8000234 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000162:	f000 f8bb 	bl	80002dc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  int counterValue=0;
 8000166:	2300      	movs	r3, #0
 8000168:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  char printMessage[200]={'\0'};
 800016c:	2300      	movs	r3, #0
 800016e:	603b      	str	r3, [r7, #0]
 8000170:	1d3b      	adds	r3, r7, #4
 8000172:	22c4      	movs	r2, #196	@ 0xc4
 8000174:	2100      	movs	r1, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f002 f940 	bl	80023fc <memset>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  counterValue = TIM2->CNT;
 800017c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000182:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	  sprintf(printMessage, "value: %d\n\r",counterValue);
 8000186:	463b      	mov	r3, r7
 8000188:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800018c:	490a      	ldr	r1, [pc, #40]	@ (80001b8 <main+0x6c>)
 800018e:	4618      	mov	r0, r3
 8000190:	f002 f914 	bl	80023bc <siprintf>
	  for(int i=0;i<counterValue;i++){
 8000194:	2300      	movs	r3, #0
 8000196:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800019a:	e006      	b.n	80001aa <main+0x5e>
		  blink();
 800019c:	f002 f8f6 	bl	800238c <blink>
	  for(int i=0;i<counterValue;i++){
 80001a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80001a4:	3301      	adds	r3, #1
 80001a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80001aa:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80001ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80001b2:	429a      	cmp	r2, r3
 80001b4:	dbf2      	blt.n	800019c <main+0x50>
	  counterValue = TIM2->CNT;
 80001b6:	e7e1      	b.n	800017c <main+0x30>
 80001b8:	08002d34 	.word	0x08002d34

080001bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b090      	sub	sp, #64	@ 0x40
 80001c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c2:	f107 0318 	add.w	r3, r7, #24
 80001c6:	2228      	movs	r2, #40	@ 0x28
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f002 f916 	bl	80023fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	1d3b      	adds	r3, r7, #4
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001de:	2302      	movs	r3, #2
 80001e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001e2:	2301      	movs	r3, #1
 80001e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001e6:	2310      	movs	r3, #16
 80001e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001ea:	2300      	movs	r3, #0
 80001ec:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ee:	f107 0318 	add.w	r3, r7, #24
 80001f2:	4618      	mov	r0, r3
 80001f4:	f000 fe1a 	bl	8000e2c <HAL_RCC_OscConfig>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d001      	beq.n	8000202 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001fe:	f000 f8d5 	bl	80003ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000202:	230f      	movs	r3, #15
 8000204:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000206:	2300      	movs	r3, #0
 8000208:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800020a:	2300      	movs	r3, #0
 800020c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000212:	2300      	movs	r3, #0
 8000214:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000216:	1d3b      	adds	r3, r7, #4
 8000218:	2100      	movs	r1, #0
 800021a:	4618      	mov	r0, r3
 800021c:	f001 f888 	bl	8001330 <HAL_RCC_ClockConfig>
 8000220:	4603      	mov	r3, r0
 8000222:	2b00      	cmp	r3, #0
 8000224:	d001      	beq.n	800022a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000226:	f000 f8c1 	bl	80003ac <Error_Handler>
  }
}
 800022a:	bf00      	nop
 800022c:	3740      	adds	r7, #64	@ 0x40
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
	...

08000234 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b08c      	sub	sp, #48	@ 0x30
 8000238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800023a:	f107 030c 	add.w	r3, r7, #12
 800023e:	2224      	movs	r2, #36	@ 0x24
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f002 f8da 	bl	80023fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2200      	movs	r2, #0
 800024c:	601a      	str	r2, [r3, #0]
 800024e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000250:	4b21      	ldr	r3, [pc, #132]	@ (80002d8 <MX_TIM2_Init+0xa4>)
 8000252:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000256:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000258:	4b1f      	ldr	r3, [pc, #124]	@ (80002d8 <MX_TIM2_Init+0xa4>)
 800025a:	2200      	movs	r2, #0
 800025c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800025e:	4b1e      	ldr	r3, [pc, #120]	@ (80002d8 <MX_TIM2_Init+0xa4>)
 8000260:	2200      	movs	r2, #0
 8000262:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000264:	4b1c      	ldr	r3, [pc, #112]	@ (80002d8 <MX_TIM2_Init+0xa4>)
 8000266:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800026a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800026c:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <MX_TIM2_Init+0xa4>)
 800026e:	2200      	movs	r2, #0
 8000270:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000272:	4b19      	ldr	r3, [pc, #100]	@ (80002d8 <MX_TIM2_Init+0xa4>)
 8000274:	2200      	movs	r2, #0
 8000276:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000278:	2303      	movs	r3, #3
 800027a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800027c:	2300      	movs	r3, #0
 800027e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000280:	2301      	movs	r3, #1
 8000282:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8000288:	2305      	movs	r3, #5
 800028a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800028c:	2300      	movs	r3, #0
 800028e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000290:	2301      	movs	r3, #1
 8000292:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000294:	2300      	movs	r3, #0
 8000296:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8000298:	2305      	movs	r3, #5
 800029a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800029c:	f107 030c 	add.w	r3, r7, #12
 80002a0:	4619      	mov	r1, r3
 80002a2:	480d      	ldr	r0, [pc, #52]	@ (80002d8 <MX_TIM2_Init+0xa4>)
 80002a4:	f001 f9d2 	bl	800164c <HAL_TIM_Encoder_Init>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80002ae:	f000 f87d 	bl	80003ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002b2:	2300      	movs	r3, #0
 80002b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002b6:	2300      	movs	r3, #0
 80002b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	4619      	mov	r1, r3
 80002be:	4806      	ldr	r0, [pc, #24]	@ (80002d8 <MX_TIM2_Init+0xa4>)
 80002c0:	f001 fad4 	bl	800186c <HAL_TIMEx_MasterConfigSynchronization>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80002ca:	f000 f86f 	bl	80003ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80002ce:	bf00      	nop
 80002d0:	3730      	adds	r7, #48	@ 0x30
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	20000078 	.word	0x20000078

080002dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002e0:	4b11      	ldr	r3, [pc, #68]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 80002e2:	4a12      	ldr	r2, [pc, #72]	@ (800032c <MX_USART2_UART_Init+0x50>)
 80002e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80002e6:	4b10      	ldr	r3, [pc, #64]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 80002e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80002f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80002fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000300:	4b09      	ldr	r3, [pc, #36]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 8000302:	220c      	movs	r2, #12
 8000304:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000306:	4b08      	ldr	r3, [pc, #32]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 8000308:	2200      	movs	r2, #0
 800030a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800030c:	4b06      	ldr	r3, [pc, #24]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 800030e:	2200      	movs	r2, #0
 8000310:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000312:	4805      	ldr	r0, [pc, #20]	@ (8000328 <MX_USART2_UART_Init+0x4c>)
 8000314:	f001 fb08 	bl	8001928 <HAL_UART_Init>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800031e:	f000 f845 	bl	80003ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	200000c0 	.word	0x200000c0
 800032c:	40004400 	.word	0x40004400

08000330 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b086      	sub	sp, #24
 8000334:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000336:	f107 0308 	add.w	r3, r7, #8
 800033a:	2200      	movs	r2, #0
 800033c:	601a      	str	r2, [r3, #0]
 800033e:	605a      	str	r2, [r3, #4]
 8000340:	609a      	str	r2, [r3, #8]
 8000342:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000344:	4b17      	ldr	r3, [pc, #92]	@ (80003a4 <MX_GPIO_Init+0x74>)
 8000346:	699b      	ldr	r3, [r3, #24]
 8000348:	4a16      	ldr	r2, [pc, #88]	@ (80003a4 <MX_GPIO_Init+0x74>)
 800034a:	f043 0304 	orr.w	r3, r3, #4
 800034e:	6193      	str	r3, [r2, #24]
 8000350:	4b14      	ldr	r3, [pc, #80]	@ (80003a4 <MX_GPIO_Init+0x74>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	f003 0304 	and.w	r3, r3, #4
 8000358:	607b      	str	r3, [r7, #4]
 800035a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800035c:	4b11      	ldr	r3, [pc, #68]	@ (80003a4 <MX_GPIO_Init+0x74>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	4a10      	ldr	r2, [pc, #64]	@ (80003a4 <MX_GPIO_Init+0x74>)
 8000362:	f043 0308 	orr.w	r3, r3, #8
 8000366:	6193      	str	r3, [r2, #24]
 8000368:	4b0e      	ldr	r3, [pc, #56]	@ (80003a4 <MX_GPIO_Init+0x74>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	f003 0308 	and.w	r3, r3, #8
 8000370:	603b      	str	r3, [r7, #0]
 8000372:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000374:	2200      	movs	r2, #0
 8000376:	2140      	movs	r1, #64	@ 0x40
 8000378:	480b      	ldr	r0, [pc, #44]	@ (80003a8 <MX_GPIO_Init+0x78>)
 800037a:	f000 fd3f 	bl	8000dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800037e:	2340      	movs	r3, #64	@ 0x40
 8000380:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000382:	2301      	movs	r3, #1
 8000384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000386:	2300      	movs	r3, #0
 8000388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800038a:	2302      	movs	r3, #2
 800038c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800038e:	f107 0308 	add.w	r3, r7, #8
 8000392:	4619      	mov	r1, r3
 8000394:	4804      	ldr	r0, [pc, #16]	@ (80003a8 <MX_GPIO_Init+0x78>)
 8000396:	f000 fbad 	bl	8000af4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800039a:	bf00      	nop
 800039c:	3718      	adds	r7, #24
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	40021000 	.word	0x40021000
 80003a8:	40010c00 	.word	0x40010c00

080003ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003b0:	b672      	cpsid	i
}
 80003b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003b4:	bf00      	nop
 80003b6:	e7fd      	b.n	80003b4 <Error_Handler+0x8>

080003b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003be:	4b15      	ldr	r3, [pc, #84]	@ (8000414 <HAL_MspInit+0x5c>)
 80003c0:	699b      	ldr	r3, [r3, #24]
 80003c2:	4a14      	ldr	r2, [pc, #80]	@ (8000414 <HAL_MspInit+0x5c>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6193      	str	r3, [r2, #24]
 80003ca:	4b12      	ldr	r3, [pc, #72]	@ (8000414 <HAL_MspInit+0x5c>)
 80003cc:	699b      	ldr	r3, [r3, #24]
 80003ce:	f003 0301 	and.w	r3, r3, #1
 80003d2:	60bb      	str	r3, [r7, #8]
 80003d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000414 <HAL_MspInit+0x5c>)
 80003d8:	69db      	ldr	r3, [r3, #28]
 80003da:	4a0e      	ldr	r2, [pc, #56]	@ (8000414 <HAL_MspInit+0x5c>)
 80003dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003e0:	61d3      	str	r3, [r2, #28]
 80003e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000414 <HAL_MspInit+0x5c>)
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80003ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000418 <HAL_MspInit+0x60>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	4a04      	ldr	r2, [pc, #16]	@ (8000418 <HAL_MspInit+0x60>)
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040a:	bf00      	nop
 800040c:	3714      	adds	r7, #20
 800040e:	46bd      	mov	sp, r7
 8000410:	bc80      	pop	{r7}
 8000412:	4770      	bx	lr
 8000414:	40021000 	.word	0x40021000
 8000418:	40010000 	.word	0x40010000

0800041c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b088      	sub	sp, #32
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000424:	f107 0310 	add.w	r3, r7, #16
 8000428:	2200      	movs	r2, #0
 800042a:	601a      	str	r2, [r3, #0]
 800042c:	605a      	str	r2, [r3, #4]
 800042e:	609a      	str	r2, [r3, #8]
 8000430:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800043a:	d123      	bne.n	8000484 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800043c:	4b13      	ldr	r3, [pc, #76]	@ (800048c <HAL_TIM_Encoder_MspInit+0x70>)
 800043e:	69db      	ldr	r3, [r3, #28]
 8000440:	4a12      	ldr	r2, [pc, #72]	@ (800048c <HAL_TIM_Encoder_MspInit+0x70>)
 8000442:	f043 0301 	orr.w	r3, r3, #1
 8000446:	61d3      	str	r3, [r2, #28]
 8000448:	4b10      	ldr	r3, [pc, #64]	@ (800048c <HAL_TIM_Encoder_MspInit+0x70>)
 800044a:	69db      	ldr	r3, [r3, #28]
 800044c:	f003 0301 	and.w	r3, r3, #1
 8000450:	60fb      	str	r3, [r7, #12]
 8000452:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000454:	4b0d      	ldr	r3, [pc, #52]	@ (800048c <HAL_TIM_Encoder_MspInit+0x70>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a0c      	ldr	r2, [pc, #48]	@ (800048c <HAL_TIM_Encoder_MspInit+0x70>)
 800045a:	f043 0304 	orr.w	r3, r3, #4
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b0a      	ldr	r3, [pc, #40]	@ (800048c <HAL_TIM_Encoder_MspInit+0x70>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0304 	and.w	r3, r3, #4
 8000468:	60bb      	str	r3, [r7, #8]
 800046a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800046c:	2303      	movs	r3, #3
 800046e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000470:	2300      	movs	r3, #0
 8000472:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000474:	2300      	movs	r3, #0
 8000476:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000478:	f107 0310 	add.w	r3, r7, #16
 800047c:	4619      	mov	r1, r3
 800047e:	4804      	ldr	r0, [pc, #16]	@ (8000490 <HAL_TIM_Encoder_MspInit+0x74>)
 8000480:	f000 fb38 	bl	8000af4 <HAL_GPIO_Init>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000484:	bf00      	nop
 8000486:	3720      	adds	r7, #32
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40021000 	.word	0x40021000
 8000490:	40010800 	.word	0x40010800

08000494 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b088      	sub	sp, #32
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049c:	f107 0310 	add.w	r3, r7, #16
 80004a0:	2200      	movs	r2, #0
 80004a2:	601a      	str	r2, [r3, #0]
 80004a4:	605a      	str	r2, [r3, #4]
 80004a6:	609a      	str	r2, [r3, #8]
 80004a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4a1f      	ldr	r2, [pc, #124]	@ (800052c <HAL_UART_MspInit+0x98>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d137      	bne.n	8000524 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000530 <HAL_UART_MspInit+0x9c>)
 80004b6:	69db      	ldr	r3, [r3, #28]
 80004b8:	4a1d      	ldr	r2, [pc, #116]	@ (8000530 <HAL_UART_MspInit+0x9c>)
 80004ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004be:	61d3      	str	r3, [r2, #28]
 80004c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000530 <HAL_UART_MspInit+0x9c>)
 80004c2:	69db      	ldr	r3, [r3, #28]
 80004c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004c8:	60fb      	str	r3, [r7, #12]
 80004ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004cc:	4b18      	ldr	r3, [pc, #96]	@ (8000530 <HAL_UART_MspInit+0x9c>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	4a17      	ldr	r2, [pc, #92]	@ (8000530 <HAL_UART_MspInit+0x9c>)
 80004d2:	f043 0304 	orr.w	r3, r3, #4
 80004d6:	6193      	str	r3, [r2, #24]
 80004d8:	4b15      	ldr	r3, [pc, #84]	@ (8000530 <HAL_UART_MspInit+0x9c>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	f003 0304 	and.w	r3, r3, #4
 80004e0:	60bb      	str	r3, [r7, #8]
 80004e2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80004e4:	2304      	movs	r3, #4
 80004e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004e8:	2302      	movs	r3, #2
 80004ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ec:	2303      	movs	r3, #3
 80004ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f0:	f107 0310 	add.w	r3, r7, #16
 80004f4:	4619      	mov	r1, r3
 80004f6:	480f      	ldr	r0, [pc, #60]	@ (8000534 <HAL_UART_MspInit+0xa0>)
 80004f8:	f000 fafc 	bl	8000af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80004fc:	2308      	movs	r3, #8
 80004fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000500:	2300      	movs	r3, #0
 8000502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000504:	2300      	movs	r3, #0
 8000506:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000508:	f107 0310 	add.w	r3, r7, #16
 800050c:	4619      	mov	r1, r3
 800050e:	4809      	ldr	r0, [pc, #36]	@ (8000534 <HAL_UART_MspInit+0xa0>)
 8000510:	f000 faf0 	bl	8000af4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000514:	2200      	movs	r2, #0
 8000516:	2100      	movs	r1, #0
 8000518:	2026      	movs	r0, #38	@ 0x26
 800051a:	f000 fa02 	bl	8000922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800051e:	2026      	movs	r0, #38	@ 0x26
 8000520:	f000 fa1b 	bl	800095a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000524:	bf00      	nop
 8000526:	3720      	adds	r7, #32
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40004400 	.word	0x40004400
 8000530:	40021000 	.word	0x40021000
 8000534:	40010800 	.word	0x40010800

08000538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800053c:	bf00      	nop
 800053e:	e7fd      	b.n	800053c <NMI_Handler+0x4>

08000540 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000544:	bf00      	nop
 8000546:	e7fd      	b.n	8000544 <HardFault_Handler+0x4>

08000548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800054c:	bf00      	nop
 800054e:	e7fd      	b.n	800054c <MemManage_Handler+0x4>

08000550 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <BusFault_Handler+0x4>

08000558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800055c:	bf00      	nop
 800055e:	e7fd      	b.n	800055c <UsageFault_Handler+0x4>

08000560 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr

0800056c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000570:	bf00      	nop
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr

08000578 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800057c:	bf00      	nop
 800057e:	46bd      	mov	sp, r7
 8000580:	bc80      	pop	{r7}
 8000582:	4770      	bx	lr

08000584 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000588:	f000 f8b4 	bl	80006f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}

08000590 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000594:	4802      	ldr	r0, [pc, #8]	@ (80005a0 <USART2_IRQHandler+0x10>)
 8000596:	f001 fa17 	bl	80019c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	200000c0 	.word	0x200000c0

080005a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005ac:	4a14      	ldr	r2, [pc, #80]	@ (8000600 <_sbrk+0x5c>)
 80005ae:	4b15      	ldr	r3, [pc, #84]	@ (8000604 <_sbrk+0x60>)
 80005b0:	1ad3      	subs	r3, r2, r3
 80005b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005b8:	4b13      	ldr	r3, [pc, #76]	@ (8000608 <_sbrk+0x64>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d102      	bne.n	80005c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005c0:	4b11      	ldr	r3, [pc, #68]	@ (8000608 <_sbrk+0x64>)
 80005c2:	4a12      	ldr	r2, [pc, #72]	@ (800060c <_sbrk+0x68>)
 80005c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005c6:	4b10      	ldr	r3, [pc, #64]	@ (8000608 <_sbrk+0x64>)
 80005c8:	681a      	ldr	r2, [r3, #0]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4413      	add	r3, r2
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	429a      	cmp	r2, r3
 80005d2:	d207      	bcs.n	80005e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005d4:	f001 ff1a 	bl	800240c <__errno>
 80005d8:	4603      	mov	r3, r0
 80005da:	220c      	movs	r2, #12
 80005dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	e009      	b.n	80005f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005e4:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <_sbrk+0x64>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005ea:	4b07      	ldr	r3, [pc, #28]	@ (8000608 <_sbrk+0x64>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	4413      	add	r3, r2
 80005f2:	4a05      	ldr	r2, [pc, #20]	@ (8000608 <_sbrk+0x64>)
 80005f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005f6:	68fb      	ldr	r3, [r7, #12]
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	3718      	adds	r7, #24
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20005000 	.word	0x20005000
 8000604:	00000400 	.word	0x00000400
 8000608:	20000108 	.word	0x20000108
 800060c:	20000258 	.word	0x20000258

08000610 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000614:	bf00      	nop
 8000616:	46bd      	mov	sp, r7
 8000618:	bc80      	pop	{r7}
 800061a:	4770      	bx	lr

0800061c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800061c:	f7ff fff8 	bl	8000610 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000620:	480b      	ldr	r0, [pc, #44]	@ (8000650 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000622:	490c      	ldr	r1, [pc, #48]	@ (8000654 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000626:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000628:	e002      	b.n	8000630 <LoopCopyDataInit>

0800062a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800062a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800062c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800062e:	3304      	adds	r3, #4

08000630 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000630:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000632:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000634:	d3f9      	bcc.n	800062a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000636:	4a09      	ldr	r2, [pc, #36]	@ (800065c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000638:	4c09      	ldr	r4, [pc, #36]	@ (8000660 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800063a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800063c:	e001      	b.n	8000642 <LoopFillZerobss>

0800063e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800063e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000640:	3204      	adds	r2, #4

08000642 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000642:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000644:	d3fb      	bcc.n	800063e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000646:	f001 fee7 	bl	8002418 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800064a:	f7ff fd7f 	bl	800014c <main>
  bx lr
 800064e:	4770      	bx	lr
  ldr r0, =_sdata
 8000650:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000654:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000658:	08002da8 	.word	0x08002da8
  ldr r2, =_sbss
 800065c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000660:	20000258 	.word	0x20000258

08000664 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000664:	e7fe      	b.n	8000664 <ADC1_2_IRQHandler>
	...

08000668 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800066c:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <HAL_Init+0x28>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a07      	ldr	r2, [pc, #28]	@ (8000690 <HAL_Init+0x28>)
 8000672:	f043 0310 	orr.w	r3, r3, #16
 8000676:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000678:	2003      	movs	r0, #3
 800067a:	f000 f947 	bl	800090c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800067e:	200f      	movs	r0, #15
 8000680:	f000 f808 	bl	8000694 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000684:	f7ff fe98 	bl	80003b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000688:	2300      	movs	r3, #0
}
 800068a:	4618      	mov	r0, r3
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40022000 	.word	0x40022000

08000694 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800069c:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <HAL_InitTick+0x54>)
 800069e:	681a      	ldr	r2, [r3, #0]
 80006a0:	4b12      	ldr	r3, [pc, #72]	@ (80006ec <HAL_InitTick+0x58>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	4619      	mov	r1, r3
 80006a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 f95f 	bl	8000976 <HAL_SYSTICK_Config>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006be:	2301      	movs	r3, #1
 80006c0:	e00e      	b.n	80006e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2b0f      	cmp	r3, #15
 80006c6:	d80a      	bhi.n	80006de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006c8:	2200      	movs	r2, #0
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	f04f 30ff 	mov.w	r0, #4294967295
 80006d0:	f000 f927 	bl	8000922 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006d4:	4a06      	ldr	r2, [pc, #24]	@ (80006f0 <HAL_InitTick+0x5c>)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006da:	2300      	movs	r3, #0
 80006dc:	e000      	b.n	80006e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006de:	2301      	movs	r3, #1
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000000 	.word	0x20000000
 80006ec:	20000008 	.word	0x20000008
 80006f0:	20000004 	.word	0x20000004

080006f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006f8:	4b05      	ldr	r3, [pc, #20]	@ (8000710 <HAL_IncTick+0x1c>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	461a      	mov	r2, r3
 80006fe:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <HAL_IncTick+0x20>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4413      	add	r3, r2
 8000704:	4a03      	ldr	r2, [pc, #12]	@ (8000714 <HAL_IncTick+0x20>)
 8000706:	6013      	str	r3, [r2, #0]
}
 8000708:	bf00      	nop
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	20000008 	.word	0x20000008
 8000714:	2000010c 	.word	0x2000010c

08000718 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  return uwTick;
 800071c:	4b02      	ldr	r3, [pc, #8]	@ (8000728 <HAL_GetTick+0x10>)
 800071e:	681b      	ldr	r3, [r3, #0]
}
 8000720:	4618      	mov	r0, r3
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr
 8000728:	2000010c 	.word	0x2000010c

0800072c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000734:	f7ff fff0 	bl	8000718 <HAL_GetTick>
 8000738:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000744:	d005      	beq.n	8000752 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000746:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <HAL_Delay+0x44>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	461a      	mov	r2, r3
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	4413      	add	r3, r2
 8000750:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000752:	bf00      	nop
 8000754:	f7ff ffe0 	bl	8000718 <HAL_GetTick>
 8000758:	4602      	mov	r2, r0
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	1ad3      	subs	r3, r2, r3
 800075e:	68fa      	ldr	r2, [r7, #12]
 8000760:	429a      	cmp	r2, r3
 8000762:	d8f7      	bhi.n	8000754 <HAL_Delay+0x28>
  {
  }
}
 8000764:	bf00      	nop
 8000766:	bf00      	nop
 8000768:	3710      	adds	r7, #16
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000008 	.word	0x20000008

08000774 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	f003 0307 	and.w	r3, r3, #7
 8000782:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <__NVIC_SetPriorityGrouping+0x44>)
 8000786:	68db      	ldr	r3, [r3, #12]
 8000788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800078a:	68ba      	ldr	r2, [r7, #8]
 800078c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000790:	4013      	ands	r3, r2
 8000792:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800079c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007a6:	4a04      	ldr	r2, [pc, #16]	@ (80007b8 <__NVIC_SetPriorityGrouping+0x44>)
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	60d3      	str	r3, [r2, #12]
}
 80007ac:	bf00      	nop
 80007ae:	3714      	adds	r7, #20
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	e000ed00 	.word	0xe000ed00

080007bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c0:	4b04      	ldr	r3, [pc, #16]	@ (80007d4 <__NVIC_GetPriorityGrouping+0x18>)
 80007c2:	68db      	ldr	r3, [r3, #12]
 80007c4:	0a1b      	lsrs	r3, r3, #8
 80007c6:	f003 0307 	and.w	r3, r3, #7
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bc80      	pop	{r7}
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	db0b      	blt.n	8000802 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	f003 021f 	and.w	r2, r3, #31
 80007f0:	4906      	ldr	r1, [pc, #24]	@ (800080c <__NVIC_EnableIRQ+0x34>)
 80007f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f6:	095b      	lsrs	r3, r3, #5
 80007f8:	2001      	movs	r0, #1
 80007fa:	fa00 f202 	lsl.w	r2, r0, r2
 80007fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	bc80      	pop	{r7}
 800080a:	4770      	bx	lr
 800080c:	e000e100 	.word	0xe000e100

08000810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	6039      	str	r1, [r7, #0]
 800081a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800081c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000820:	2b00      	cmp	r3, #0
 8000822:	db0a      	blt.n	800083a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	b2da      	uxtb	r2, r3
 8000828:	490c      	ldr	r1, [pc, #48]	@ (800085c <__NVIC_SetPriority+0x4c>)
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	0112      	lsls	r2, r2, #4
 8000830:	b2d2      	uxtb	r2, r2
 8000832:	440b      	add	r3, r1
 8000834:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000838:	e00a      	b.n	8000850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4908      	ldr	r1, [pc, #32]	@ (8000860 <__NVIC_SetPriority+0x50>)
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	f003 030f 	and.w	r3, r3, #15
 8000846:	3b04      	subs	r3, #4
 8000848:	0112      	lsls	r2, r2, #4
 800084a:	b2d2      	uxtb	r2, r2
 800084c:	440b      	add	r3, r1
 800084e:	761a      	strb	r2, [r3, #24]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	e000e100 	.word	0xe000e100
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000864:	b480      	push	{r7}
 8000866:	b089      	sub	sp, #36	@ 0x24
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f003 0307 	and.w	r3, r3, #7
 8000876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	f1c3 0307 	rsb	r3, r3, #7
 800087e:	2b04      	cmp	r3, #4
 8000880:	bf28      	it	cs
 8000882:	2304      	movcs	r3, #4
 8000884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	3304      	adds	r3, #4
 800088a:	2b06      	cmp	r3, #6
 800088c:	d902      	bls.n	8000894 <NVIC_EncodePriority+0x30>
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	3b03      	subs	r3, #3
 8000892:	e000      	b.n	8000896 <NVIC_EncodePriority+0x32>
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000898:	f04f 32ff 	mov.w	r2, #4294967295
 800089c:	69bb      	ldr	r3, [r7, #24]
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	43da      	mvns	r2, r3
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	401a      	ands	r2, r3
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ac:	f04f 31ff 	mov.w	r1, #4294967295
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	fa01 f303 	lsl.w	r3, r1, r3
 80008b6:	43d9      	mvns	r1, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	4313      	orrs	r3, r2
         );
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3724      	adds	r7, #36	@ 0x24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr

080008c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3b01      	subs	r3, #1
 80008d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008d8:	d301      	bcc.n	80008de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008da:	2301      	movs	r3, #1
 80008dc:	e00f      	b.n	80008fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008de:	4a0a      	ldr	r2, [pc, #40]	@ (8000908 <SysTick_Config+0x40>)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3b01      	subs	r3, #1
 80008e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008e6:	210f      	movs	r1, #15
 80008e8:	f04f 30ff 	mov.w	r0, #4294967295
 80008ec:	f7ff ff90 	bl	8000810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008f0:	4b05      	ldr	r3, [pc, #20]	@ (8000908 <SysTick_Config+0x40>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008f6:	4b04      	ldr	r3, [pc, #16]	@ (8000908 <SysTick_Config+0x40>)
 80008f8:	2207      	movs	r2, #7
 80008fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008fc:	2300      	movs	r3, #0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	e000e010 	.word	0xe000e010

0800090c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff ff2d 	bl	8000774 <__NVIC_SetPriorityGrouping>
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}

08000922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000922:	b580      	push	{r7, lr}
 8000924:	b086      	sub	sp, #24
 8000926:	af00      	add	r7, sp, #0
 8000928:	4603      	mov	r3, r0
 800092a:	60b9      	str	r1, [r7, #8]
 800092c:	607a      	str	r2, [r7, #4]
 800092e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000934:	f7ff ff42 	bl	80007bc <__NVIC_GetPriorityGrouping>
 8000938:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	68b9      	ldr	r1, [r7, #8]
 800093e:	6978      	ldr	r0, [r7, #20]
 8000940:	f7ff ff90 	bl	8000864 <NVIC_EncodePriority>
 8000944:	4602      	mov	r2, r0
 8000946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800094a:	4611      	mov	r1, r2
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff ff5f 	bl	8000810 <__NVIC_SetPriority>
}
 8000952:	bf00      	nop
 8000954:	3718      	adds	r7, #24
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b082      	sub	sp, #8
 800095e:	af00      	add	r7, sp, #0
 8000960:	4603      	mov	r3, r0
 8000962:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff ff35 	bl	80007d8 <__NVIC_EnableIRQ>
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ffa2 	bl	80008c8 <SysTick_Config>
 8000984:	4603      	mov	r3, r0
}
 8000986:	4618      	mov	r0, r3
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800098e:	b480      	push	{r7}
 8000990:	b085      	sub	sp, #20
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000996:	2300      	movs	r3, #0
 8000998:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	2b02      	cmp	r3, #2
 80009a4:	d008      	beq.n	80009b8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2204      	movs	r2, #4
 80009aa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2200      	movs	r2, #0
 80009b0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80009b4:	2301      	movs	r3, #1
 80009b6:	e020      	b.n	80009fa <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f022 020e 	bic.w	r2, r2, #14
 80009c6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f022 0201 	bic.w	r2, r2, #1
 80009d6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009e0:	2101      	movs	r1, #1
 80009e2:	fa01 f202 	lsl.w	r2, r1, r2
 80009e6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2201      	movs	r2, #1
 80009ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	2200      	movs	r2, #0
 80009f4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80009f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3714      	adds	r7, #20
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	d005      	beq.n	8000a28 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2204      	movs	r2, #4
 8000a20:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
 8000a24:	73fb      	strb	r3, [r7, #15]
 8000a26:	e051      	b.n	8000acc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f022 020e 	bic.w	r2, r2, #14
 8000a36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f022 0201 	bic.w	r2, r2, #1
 8000a46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a22      	ldr	r2, [pc, #136]	@ (8000ad8 <HAL_DMA_Abort_IT+0xd4>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d029      	beq.n	8000aa6 <HAL_DMA_Abort_IT+0xa2>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a21      	ldr	r2, [pc, #132]	@ (8000adc <HAL_DMA_Abort_IT+0xd8>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d022      	beq.n	8000aa2 <HAL_DMA_Abort_IT+0x9e>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a1f      	ldr	r2, [pc, #124]	@ (8000ae0 <HAL_DMA_Abort_IT+0xdc>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d01a      	beq.n	8000a9c <HAL_DMA_Abort_IT+0x98>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ae4 <HAL_DMA_Abort_IT+0xe0>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d012      	beq.n	8000a96 <HAL_DMA_Abort_IT+0x92>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a1c      	ldr	r2, [pc, #112]	@ (8000ae8 <HAL_DMA_Abort_IT+0xe4>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d00a      	beq.n	8000a90 <HAL_DMA_Abort_IT+0x8c>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8000aec <HAL_DMA_Abort_IT+0xe8>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d102      	bne.n	8000a8a <HAL_DMA_Abort_IT+0x86>
 8000a84:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000a88:	e00e      	b.n	8000aa8 <HAL_DMA_Abort_IT+0xa4>
 8000a8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a8e:	e00b      	b.n	8000aa8 <HAL_DMA_Abort_IT+0xa4>
 8000a90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a94:	e008      	b.n	8000aa8 <HAL_DMA_Abort_IT+0xa4>
 8000a96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a9a:	e005      	b.n	8000aa8 <HAL_DMA_Abort_IT+0xa4>
 8000a9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aa0:	e002      	b.n	8000aa8 <HAL_DMA_Abort_IT+0xa4>
 8000aa2:	2310      	movs	r3, #16
 8000aa4:	e000      	b.n	8000aa8 <HAL_DMA_Abort_IT+0xa4>
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	4a11      	ldr	r2, [pc, #68]	@ (8000af0 <HAL_DMA_Abort_IT+0xec>)
 8000aaa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2201      	movs	r2, #1
 8000ab0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d003      	beq.n	8000acc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	4798      	blx	r3
    } 
  }
  return status;
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40020008 	.word	0x40020008
 8000adc:	4002001c 	.word	0x4002001c
 8000ae0:	40020030 	.word	0x40020030
 8000ae4:	40020044 	.word	0x40020044
 8000ae8:	40020058 	.word	0x40020058
 8000aec:	4002006c 	.word	0x4002006c
 8000af0:	40020000 	.word	0x40020000

08000af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b08b      	sub	sp, #44	@ 0x2c
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000afe:	2300      	movs	r3, #0
 8000b00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b02:	2300      	movs	r3, #0
 8000b04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b06:	e169      	b.n	8000ddc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b08:	2201      	movs	r2, #1
 8000b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	69fa      	ldr	r2, [r7, #28]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b1c:	69ba      	ldr	r2, [r7, #24]
 8000b1e:	69fb      	ldr	r3, [r7, #28]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	f040 8158 	bne.w	8000dd6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	4a9a      	ldr	r2, [pc, #616]	@ (8000d94 <HAL_GPIO_Init+0x2a0>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d05e      	beq.n	8000bee <HAL_GPIO_Init+0xfa>
 8000b30:	4a98      	ldr	r2, [pc, #608]	@ (8000d94 <HAL_GPIO_Init+0x2a0>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d875      	bhi.n	8000c22 <HAL_GPIO_Init+0x12e>
 8000b36:	4a98      	ldr	r2, [pc, #608]	@ (8000d98 <HAL_GPIO_Init+0x2a4>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d058      	beq.n	8000bee <HAL_GPIO_Init+0xfa>
 8000b3c:	4a96      	ldr	r2, [pc, #600]	@ (8000d98 <HAL_GPIO_Init+0x2a4>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d86f      	bhi.n	8000c22 <HAL_GPIO_Init+0x12e>
 8000b42:	4a96      	ldr	r2, [pc, #600]	@ (8000d9c <HAL_GPIO_Init+0x2a8>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d052      	beq.n	8000bee <HAL_GPIO_Init+0xfa>
 8000b48:	4a94      	ldr	r2, [pc, #592]	@ (8000d9c <HAL_GPIO_Init+0x2a8>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d869      	bhi.n	8000c22 <HAL_GPIO_Init+0x12e>
 8000b4e:	4a94      	ldr	r2, [pc, #592]	@ (8000da0 <HAL_GPIO_Init+0x2ac>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d04c      	beq.n	8000bee <HAL_GPIO_Init+0xfa>
 8000b54:	4a92      	ldr	r2, [pc, #584]	@ (8000da0 <HAL_GPIO_Init+0x2ac>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d863      	bhi.n	8000c22 <HAL_GPIO_Init+0x12e>
 8000b5a:	4a92      	ldr	r2, [pc, #584]	@ (8000da4 <HAL_GPIO_Init+0x2b0>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d046      	beq.n	8000bee <HAL_GPIO_Init+0xfa>
 8000b60:	4a90      	ldr	r2, [pc, #576]	@ (8000da4 <HAL_GPIO_Init+0x2b0>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d85d      	bhi.n	8000c22 <HAL_GPIO_Init+0x12e>
 8000b66:	2b12      	cmp	r3, #18
 8000b68:	d82a      	bhi.n	8000bc0 <HAL_GPIO_Init+0xcc>
 8000b6a:	2b12      	cmp	r3, #18
 8000b6c:	d859      	bhi.n	8000c22 <HAL_GPIO_Init+0x12e>
 8000b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b74 <HAL_GPIO_Init+0x80>)
 8000b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b74:	08000bef 	.word	0x08000bef
 8000b78:	08000bc9 	.word	0x08000bc9
 8000b7c:	08000bdb 	.word	0x08000bdb
 8000b80:	08000c1d 	.word	0x08000c1d
 8000b84:	08000c23 	.word	0x08000c23
 8000b88:	08000c23 	.word	0x08000c23
 8000b8c:	08000c23 	.word	0x08000c23
 8000b90:	08000c23 	.word	0x08000c23
 8000b94:	08000c23 	.word	0x08000c23
 8000b98:	08000c23 	.word	0x08000c23
 8000b9c:	08000c23 	.word	0x08000c23
 8000ba0:	08000c23 	.word	0x08000c23
 8000ba4:	08000c23 	.word	0x08000c23
 8000ba8:	08000c23 	.word	0x08000c23
 8000bac:	08000c23 	.word	0x08000c23
 8000bb0:	08000c23 	.word	0x08000c23
 8000bb4:	08000c23 	.word	0x08000c23
 8000bb8:	08000bd1 	.word	0x08000bd1
 8000bbc:	08000be5 	.word	0x08000be5
 8000bc0:	4a79      	ldr	r2, [pc, #484]	@ (8000da8 <HAL_GPIO_Init+0x2b4>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d013      	beq.n	8000bee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bc6:	e02c      	b.n	8000c22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	623b      	str	r3, [r7, #32]
          break;
 8000bce:	e029      	b.n	8000c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	3304      	adds	r3, #4
 8000bd6:	623b      	str	r3, [r7, #32]
          break;
 8000bd8:	e024      	b.n	8000c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	68db      	ldr	r3, [r3, #12]
 8000bde:	3308      	adds	r3, #8
 8000be0:	623b      	str	r3, [r7, #32]
          break;
 8000be2:	e01f      	b.n	8000c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	330c      	adds	r3, #12
 8000bea:	623b      	str	r3, [r7, #32]
          break;
 8000bec:	e01a      	b.n	8000c24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d102      	bne.n	8000bfc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bf6:	2304      	movs	r3, #4
 8000bf8:	623b      	str	r3, [r7, #32]
          break;
 8000bfa:	e013      	b.n	8000c24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d105      	bne.n	8000c10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c04:	2308      	movs	r3, #8
 8000c06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	69fa      	ldr	r2, [r7, #28]
 8000c0c:	611a      	str	r2, [r3, #16]
          break;
 8000c0e:	e009      	b.n	8000c24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c10:	2308      	movs	r3, #8
 8000c12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	69fa      	ldr	r2, [r7, #28]
 8000c18:	615a      	str	r2, [r3, #20]
          break;
 8000c1a:	e003      	b.n	8000c24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	623b      	str	r3, [r7, #32]
          break;
 8000c20:	e000      	b.n	8000c24 <HAL_GPIO_Init+0x130>
          break;
 8000c22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	2bff      	cmp	r3, #255	@ 0xff
 8000c28:	d801      	bhi.n	8000c2e <HAL_GPIO_Init+0x13a>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	e001      	b.n	8000c32 <HAL_GPIO_Init+0x13e>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	3304      	adds	r3, #4
 8000c32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	2bff      	cmp	r3, #255	@ 0xff
 8000c38:	d802      	bhi.n	8000c40 <HAL_GPIO_Init+0x14c>
 8000c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	e002      	b.n	8000c46 <HAL_GPIO_Init+0x152>
 8000c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c42:	3b08      	subs	r3, #8
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	210f      	movs	r1, #15
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	fa01 f303 	lsl.w	r3, r1, r3
 8000c54:	43db      	mvns	r3, r3
 8000c56:	401a      	ands	r2, r3
 8000c58:	6a39      	ldr	r1, [r7, #32]
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c60:	431a      	orrs	r2, r3
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	f000 80b1 	beq.w	8000dd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c74:	4b4d      	ldr	r3, [pc, #308]	@ (8000dac <HAL_GPIO_Init+0x2b8>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	4a4c      	ldr	r2, [pc, #304]	@ (8000dac <HAL_GPIO_Init+0x2b8>)
 8000c7a:	f043 0301 	orr.w	r3, r3, #1
 8000c7e:	6193      	str	r3, [r2, #24]
 8000c80:	4b4a      	ldr	r3, [pc, #296]	@ (8000dac <HAL_GPIO_Init+0x2b8>)
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c8c:	4a48      	ldr	r2, [pc, #288]	@ (8000db0 <HAL_GPIO_Init+0x2bc>)
 8000c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c90:	089b      	lsrs	r3, r3, #2
 8000c92:	3302      	adds	r3, #2
 8000c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9c:	f003 0303 	and.w	r3, r3, #3
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	220f      	movs	r2, #15
 8000ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	68fa      	ldr	r2, [r7, #12]
 8000cac:	4013      	ands	r3, r2
 8000cae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	4a40      	ldr	r2, [pc, #256]	@ (8000db4 <HAL_GPIO_Init+0x2c0>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d013      	beq.n	8000ce0 <HAL_GPIO_Init+0x1ec>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a3f      	ldr	r2, [pc, #252]	@ (8000db8 <HAL_GPIO_Init+0x2c4>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d00d      	beq.n	8000cdc <HAL_GPIO_Init+0x1e8>
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4a3e      	ldr	r2, [pc, #248]	@ (8000dbc <HAL_GPIO_Init+0x2c8>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d007      	beq.n	8000cd8 <HAL_GPIO_Init+0x1e4>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a3d      	ldr	r2, [pc, #244]	@ (8000dc0 <HAL_GPIO_Init+0x2cc>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d101      	bne.n	8000cd4 <HAL_GPIO_Init+0x1e0>
 8000cd0:	2303      	movs	r3, #3
 8000cd2:	e006      	b.n	8000ce2 <HAL_GPIO_Init+0x1ee>
 8000cd4:	2304      	movs	r3, #4
 8000cd6:	e004      	b.n	8000ce2 <HAL_GPIO_Init+0x1ee>
 8000cd8:	2302      	movs	r3, #2
 8000cda:	e002      	b.n	8000ce2 <HAL_GPIO_Init+0x1ee>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	e000      	b.n	8000ce2 <HAL_GPIO_Init+0x1ee>
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ce4:	f002 0203 	and.w	r2, r2, #3
 8000ce8:	0092      	lsls	r2, r2, #2
 8000cea:	4093      	lsls	r3, r2
 8000cec:	68fa      	ldr	r2, [r7, #12]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cf2:	492f      	ldr	r1, [pc, #188]	@ (8000db0 <HAL_GPIO_Init+0x2bc>)
 8000cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cf6:	089b      	lsrs	r3, r3, #2
 8000cf8:	3302      	adds	r3, #2
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d006      	beq.n	8000d1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d0e:	689a      	ldr	r2, [r3, #8]
 8000d10:	492c      	ldr	r1, [pc, #176]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	608b      	str	r3, [r1, #8]
 8000d18:	e006      	b.n	8000d28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d1c:	689a      	ldr	r2, [r3, #8]
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	43db      	mvns	r3, r3
 8000d22:	4928      	ldr	r1, [pc, #160]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d24:	4013      	ands	r3, r2
 8000d26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d006      	beq.n	8000d42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d34:	4b23      	ldr	r3, [pc, #140]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d36:	68da      	ldr	r2, [r3, #12]
 8000d38:	4922      	ldr	r1, [pc, #136]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	60cb      	str	r3, [r1, #12]
 8000d40:	e006      	b.n	8000d50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d42:	4b20      	ldr	r3, [pc, #128]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d44:	68da      	ldr	r2, [r3, #12]
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	491e      	ldr	r1, [pc, #120]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d006      	beq.n	8000d6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d5c:	4b19      	ldr	r3, [pc, #100]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d5e:	685a      	ldr	r2, [r3, #4]
 8000d60:	4918      	ldr	r1, [pc, #96]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	604b      	str	r3, [r1, #4]
 8000d68:	e006      	b.n	8000d78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d6a:	4b16      	ldr	r3, [pc, #88]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d6c:	685a      	ldr	r2, [r3, #4]
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	43db      	mvns	r3, r3
 8000d72:	4914      	ldr	r1, [pc, #80]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d74:	4013      	ands	r3, r2
 8000d76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d021      	beq.n	8000dc8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d84:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	490e      	ldr	r1, [pc, #56]	@ (8000dc4 <HAL_GPIO_Init+0x2d0>)
 8000d8a:	69bb      	ldr	r3, [r7, #24]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	600b      	str	r3, [r1, #0]
 8000d90:	e021      	b.n	8000dd6 <HAL_GPIO_Init+0x2e2>
 8000d92:	bf00      	nop
 8000d94:	10320000 	.word	0x10320000
 8000d98:	10310000 	.word	0x10310000
 8000d9c:	10220000 	.word	0x10220000
 8000da0:	10210000 	.word	0x10210000
 8000da4:	10120000 	.word	0x10120000
 8000da8:	10110000 	.word	0x10110000
 8000dac:	40021000 	.word	0x40021000
 8000db0:	40010000 	.word	0x40010000
 8000db4:	40010800 	.word	0x40010800
 8000db8:	40010c00 	.word	0x40010c00
 8000dbc:	40011000 	.word	0x40011000
 8000dc0:	40011400 	.word	0x40011400
 8000dc4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000df8 <HAL_GPIO_Init+0x304>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	69bb      	ldr	r3, [r7, #24]
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	4909      	ldr	r1, [pc, #36]	@ (8000df8 <HAL_GPIO_Init+0x304>)
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dd8:	3301      	adds	r3, #1
 8000dda:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de2:	fa22 f303 	lsr.w	r3, r2, r3
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	f47f ae8e 	bne.w	8000b08 <HAL_GPIO_Init+0x14>
  }
}
 8000dec:	bf00      	nop
 8000dee:	bf00      	nop
 8000df0:	372c      	adds	r7, #44	@ 0x2c
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr
 8000df8:	40010400 	.word	0x40010400

08000dfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	460b      	mov	r3, r1
 8000e06:	807b      	strh	r3, [r7, #2]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e0c:	787b      	ldrb	r3, [r7, #1]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d003      	beq.n	8000e1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e12:	887a      	ldrh	r2, [r7, #2]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e18:	e003      	b.n	8000e22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e1a:	887b      	ldrh	r3, [r7, #2]
 8000e1c:	041a      	lsls	r2, r3, #16
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	611a      	str	r2, [r3, #16]
}
 8000e22:	bf00      	nop
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr

08000e2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d101      	bne.n	8000e3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e272      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	f000 8087 	beq.w	8000f5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e4c:	4b92      	ldr	r3, [pc, #584]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f003 030c 	and.w	r3, r3, #12
 8000e54:	2b04      	cmp	r3, #4
 8000e56:	d00c      	beq.n	8000e72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e58:	4b8f      	ldr	r3, [pc, #572]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 030c 	and.w	r3, r3, #12
 8000e60:	2b08      	cmp	r3, #8
 8000e62:	d112      	bne.n	8000e8a <HAL_RCC_OscConfig+0x5e>
 8000e64:	4b8c      	ldr	r3, [pc, #560]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e70:	d10b      	bne.n	8000e8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e72:	4b89      	ldr	r3, [pc, #548]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d06c      	beq.n	8000f58 <HAL_RCC_OscConfig+0x12c>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d168      	bne.n	8000f58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e24c      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e92:	d106      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x76>
 8000e94:	4b80      	ldr	r3, [pc, #512]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a7f      	ldr	r2, [pc, #508]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e9e:	6013      	str	r3, [r2, #0]
 8000ea0:	e02e      	b.n	8000f00 <HAL_RCC_OscConfig+0xd4>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d10c      	bne.n	8000ec4 <HAL_RCC_OscConfig+0x98>
 8000eaa:	4b7b      	ldr	r3, [pc, #492]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a7a      	ldr	r2, [pc, #488]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000eb4:	6013      	str	r3, [r2, #0]
 8000eb6:	4b78      	ldr	r3, [pc, #480]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a77      	ldr	r2, [pc, #476]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ebc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ec0:	6013      	str	r3, [r2, #0]
 8000ec2:	e01d      	b.n	8000f00 <HAL_RCC_OscConfig+0xd4>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ecc:	d10c      	bne.n	8000ee8 <HAL_RCC_OscConfig+0xbc>
 8000ece:	4b72      	ldr	r3, [pc, #456]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a71      	ldr	r2, [pc, #452]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ed8:	6013      	str	r3, [r2, #0]
 8000eda:	4b6f      	ldr	r3, [pc, #444]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a6e      	ldr	r2, [pc, #440]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ee4:	6013      	str	r3, [r2, #0]
 8000ee6:	e00b      	b.n	8000f00 <HAL_RCC_OscConfig+0xd4>
 8000ee8:	4b6b      	ldr	r3, [pc, #428]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a6a      	ldr	r2, [pc, #424]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000eee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ef2:	6013      	str	r3, [r2, #0]
 8000ef4:	4b68      	ldr	r3, [pc, #416]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a67      	ldr	r2, [pc, #412]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000efa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000efe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d013      	beq.n	8000f30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fc06 	bl	8000718 <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f0e:	e008      	b.n	8000f22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f10:	f7ff fc02 	bl	8000718 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b64      	cmp	r3, #100	@ 0x64
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e200      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f22:	4b5d      	ldr	r3, [pc, #372]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d0f0      	beq.n	8000f10 <HAL_RCC_OscConfig+0xe4>
 8000f2e:	e014      	b.n	8000f5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f30:	f7ff fbf2 	bl	8000718 <HAL_GetTick>
 8000f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f36:	e008      	b.n	8000f4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f38:	f7ff fbee 	bl	8000718 <HAL_GetTick>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	2b64      	cmp	r3, #100	@ 0x64
 8000f44:	d901      	bls.n	8000f4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f46:	2303      	movs	r3, #3
 8000f48:	e1ec      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f4a:	4b53      	ldr	r3, [pc, #332]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d1f0      	bne.n	8000f38 <HAL_RCC_OscConfig+0x10c>
 8000f56:	e000      	b.n	8000f5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d063      	beq.n	800102e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f66:	4b4c      	ldr	r3, [pc, #304]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 030c 	and.w	r3, r3, #12
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d00b      	beq.n	8000f8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f72:	4b49      	ldr	r3, [pc, #292]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 030c 	and.w	r3, r3, #12
 8000f7a:	2b08      	cmp	r3, #8
 8000f7c:	d11c      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x18c>
 8000f7e:	4b46      	ldr	r3, [pc, #280]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d116      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8a:	4b43      	ldr	r3, [pc, #268]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d005      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x176>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	691b      	ldr	r3, [r3, #16]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d001      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e1c0      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa2:	4b3d      	ldr	r3, [pc, #244]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	00db      	lsls	r3, r3, #3
 8000fb0:	4939      	ldr	r1, [pc, #228]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fb6:	e03a      	b.n	800102e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	691b      	ldr	r3, [r3, #16]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d020      	beq.n	8001002 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fc0:	4b36      	ldr	r3, [pc, #216]	@ (800109c <HAL_RCC_OscConfig+0x270>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc6:	f7ff fba7 	bl	8000718 <HAL_GetTick>
 8000fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fce:	f7ff fba3 	bl	8000718 <HAL_GetTick>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e1a1      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 0302 	and.w	r3, r3, #2
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0f0      	beq.n	8000fce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fec:	4b2a      	ldr	r3, [pc, #168]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	695b      	ldr	r3, [r3, #20]
 8000ff8:	00db      	lsls	r3, r3, #3
 8000ffa:	4927      	ldr	r1, [pc, #156]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	600b      	str	r3, [r1, #0]
 8001000:	e015      	b.n	800102e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001002:	4b26      	ldr	r3, [pc, #152]	@ (800109c <HAL_RCC_OscConfig+0x270>)
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001008:	f7ff fb86 	bl	8000718 <HAL_GetTick>
 800100c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800100e:	e008      	b.n	8001022 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001010:	f7ff fb82 	bl	8000718 <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	2b02      	cmp	r3, #2
 800101c:	d901      	bls.n	8001022 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800101e:	2303      	movs	r3, #3
 8001020:	e180      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001022:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1f0      	bne.n	8001010 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0308 	and.w	r3, r3, #8
 8001036:	2b00      	cmp	r3, #0
 8001038:	d03a      	beq.n	80010b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	699b      	ldr	r3, [r3, #24]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d019      	beq.n	8001076 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001042:	4b17      	ldr	r3, [pc, #92]	@ (80010a0 <HAL_RCC_OscConfig+0x274>)
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001048:	f7ff fb66 	bl	8000718 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001050:	f7ff fb62 	bl	8000718 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e160      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001062:	4b0d      	ldr	r3, [pc, #52]	@ (8001098 <HAL_RCC_OscConfig+0x26c>)
 8001064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d0f0      	beq.n	8001050 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800106e:	2001      	movs	r0, #1
 8001070:	f000 face 	bl	8001610 <RCC_Delay>
 8001074:	e01c      	b.n	80010b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001076:	4b0a      	ldr	r3, [pc, #40]	@ (80010a0 <HAL_RCC_OscConfig+0x274>)
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800107c:	f7ff fb4c 	bl	8000718 <HAL_GetTick>
 8001080:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001082:	e00f      	b.n	80010a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001084:	f7ff fb48 	bl	8000718 <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	2b02      	cmp	r3, #2
 8001090:	d908      	bls.n	80010a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001092:	2303      	movs	r3, #3
 8001094:	e146      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000
 800109c:	42420000 	.word	0x42420000
 80010a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010a4:	4b92      	ldr	r3, [pc, #584]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1e9      	bne.n	8001084 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	f000 80a6 	beq.w	800120a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010be:	2300      	movs	r3, #0
 80010c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010c2:	4b8b      	ldr	r3, [pc, #556]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d10d      	bne.n	80010ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ce:	4b88      	ldr	r3, [pc, #544]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010d0:	69db      	ldr	r3, [r3, #28]
 80010d2:	4a87      	ldr	r2, [pc, #540]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d8:	61d3      	str	r3, [r2, #28]
 80010da:	4b85      	ldr	r3, [pc, #532]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80010dc:	69db      	ldr	r3, [r3, #28]
 80010de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010e6:	2301      	movs	r3, #1
 80010e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ea:	4b82      	ldr	r3, [pc, #520]	@ (80012f4 <HAL_RCC_OscConfig+0x4c8>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d118      	bne.n	8001128 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010f6:	4b7f      	ldr	r3, [pc, #508]	@ (80012f4 <HAL_RCC_OscConfig+0x4c8>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a7e      	ldr	r2, [pc, #504]	@ (80012f4 <HAL_RCC_OscConfig+0x4c8>)
 80010fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001100:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001102:	f7ff fb09 	bl	8000718 <HAL_GetTick>
 8001106:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001108:	e008      	b.n	800111c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800110a:	f7ff fb05 	bl	8000718 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b64      	cmp	r3, #100	@ 0x64
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e103      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800111c:	4b75      	ldr	r3, [pc, #468]	@ (80012f4 <HAL_RCC_OscConfig+0x4c8>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001124:	2b00      	cmp	r3, #0
 8001126:	d0f0      	beq.n	800110a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d106      	bne.n	800113e <HAL_RCC_OscConfig+0x312>
 8001130:	4b6f      	ldr	r3, [pc, #444]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001132:	6a1b      	ldr	r3, [r3, #32]
 8001134:	4a6e      	ldr	r2, [pc, #440]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	6213      	str	r3, [r2, #32]
 800113c:	e02d      	b.n	800119a <HAL_RCC_OscConfig+0x36e>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d10c      	bne.n	8001160 <HAL_RCC_OscConfig+0x334>
 8001146:	4b6a      	ldr	r3, [pc, #424]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001148:	6a1b      	ldr	r3, [r3, #32]
 800114a:	4a69      	ldr	r2, [pc, #420]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800114c:	f023 0301 	bic.w	r3, r3, #1
 8001150:	6213      	str	r3, [r2, #32]
 8001152:	4b67      	ldr	r3, [pc, #412]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001154:	6a1b      	ldr	r3, [r3, #32]
 8001156:	4a66      	ldr	r2, [pc, #408]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001158:	f023 0304 	bic.w	r3, r3, #4
 800115c:	6213      	str	r3, [r2, #32]
 800115e:	e01c      	b.n	800119a <HAL_RCC_OscConfig+0x36e>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	2b05      	cmp	r3, #5
 8001166:	d10c      	bne.n	8001182 <HAL_RCC_OscConfig+0x356>
 8001168:	4b61      	ldr	r3, [pc, #388]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	4a60      	ldr	r2, [pc, #384]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	6213      	str	r3, [r2, #32]
 8001174:	4b5e      	ldr	r3, [pc, #376]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001176:	6a1b      	ldr	r3, [r3, #32]
 8001178:	4a5d      	ldr	r2, [pc, #372]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800117a:	f043 0301 	orr.w	r3, r3, #1
 800117e:	6213      	str	r3, [r2, #32]
 8001180:	e00b      	b.n	800119a <HAL_RCC_OscConfig+0x36e>
 8001182:	4b5b      	ldr	r3, [pc, #364]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001184:	6a1b      	ldr	r3, [r3, #32]
 8001186:	4a5a      	ldr	r2, [pc, #360]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001188:	f023 0301 	bic.w	r3, r3, #1
 800118c:	6213      	str	r3, [r2, #32]
 800118e:	4b58      	ldr	r3, [pc, #352]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001190:	6a1b      	ldr	r3, [r3, #32]
 8001192:	4a57      	ldr	r2, [pc, #348]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001194:	f023 0304 	bic.w	r3, r3, #4
 8001198:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	68db      	ldr	r3, [r3, #12]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d015      	beq.n	80011ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a2:	f7ff fab9 	bl	8000718 <HAL_GetTick>
 80011a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011a8:	e00a      	b.n	80011c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011aa:	f7ff fab5 	bl	8000718 <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e0b1      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011c0:	4b4b      	ldr	r3, [pc, #300]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80011c2:	6a1b      	ldr	r3, [r3, #32]
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0ee      	beq.n	80011aa <HAL_RCC_OscConfig+0x37e>
 80011cc:	e014      	b.n	80011f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ce:	f7ff faa3 	bl	8000718 <HAL_GetTick>
 80011d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011d4:	e00a      	b.n	80011ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011d6:	f7ff fa9f 	bl	8000718 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e09b      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011ec:	4b40      	ldr	r3, [pc, #256]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80011ee:	6a1b      	ldr	r3, [r3, #32]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1ee      	bne.n	80011d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011f8:	7dfb      	ldrb	r3, [r7, #23]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d105      	bne.n	800120a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011fe:	4b3c      	ldr	r3, [pc, #240]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	4a3b      	ldr	r2, [pc, #236]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001204:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001208:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 8087 	beq.w	8001322 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001214:	4b36      	ldr	r3, [pc, #216]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 030c 	and.w	r3, r3, #12
 800121c:	2b08      	cmp	r3, #8
 800121e:	d061      	beq.n	80012e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	69db      	ldr	r3, [r3, #28]
 8001224:	2b02      	cmp	r3, #2
 8001226:	d146      	bne.n	80012b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001228:	4b33      	ldr	r3, [pc, #204]	@ (80012f8 <HAL_RCC_OscConfig+0x4cc>)
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122e:	f7ff fa73 	bl	8000718 <HAL_GetTick>
 8001232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001234:	e008      	b.n	8001248 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001236:	f7ff fa6f 	bl	8000718 <HAL_GetTick>
 800123a:	4602      	mov	r2, r0
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d901      	bls.n	8001248 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e06d      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001248:	4b29      	ldr	r3, [pc, #164]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1f0      	bne.n	8001236 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800125c:	d108      	bne.n	8001270 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800125e:	4b24      	ldr	r3, [pc, #144]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	4921      	ldr	r1, [pc, #132]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 800126c:	4313      	orrs	r3, r2
 800126e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6a19      	ldr	r1, [r3, #32]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001280:	430b      	orrs	r3, r1
 8001282:	491b      	ldr	r1, [pc, #108]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 8001284:	4313      	orrs	r3, r2
 8001286:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001288:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <HAL_RCC_OscConfig+0x4cc>)
 800128a:	2201      	movs	r2, #1
 800128c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128e:	f7ff fa43 	bl	8000718 <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001296:	f7ff fa3f 	bl	8000718 <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e03d      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012a8:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0f0      	beq.n	8001296 <HAL_RCC_OscConfig+0x46a>
 80012b4:	e035      	b.n	8001322 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012b6:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <HAL_RCC_OscConfig+0x4cc>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012bc:	f7ff fa2c 	bl	8000718 <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c4:	f7ff fa28 	bl	8000718 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e026      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d6:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <HAL_RCC_OscConfig+0x4c4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1f0      	bne.n	80012c4 <HAL_RCC_OscConfig+0x498>
 80012e2:	e01e      	b.n	8001322 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	69db      	ldr	r3, [r3, #28]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d107      	bne.n	80012fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e019      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40007000 	.word	0x40007000
 80012f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012fc:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <HAL_RCC_OscConfig+0x500>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	429a      	cmp	r2, r3
 800130e:	d106      	bne.n	800131e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800131a:	429a      	cmp	r2, r3
 800131c:	d001      	beq.n	8001322 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40021000 	.word	0x40021000

08001330 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d101      	bne.n	8001344 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e0d0      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001344:	4b6a      	ldr	r3, [pc, #424]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0307 	and.w	r3, r3, #7
 800134c:	683a      	ldr	r2, [r7, #0]
 800134e:	429a      	cmp	r2, r3
 8001350:	d910      	bls.n	8001374 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001352:	4b67      	ldr	r3, [pc, #412]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f023 0207 	bic.w	r2, r3, #7
 800135a:	4965      	ldr	r1, [pc, #404]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	4313      	orrs	r3, r2
 8001360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001362:	4b63      	ldr	r3, [pc, #396]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	683a      	ldr	r2, [r7, #0]
 800136c:	429a      	cmp	r2, r3
 800136e:	d001      	beq.n	8001374 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e0b8      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	2b00      	cmp	r3, #0
 800137e:	d020      	beq.n	80013c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	2b00      	cmp	r3, #0
 800138a:	d005      	beq.n	8001398 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800138c:	4b59      	ldr	r3, [pc, #356]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	4a58      	ldr	r2, [pc, #352]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001392:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001396:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0308 	and.w	r3, r3, #8
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d005      	beq.n	80013b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013a4:	4b53      	ldr	r3, [pc, #332]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	4a52      	ldr	r2, [pc, #328]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013aa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80013ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013b0:	4b50      	ldr	r3, [pc, #320]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	494d      	ldr	r1, [pc, #308]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013be:	4313      	orrs	r3, r2
 80013c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d040      	beq.n	8001450 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d107      	bne.n	80013e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	4b47      	ldr	r3, [pc, #284]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d115      	bne.n	800140e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e07f      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d107      	bne.n	80013fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ee:	4b41      	ldr	r3, [pc, #260]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d109      	bne.n	800140e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e073      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013fe:	4b3d      	ldr	r3, [pc, #244]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	2b00      	cmp	r3, #0
 8001408:	d101      	bne.n	800140e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e06b      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800140e:	4b39      	ldr	r3, [pc, #228]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f023 0203 	bic.w	r2, r3, #3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	4936      	ldr	r1, [pc, #216]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 800141c:	4313      	orrs	r3, r2
 800141e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001420:	f7ff f97a 	bl	8000718 <HAL_GetTick>
 8001424:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001426:	e00a      	b.n	800143e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001428:	f7ff f976 	bl	8000718 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001436:	4293      	cmp	r3, r2
 8001438:	d901      	bls.n	800143e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800143a:	2303      	movs	r3, #3
 800143c:	e053      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800143e:	4b2d      	ldr	r3, [pc, #180]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f003 020c 	and.w	r2, r3, #12
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	429a      	cmp	r2, r3
 800144e:	d1eb      	bne.n	8001428 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001450:	4b27      	ldr	r3, [pc, #156]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0307 	and.w	r3, r3, #7
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	429a      	cmp	r2, r3
 800145c:	d210      	bcs.n	8001480 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800145e:	4b24      	ldr	r3, [pc, #144]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f023 0207 	bic.w	r2, r3, #7
 8001466:	4922      	ldr	r1, [pc, #136]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	4313      	orrs	r3, r2
 800146c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d001      	beq.n	8001480 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e032      	b.n	80014e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	2b00      	cmp	r3, #0
 800148a:	d008      	beq.n	800149e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800148c:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	4916      	ldr	r1, [pc, #88]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	4313      	orrs	r3, r2
 800149c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 0308 	and.w	r3, r3, #8
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d009      	beq.n	80014be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014aa:	4b12      	ldr	r3, [pc, #72]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	490e      	ldr	r1, [pc, #56]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80014ba:	4313      	orrs	r3, r2
 80014bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014be:	f000 f821 	bl	8001504 <HAL_RCC_GetSysClockFreq>
 80014c2:	4602      	mov	r2, r0
 80014c4:	4b0b      	ldr	r3, [pc, #44]	@ (80014f4 <HAL_RCC_ClockConfig+0x1c4>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	091b      	lsrs	r3, r3, #4
 80014ca:	f003 030f 	and.w	r3, r3, #15
 80014ce:	490a      	ldr	r1, [pc, #40]	@ (80014f8 <HAL_RCC_ClockConfig+0x1c8>)
 80014d0:	5ccb      	ldrb	r3, [r1, r3]
 80014d2:	fa22 f303 	lsr.w	r3, r2, r3
 80014d6:	4a09      	ldr	r2, [pc, #36]	@ (80014fc <HAL_RCC_ClockConfig+0x1cc>)
 80014d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014da:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <HAL_RCC_ClockConfig+0x1d0>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff f8d8 	bl	8000694 <HAL_InitTick>

  return HAL_OK;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40022000 	.word	0x40022000
 80014f4:	40021000 	.word	0x40021000
 80014f8:	08002d40 	.word	0x08002d40
 80014fc:	20000000 	.word	0x20000000
 8001500:	20000004 	.word	0x20000004

08001504 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001504:	b480      	push	{r7}
 8001506:	b087      	sub	sp, #28
 8001508:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	2300      	movs	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800151e:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x94>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f003 030c 	and.w	r3, r3, #12
 800152a:	2b04      	cmp	r3, #4
 800152c:	d002      	beq.n	8001534 <HAL_RCC_GetSysClockFreq+0x30>
 800152e:	2b08      	cmp	r3, #8
 8001530:	d003      	beq.n	800153a <HAL_RCC_GetSysClockFreq+0x36>
 8001532:	e027      	b.n	8001584 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001534:	4b19      	ldr	r3, [pc, #100]	@ (800159c <HAL_RCC_GetSysClockFreq+0x98>)
 8001536:	613b      	str	r3, [r7, #16]
      break;
 8001538:	e027      	b.n	800158a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	0c9b      	lsrs	r3, r3, #18
 800153e:	f003 030f 	and.w	r3, r3, #15
 8001542:	4a17      	ldr	r2, [pc, #92]	@ (80015a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001544:	5cd3      	ldrb	r3, [r2, r3]
 8001546:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d010      	beq.n	8001574 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001552:	4b11      	ldr	r3, [pc, #68]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x94>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	0c5b      	lsrs	r3, r3, #17
 8001558:	f003 0301 	and.w	r3, r3, #1
 800155c:	4a11      	ldr	r2, [pc, #68]	@ (80015a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800155e:	5cd3      	ldrb	r3, [r2, r3]
 8001560:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a0d      	ldr	r2, [pc, #52]	@ (800159c <HAL_RCC_GetSysClockFreq+0x98>)
 8001566:	fb03 f202 	mul.w	r2, r3, r2
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	e004      	b.n	800157e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a0c      	ldr	r2, [pc, #48]	@ (80015a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001578:	fb02 f303 	mul.w	r3, r2, r3
 800157c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	613b      	str	r3, [r7, #16]
      break;
 8001582:	e002      	b.n	800158a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001584:	4b05      	ldr	r3, [pc, #20]	@ (800159c <HAL_RCC_GetSysClockFreq+0x98>)
 8001586:	613b      	str	r3, [r7, #16]
      break;
 8001588:	bf00      	nop
    }
  }
  return sysclockfreq;
 800158a:	693b      	ldr	r3, [r7, #16]
}
 800158c:	4618      	mov	r0, r3
 800158e:	371c      	adds	r7, #28
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40021000 	.word	0x40021000
 800159c:	007a1200 	.word	0x007a1200
 80015a0:	08002d58 	.word	0x08002d58
 80015a4:	08002d68 	.word	0x08002d68
 80015a8:	003d0900 	.word	0x003d0900

080015ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015b0:	4b02      	ldr	r3, [pc, #8]	@ (80015bc <HAL_RCC_GetHCLKFreq+0x10>)
 80015b2:	681b      	ldr	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	20000000 	.word	0x20000000

080015c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015c4:	f7ff fff2 	bl	80015ac <HAL_RCC_GetHCLKFreq>
 80015c8:	4602      	mov	r2, r0
 80015ca:	4b05      	ldr	r3, [pc, #20]	@ (80015e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	0a1b      	lsrs	r3, r3, #8
 80015d0:	f003 0307 	and.w	r3, r3, #7
 80015d4:	4903      	ldr	r1, [pc, #12]	@ (80015e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015d6:	5ccb      	ldrb	r3, [r1, r3]
 80015d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40021000 	.word	0x40021000
 80015e4:	08002d50 	.word	0x08002d50

080015e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015ec:	f7ff ffde 	bl	80015ac <HAL_RCC_GetHCLKFreq>
 80015f0:	4602      	mov	r2, r0
 80015f2:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	0adb      	lsrs	r3, r3, #11
 80015f8:	f003 0307 	and.w	r3, r3, #7
 80015fc:	4903      	ldr	r1, [pc, #12]	@ (800160c <HAL_RCC_GetPCLK2Freq+0x24>)
 80015fe:	5ccb      	ldrb	r3, [r1, r3]
 8001600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001604:	4618      	mov	r0, r3
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40021000 	.word	0x40021000
 800160c:	08002d50 	.word	0x08002d50

08001610 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001618:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <RCC_Delay+0x34>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0a      	ldr	r2, [pc, #40]	@ (8001648 <RCC_Delay+0x38>)
 800161e:	fba2 2303 	umull	r2, r3, r2, r3
 8001622:	0a5b      	lsrs	r3, r3, #9
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	fb02 f303 	mul.w	r3, r2, r3
 800162a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800162c:	bf00      	nop
  }
  while (Delay --);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	1e5a      	subs	r2, r3, #1
 8001632:	60fa      	str	r2, [r7, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1f9      	bne.n	800162c <RCC_Delay+0x1c>
}
 8001638:	bf00      	nop
 800163a:	bf00      	nop
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	20000000 	.word	0x20000000
 8001648:	10624dd3 	.word	0x10624dd3

0800164c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e093      	b.n	8001788 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001666:	b2db      	uxtb	r3, r3
 8001668:	2b00      	cmp	r3, #0
 800166a:	d106      	bne.n	800167a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7fe fed1 	bl	800041c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2202      	movs	r2, #2
 800167e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	6812      	ldr	r2, [r2, #0]
 800168c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001690:	f023 0307 	bic.w	r3, r3, #7
 8001694:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3304      	adds	r3, #4
 800169e:	4619      	mov	r1, r3
 80016a0:	4610      	mov	r0, r2
 80016a2:	f000 f875 	bl	8001790 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	697a      	ldr	r2, [r7, #20]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80016ce:	f023 0303 	bic.w	r3, r3, #3
 80016d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	021b      	lsls	r3, r3, #8
 80016de:	4313      	orrs	r3, r2
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80016ec:	f023 030c 	bic.w	r3, r3, #12
 80016f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80016f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80016fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	68da      	ldr	r2, [r3, #12]
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	021b      	lsls	r3, r3, #8
 8001708:	4313      	orrs	r3, r2
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4313      	orrs	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	011a      	lsls	r2, r3, #4
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	6a1b      	ldr	r3, [r3, #32]
 800171a:	031b      	lsls	r3, r3, #12
 800171c:	4313      	orrs	r3, r2
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	4313      	orrs	r3, r2
 8001722:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800172a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	695b      	ldr	r3, [r3, #20]
 8001734:	011b      	lsls	r3, r3, #4
 8001736:	4313      	orrs	r3, r2
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	4313      	orrs	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2201      	movs	r2, #1
 800175a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2201      	movs	r2, #1
 800176a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2201      	movs	r2, #1
 8001772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2201      	movs	r2, #1
 8001782:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001860 <TIM_Base_SetConfig+0xd0>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d00b      	beq.n	80017c0 <TIM_Base_SetConfig+0x30>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017ae:	d007      	beq.n	80017c0 <TIM_Base_SetConfig+0x30>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4a2c      	ldr	r2, [pc, #176]	@ (8001864 <TIM_Base_SetConfig+0xd4>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d003      	beq.n	80017c0 <TIM_Base_SetConfig+0x30>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a2b      	ldr	r2, [pc, #172]	@ (8001868 <TIM_Base_SetConfig+0xd8>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d108      	bne.n	80017d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80017c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a22      	ldr	r2, [pc, #136]	@ (8001860 <TIM_Base_SetConfig+0xd0>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d00b      	beq.n	80017f2 <TIM_Base_SetConfig+0x62>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017e0:	d007      	beq.n	80017f2 <TIM_Base_SetConfig+0x62>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a1f      	ldr	r2, [pc, #124]	@ (8001864 <TIM_Base_SetConfig+0xd4>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d003      	beq.n	80017f2 <TIM_Base_SetConfig+0x62>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a1e      	ldr	r2, [pc, #120]	@ (8001868 <TIM_Base_SetConfig+0xd8>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d108      	bne.n	8001804 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80017f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	4313      	orrs	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	4313      	orrs	r3, r2
 8001810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	689a      	ldr	r2, [r3, #8]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <TIM_Base_SetConfig+0xd0>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d103      	bne.n	8001838 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	691a      	ldr	r2, [r3, #16]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2201      	movs	r2, #1
 800183c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	2b00      	cmp	r3, #0
 8001848:	d005      	beq.n	8001856 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	f023 0201 	bic.w	r2, r3, #1
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	611a      	str	r2, [r3, #16]
  }
}
 8001856:	bf00      	nop
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr
 8001860:	40012c00 	.word	0x40012c00
 8001864:	40000400 	.word	0x40000400
 8001868:	40000800 	.word	0x40000800

0800186c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800186c:	b480      	push	{r7}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800187c:	2b01      	cmp	r3, #1
 800187e:	d101      	bne.n	8001884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001880:	2302      	movs	r3, #2
 8001882:	e046      	b.n	8001912 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2202      	movs	r2, #2
 8001890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80018aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	68fa      	ldr	r2, [r7, #12]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a16      	ldr	r2, [pc, #88]	@ (800191c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d00e      	beq.n	80018e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018d0:	d009      	beq.n	80018e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a12      	ldr	r2, [pc, #72]	@ (8001920 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d004      	beq.n	80018e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a10      	ldr	r2, [pc, #64]	@ (8001924 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d10c      	bne.n	8001900 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80018ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	68ba      	ldr	r2, [r7, #8]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	68ba      	ldr	r2, [r7, #8]
 80018fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	40012c00 	.word	0x40012c00
 8001920:	40000400 	.word	0x40000400
 8001924:	40000800 	.word	0x40000800

08001928 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e042      	b.n	80019c0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d106      	bne.n	8001954 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7fe fda0 	bl	8000494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2224      	movs	r2, #36	@ 0x24
 8001958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800196a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f000 fc7f 	bl	8002270 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	691a      	ldr	r2, [r3, #16]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001980:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	695a      	ldr	r2, [r3, #20]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001990:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68da      	ldr	r2, [r3, #12]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80019a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2220      	movs	r2, #32
 80019ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2220      	movs	r2, #32
 80019b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b0ba      	sub	sp, #232	@ 0xe8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80019ee:	2300      	movs	r3, #0
 80019f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80019f4:	2300      	movs	r3, #0
 80019f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80019fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001a06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10f      	bne.n	8001a2e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a12:	f003 0320 	and.w	r3, r3, #32
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d009      	beq.n	8001a2e <HAL_UART_IRQHandler+0x66>
 8001a1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a1e:	f003 0320 	and.w	r3, r3, #32
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 fb63 	bl	80020f2 <UART_Receive_IT>
      return;
 8001a2c:	e25b      	b.n	8001ee6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001a2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 80de 	beq.w	8001bf4 <HAL_UART_IRQHandler+0x22c>
 8001a38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d106      	bne.n	8001a52 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a48:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	f000 80d1 	beq.w	8001bf4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d00b      	beq.n	8001a76 <HAL_UART_IRQHandler+0xae>
 8001a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d005      	beq.n	8001a76 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6e:	f043 0201 	orr.w	r2, r3, #1
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a7a:	f003 0304 	and.w	r3, r3, #4
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d00b      	beq.n	8001a9a <HAL_UART_IRQHandler+0xd2>
 8001a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a92:	f043 0202 	orr.w	r2, r3, #2
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00b      	beq.n	8001abe <HAL_UART_IRQHandler+0xf6>
 8001aa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d005      	beq.n	8001abe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f043 0204 	orr.w	r2, r3, #4
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ac2:	f003 0308 	and.w	r3, r3, #8
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d011      	beq.n	8001aee <HAL_UART_IRQHandler+0x126>
 8001aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ace:	f003 0320 	and.w	r3, r3, #32
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d105      	bne.n	8001ae2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d005      	beq.n	8001aee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae6:	f043 0208 	orr.w	r2, r3, #8
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f000 81f2 	beq.w	8001edc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001afc:	f003 0320 	and.w	r3, r3, #32
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d008      	beq.n	8001b16 <HAL_UART_IRQHandler+0x14e>
 8001b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001b08:	f003 0320 	and.w	r3, r3, #32
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d002      	beq.n	8001b16 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f000 faee 	bl	80020f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	bf14      	ite	ne
 8001b24:	2301      	movne	r3, #1
 8001b26:	2300      	moveq	r3, #0
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d103      	bne.n	8001b42 <HAL_UART_IRQHandler+0x17a>
 8001b3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d04f      	beq.n	8001be2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f000 f9f8 	bl	8001f38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d041      	beq.n	8001bda <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	3314      	adds	r3, #20
 8001b5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b64:	e853 3f00 	ldrex	r3, [r3]
 8001b68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001b6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001b74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	3314      	adds	r3, #20
 8001b7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001b82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001b86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001b8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001b92:	e841 2300 	strex	r3, r2, [r1]
 8001b96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001b9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1d9      	bne.n	8001b56 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d013      	beq.n	8001bd2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bae:	4a7e      	ldr	r2, [pc, #504]	@ (8001da8 <HAL_UART_IRQHandler+0x3e0>)
 8001bb0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe ff24 	bl	8000a04 <HAL_DMA_Abort_IT>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d016      	beq.n	8001bf0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001bcc:	4610      	mov	r0, r2
 8001bce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001bd0:	e00e      	b.n	8001bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 f99c 	bl	8001f10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001bd8:	e00a      	b.n	8001bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f998 	bl	8001f10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001be0:	e006      	b.n	8001bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f994 	bl	8001f10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001bee:	e175      	b.n	8001edc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001bf0:	bf00      	nop
    return;
 8001bf2:	e173      	b.n	8001edc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	f040 814f 	bne.w	8001e9c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001c02:	f003 0310 	and.w	r3, r3, #16
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 8148 	beq.w	8001e9c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001c10:	f003 0310 	and.w	r3, r3, #16
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f000 8141 	beq.w	8001e9c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 80b6 	beq.w	8001dac <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001c4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 8145 	beq.w	8001ee0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	f080 813e 	bcs.w	8001ee0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001c6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	2b20      	cmp	r3, #32
 8001c74:	f000 8088 	beq.w	8001d88 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	330c      	adds	r3, #12
 8001c7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c86:	e853 3f00 	ldrex	r3, [r3]
 8001c8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001c8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	330c      	adds	r3, #12
 8001ca0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001ca4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001ca8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cac:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001cb0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001cb4:	e841 2300 	strex	r3, r2, [r1]
 8001cb8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001cbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1d9      	bne.n	8001c78 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	3314      	adds	r3, #20
 8001cca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ccc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001cce:	e853 3f00 	ldrex	r3, [r3]
 8001cd2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001cd4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001cd6:	f023 0301 	bic.w	r3, r3, #1
 8001cda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	3314      	adds	r3, #20
 8001ce4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001ce8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001cec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001cf0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001cf4:	e841 2300 	strex	r3, r2, [r1]
 8001cf8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8001cfa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1e1      	bne.n	8001cc4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	3314      	adds	r3, #20
 8001d06:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d0a:	e853 3f00 	ldrex	r3, [r3]
 8001d0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8001d10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	3314      	adds	r3, #20
 8001d20:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001d24:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001d26:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d28:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001d2a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001d2c:	e841 2300 	strex	r3, r2, [r1]
 8001d30:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8001d32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1e3      	bne.n	8001d00 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2220      	movs	r2, #32
 8001d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	330c      	adds	r3, #12
 8001d4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d50:	e853 3f00 	ldrex	r3, [r3]
 8001d54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8001d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d58:	f023 0310 	bic.w	r3, r3, #16
 8001d5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	330c      	adds	r3, #12
 8001d66:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001d6a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001d6c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001d70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d72:	e841 2300 	strex	r3, r2, [r1]
 8001d76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8001d78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1e3      	bne.n	8001d46 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe fe03 	bl	800098e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f8bf 	bl	8001f22 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001da4:	e09c      	b.n	8001ee0 <HAL_UART_IRQHandler+0x518>
 8001da6:	bf00      	nop
 8001da8:	08001ffd 	.word	0x08001ffd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f000 808e 	beq.w	8001ee4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001dc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 8089 	beq.w	8001ee4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	330c      	adds	r3, #12
 8001dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ddc:	e853 3f00 	ldrex	r3, [r3]
 8001de0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001de4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001de8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	330c      	adds	r3, #12
 8001df2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8001df6:	647a      	str	r2, [r7, #68]	@ 0x44
 8001df8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001dfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001dfe:	e841 2300 	strex	r3, r2, [r1]
 8001e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1e3      	bne.n	8001dd2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	3314      	adds	r3, #20
 8001e10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e14:	e853 3f00 	ldrex	r3, [r3]
 8001e18:	623b      	str	r3, [r7, #32]
   return(result);
 8001e1a:	6a3b      	ldr	r3, [r7, #32]
 8001e1c:	f023 0301 	bic.w	r3, r3, #1
 8001e20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	3314      	adds	r3, #20
 8001e2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001e2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8001e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001e34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e36:	e841 2300 	strex	r3, r2, [r1]
 8001e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1e3      	bne.n	8001e0a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2220      	movs	r2, #32
 8001e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	330c      	adds	r3, #12
 8001e56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	e853 3f00 	ldrex	r3, [r3]
 8001e5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f023 0310 	bic.w	r3, r3, #16
 8001e66:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	330c      	adds	r3, #12
 8001e70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8001e74:	61fa      	str	r2, [r7, #28]
 8001e76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e78:	69b9      	ldr	r1, [r7, #24]
 8001e7a:	69fa      	ldr	r2, [r7, #28]
 8001e7c:	e841 2300 	strex	r3, r2, [r1]
 8001e80:	617b      	str	r3, [r7, #20]
   return(result);
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d1e3      	bne.n	8001e50 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001e8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001e92:	4619      	mov	r1, r3
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f844 	bl	8001f22 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001e9a:	e023      	b.n	8001ee4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d009      	beq.n	8001ebc <HAL_UART_IRQHandler+0x4f4>
 8001ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d003      	beq.n	8001ebc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 f8b5 	bl	8002024 <UART_Transmit_IT>
    return;
 8001eba:	e014      	b.n	8001ee6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00e      	beq.n	8001ee6 <HAL_UART_IRQHandler+0x51e>
 8001ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d008      	beq.n	8001ee6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f8f4 	bl	80020c2 <UART_EndTransmit_IT>
    return;
 8001eda:	e004      	b.n	8001ee6 <HAL_UART_IRQHandler+0x51e>
    return;
 8001edc:	bf00      	nop
 8001ede:	e002      	b.n	8001ee6 <HAL_UART_IRQHandler+0x51e>
      return;
 8001ee0:	bf00      	nop
 8001ee2:	e000      	b.n	8001ee6 <HAL_UART_IRQHandler+0x51e>
      return;
 8001ee4:	bf00      	nop
  }
}
 8001ee6:	37e8      	adds	r7, #232	@ 0xe8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr

08001efe <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001efe:	b480      	push	{r7}
 8001f00:	b083      	sub	sp, #12
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001f06:	bf00      	nop
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bc80      	pop	{r7}
 8001f0e:	4770      	bx	lr

08001f10 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr

08001f22 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr

08001f38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b095      	sub	sp, #84	@ 0x54
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	330c      	adds	r3, #12
 8001f46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f4a:	e853 3f00 	ldrex	r3, [r3]
 8001f4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	330c      	adds	r3, #12
 8001f5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f60:	643a      	str	r2, [r7, #64]	@ 0x40
 8001f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001f66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f68:	e841 2300 	strex	r3, r2, [r1]
 8001f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1e5      	bne.n	8001f40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	3314      	adds	r3, #20
 8001f7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	e853 3f00 	ldrex	r3, [r3]
 8001f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	3314      	adds	r3, #20
 8001f92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001f94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f9c:	e841 2300 	strex	r3, r2, [r1]
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1e5      	bne.n	8001f74 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d119      	bne.n	8001fe4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	330c      	adds	r3, #12
 8001fb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	e853 3f00 	ldrex	r3, [r3]
 8001fbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	f023 0310 	bic.w	r3, r3, #16
 8001fc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	330c      	adds	r3, #12
 8001fce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fd0:	61ba      	str	r2, [r7, #24]
 8001fd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fd4:	6979      	ldr	r1, [r7, #20]
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	e841 2300 	strex	r3, r2, [r1]
 8001fdc:	613b      	str	r3, [r7, #16]
   return(result);
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1e5      	bne.n	8001fb0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001ff2:	bf00      	nop
 8001ff4:	3754      	adds	r7, #84	@ 0x54
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr

08001ffc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002008:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2200      	movs	r2, #0
 800200e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f7ff ff7a 	bl	8001f10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800201c:	bf00      	nop
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002032:	b2db      	uxtb	r3, r3
 8002034:	2b21      	cmp	r3, #33	@ 0x21
 8002036:	d13e      	bne.n	80020b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002040:	d114      	bne.n	800206c <UART_Transmit_IT+0x48>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d110      	bne.n	800206c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	461a      	mov	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800205e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	1c9a      	adds	r2, r3, #2
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	621a      	str	r2, [r3, #32]
 800206a:	e008      	b.n	800207e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	1c59      	adds	r1, r3, #1
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6211      	str	r1, [r2, #32]
 8002076:	781a      	ldrb	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002082:	b29b      	uxth	r3, r3
 8002084:	3b01      	subs	r3, #1
 8002086:	b29b      	uxth	r3, r3
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	4619      	mov	r1, r3
 800208c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10f      	bne.n	80020b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68da      	ldr	r2, [r3, #12]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80020b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	e000      	b.n	80020b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80020b6:	2302      	movs	r3, #2
  }
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr

080020c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2220      	movs	r2, #32
 80020de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7ff ff02 	bl	8001eec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b08c      	sub	sp, #48	@ 0x30
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b22      	cmp	r3, #34	@ 0x22
 8002104:	f040 80ae 	bne.w	8002264 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002110:	d117      	bne.n	8002142 <UART_Receive_IT+0x50>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d113      	bne.n	8002142 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800211a:	2300      	movs	r3, #0
 800211c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002122:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	b29b      	uxth	r3, r3
 800212c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002130:	b29a      	uxth	r2, r3
 8002132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002134:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213a:	1c9a      	adds	r2, r3, #2
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002140:	e026      	b.n	8002190 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002146:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002148:	2300      	movs	r3, #0
 800214a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002154:	d007      	beq.n	8002166 <UART_Receive_IT+0x74>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10a      	bne.n	8002174 <UART_Receive_IT+0x82>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d106      	bne.n	8002174 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002170:	701a      	strb	r2, [r3, #0]
 8002172:	e008      	b.n	8002186 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	b2db      	uxtb	r3, r3
 800217c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002180:	b2da      	uxtb	r2, r3
 8002182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002184:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800218a:	1c5a      	adds	r2, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002194:	b29b      	uxth	r3, r3
 8002196:	3b01      	subs	r3, #1
 8002198:	b29b      	uxth	r3, r3
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	4619      	mov	r1, r3
 800219e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d15d      	bne.n	8002260 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68da      	ldr	r2, [r3, #12]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f022 0220 	bic.w	r2, r2, #32
 80021b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	695a      	ldr	r2, [r3, #20]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0201 	bic.w	r2, r2, #1
 80021d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2220      	movs	r2, #32
 80021d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d135      	bne.n	8002256 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	330c      	adds	r3, #12
 80021f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	e853 3f00 	ldrex	r3, [r3]
 80021fe:	613b      	str	r3, [r7, #16]
   return(result);
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	f023 0310 	bic.w	r3, r3, #16
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	330c      	adds	r3, #12
 800220e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002210:	623a      	str	r2, [r7, #32]
 8002212:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002214:	69f9      	ldr	r1, [r7, #28]
 8002216:	6a3a      	ldr	r2, [r7, #32]
 8002218:	e841 2300 	strex	r3, r2, [r1]
 800221c:	61bb      	str	r3, [r7, #24]
   return(result);
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1e5      	bne.n	80021f0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	2b10      	cmp	r3, #16
 8002230:	d10a      	bne.n	8002248 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800224c:	4619      	mov	r1, r3
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff fe67 	bl	8001f22 <HAL_UARTEx_RxEventCallback>
 8002254:	e002      	b.n	800225c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f7ff fe51 	bl	8001efe <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	e002      	b.n	8002266 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002260:	2300      	movs	r3, #0
 8002262:	e000      	b.n	8002266 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002264:	2302      	movs	r3, #2
  }
}
 8002266:	4618      	mov	r0, r3
 8002268:	3730      	adds	r7, #48	@ 0x30
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
	...

08002270 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68da      	ldr	r2, [r3, #12]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	431a      	orrs	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	4313      	orrs	r3, r2
 800229e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80022aa:	f023 030c 	bic.w	r3, r3, #12
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6812      	ldr	r2, [r2, #0]
 80022b2:	68b9      	ldr	r1, [r7, #8]
 80022b4:	430b      	orrs	r3, r1
 80022b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	699a      	ldr	r2, [r3, #24]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a2c      	ldr	r2, [pc, #176]	@ (8002384 <UART_SetConfig+0x114>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d103      	bne.n	80022e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80022d8:	f7ff f986 	bl	80015e8 <HAL_RCC_GetPCLK2Freq>
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	e002      	b.n	80022e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80022e0:	f7ff f96e 	bl	80015c0 <HAL_RCC_GetPCLK1Freq>
 80022e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	009a      	lsls	r2, r3, #2
 80022f0:	441a      	add	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fc:	4a22      	ldr	r2, [pc, #136]	@ (8002388 <UART_SetConfig+0x118>)
 80022fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002302:	095b      	lsrs	r3, r3, #5
 8002304:	0119      	lsls	r1, r3, #4
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	4613      	mov	r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	4413      	add	r3, r2
 800230e:	009a      	lsls	r2, r3, #2
 8002310:	441a      	add	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	fbb2 f2f3 	udiv	r2, r2, r3
 800231c:	4b1a      	ldr	r3, [pc, #104]	@ (8002388 <UART_SetConfig+0x118>)
 800231e:	fba3 0302 	umull	r0, r3, r3, r2
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	2064      	movs	r0, #100	@ 0x64
 8002326:	fb00 f303 	mul.w	r3, r0, r3
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	3332      	adds	r3, #50	@ 0x32
 8002330:	4a15      	ldr	r2, [pc, #84]	@ (8002388 <UART_SetConfig+0x118>)
 8002332:	fba2 2303 	umull	r2, r3, r2, r3
 8002336:	095b      	lsrs	r3, r3, #5
 8002338:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800233c:	4419      	add	r1, r3
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	009a      	lsls	r2, r3, #2
 8002348:	441a      	add	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	fbb2 f2f3 	udiv	r2, r2, r3
 8002354:	4b0c      	ldr	r3, [pc, #48]	@ (8002388 <UART_SetConfig+0x118>)
 8002356:	fba3 0302 	umull	r0, r3, r3, r2
 800235a:	095b      	lsrs	r3, r3, #5
 800235c:	2064      	movs	r0, #100	@ 0x64
 800235e:	fb00 f303 	mul.w	r3, r0, r3
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	011b      	lsls	r3, r3, #4
 8002366:	3332      	adds	r3, #50	@ 0x32
 8002368:	4a07      	ldr	r2, [pc, #28]	@ (8002388 <UART_SetConfig+0x118>)
 800236a:	fba2 2303 	umull	r2, r3, r2, r3
 800236e:	095b      	lsrs	r3, r3, #5
 8002370:	f003 020f 	and.w	r2, r3, #15
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	440a      	add	r2, r1
 800237a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800237c:	bf00      	nop
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40013800 	.word	0x40013800
 8002388:	51eb851f 	.word	0x51eb851f

0800238c <blink>:
#include "stdio.h"
#include "stm32f1xx_hal.h"

void blink(void){
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,1);
 8002390:	2201      	movs	r2, #1
 8002392:	2140      	movs	r1, #64	@ 0x40
 8002394:	4808      	ldr	r0, [pc, #32]	@ (80023b8 <blink+0x2c>)
 8002396:	f7fe fd31 	bl	8000dfc <HAL_GPIO_WritePin>
	HAL_Delay(300);
 800239a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800239e:	f7fe f9c5 	bl	800072c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6,0);
 80023a2:	2200      	movs	r2, #0
 80023a4:	2140      	movs	r1, #64	@ 0x40
 80023a6:	4804      	ldr	r0, [pc, #16]	@ (80023b8 <blink+0x2c>)
 80023a8:	f7fe fd28 	bl	8000dfc <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80023ac:	20c8      	movs	r0, #200	@ 0xc8
 80023ae:	f7fe f9bd 	bl	800072c <HAL_Delay>

}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40010c00 	.word	0x40010c00

080023bc <siprintf>:
 80023bc:	b40e      	push	{r1, r2, r3}
 80023be:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80023c2:	b500      	push	{lr}
 80023c4:	b09c      	sub	sp, #112	@ 0x70
 80023c6:	ab1d      	add	r3, sp, #116	@ 0x74
 80023c8:	9002      	str	r0, [sp, #8]
 80023ca:	9006      	str	r0, [sp, #24]
 80023cc:	9107      	str	r1, [sp, #28]
 80023ce:	9104      	str	r1, [sp, #16]
 80023d0:	4808      	ldr	r0, [pc, #32]	@ (80023f4 <siprintf+0x38>)
 80023d2:	4909      	ldr	r1, [pc, #36]	@ (80023f8 <siprintf+0x3c>)
 80023d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80023d8:	9105      	str	r1, [sp, #20]
 80023da:	6800      	ldr	r0, [r0, #0]
 80023dc:	a902      	add	r1, sp, #8
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	f000 f992 	bl	8002708 <_svfiprintf_r>
 80023e4:	2200      	movs	r2, #0
 80023e6:	9b02      	ldr	r3, [sp, #8]
 80023e8:	701a      	strb	r2, [r3, #0]
 80023ea:	b01c      	add	sp, #112	@ 0x70
 80023ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80023f0:	b003      	add	sp, #12
 80023f2:	4770      	bx	lr
 80023f4:	2000000c 	.word	0x2000000c
 80023f8:	ffff0208 	.word	0xffff0208

080023fc <memset>:
 80023fc:	4603      	mov	r3, r0
 80023fe:	4402      	add	r2, r0
 8002400:	4293      	cmp	r3, r2
 8002402:	d100      	bne.n	8002406 <memset+0xa>
 8002404:	4770      	bx	lr
 8002406:	f803 1b01 	strb.w	r1, [r3], #1
 800240a:	e7f9      	b.n	8002400 <memset+0x4>

0800240c <__errno>:
 800240c:	4b01      	ldr	r3, [pc, #4]	@ (8002414 <__errno+0x8>)
 800240e:	6818      	ldr	r0, [r3, #0]
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	2000000c 	.word	0x2000000c

08002418 <__libc_init_array>:
 8002418:	b570      	push	{r4, r5, r6, lr}
 800241a:	2600      	movs	r6, #0
 800241c:	4d0c      	ldr	r5, [pc, #48]	@ (8002450 <__libc_init_array+0x38>)
 800241e:	4c0d      	ldr	r4, [pc, #52]	@ (8002454 <__libc_init_array+0x3c>)
 8002420:	1b64      	subs	r4, r4, r5
 8002422:	10a4      	asrs	r4, r4, #2
 8002424:	42a6      	cmp	r6, r4
 8002426:	d109      	bne.n	800243c <__libc_init_array+0x24>
 8002428:	f000 fc78 	bl	8002d1c <_init>
 800242c:	2600      	movs	r6, #0
 800242e:	4d0a      	ldr	r5, [pc, #40]	@ (8002458 <__libc_init_array+0x40>)
 8002430:	4c0a      	ldr	r4, [pc, #40]	@ (800245c <__libc_init_array+0x44>)
 8002432:	1b64      	subs	r4, r4, r5
 8002434:	10a4      	asrs	r4, r4, #2
 8002436:	42a6      	cmp	r6, r4
 8002438:	d105      	bne.n	8002446 <__libc_init_array+0x2e>
 800243a:	bd70      	pop	{r4, r5, r6, pc}
 800243c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002440:	4798      	blx	r3
 8002442:	3601      	adds	r6, #1
 8002444:	e7ee      	b.n	8002424 <__libc_init_array+0xc>
 8002446:	f855 3b04 	ldr.w	r3, [r5], #4
 800244a:	4798      	blx	r3
 800244c:	3601      	adds	r6, #1
 800244e:	e7f2      	b.n	8002436 <__libc_init_array+0x1e>
 8002450:	08002da0 	.word	0x08002da0
 8002454:	08002da0 	.word	0x08002da0
 8002458:	08002da0 	.word	0x08002da0
 800245c:	08002da4 	.word	0x08002da4

08002460 <__retarget_lock_acquire_recursive>:
 8002460:	4770      	bx	lr

08002462 <__retarget_lock_release_recursive>:
 8002462:	4770      	bx	lr

08002464 <_free_r>:
 8002464:	b538      	push	{r3, r4, r5, lr}
 8002466:	4605      	mov	r5, r0
 8002468:	2900      	cmp	r1, #0
 800246a:	d040      	beq.n	80024ee <_free_r+0x8a>
 800246c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002470:	1f0c      	subs	r4, r1, #4
 8002472:	2b00      	cmp	r3, #0
 8002474:	bfb8      	it	lt
 8002476:	18e4      	addlt	r4, r4, r3
 8002478:	f000 f8de 	bl	8002638 <__malloc_lock>
 800247c:	4a1c      	ldr	r2, [pc, #112]	@ (80024f0 <_free_r+0x8c>)
 800247e:	6813      	ldr	r3, [r2, #0]
 8002480:	b933      	cbnz	r3, 8002490 <_free_r+0x2c>
 8002482:	6063      	str	r3, [r4, #4]
 8002484:	6014      	str	r4, [r2, #0]
 8002486:	4628      	mov	r0, r5
 8002488:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800248c:	f000 b8da 	b.w	8002644 <__malloc_unlock>
 8002490:	42a3      	cmp	r3, r4
 8002492:	d908      	bls.n	80024a6 <_free_r+0x42>
 8002494:	6820      	ldr	r0, [r4, #0]
 8002496:	1821      	adds	r1, r4, r0
 8002498:	428b      	cmp	r3, r1
 800249a:	bf01      	itttt	eq
 800249c:	6819      	ldreq	r1, [r3, #0]
 800249e:	685b      	ldreq	r3, [r3, #4]
 80024a0:	1809      	addeq	r1, r1, r0
 80024a2:	6021      	streq	r1, [r4, #0]
 80024a4:	e7ed      	b.n	8002482 <_free_r+0x1e>
 80024a6:	461a      	mov	r2, r3
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	b10b      	cbz	r3, 80024b0 <_free_r+0x4c>
 80024ac:	42a3      	cmp	r3, r4
 80024ae:	d9fa      	bls.n	80024a6 <_free_r+0x42>
 80024b0:	6811      	ldr	r1, [r2, #0]
 80024b2:	1850      	adds	r0, r2, r1
 80024b4:	42a0      	cmp	r0, r4
 80024b6:	d10b      	bne.n	80024d0 <_free_r+0x6c>
 80024b8:	6820      	ldr	r0, [r4, #0]
 80024ba:	4401      	add	r1, r0
 80024bc:	1850      	adds	r0, r2, r1
 80024be:	4283      	cmp	r3, r0
 80024c0:	6011      	str	r1, [r2, #0]
 80024c2:	d1e0      	bne.n	8002486 <_free_r+0x22>
 80024c4:	6818      	ldr	r0, [r3, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	4408      	add	r0, r1
 80024ca:	6010      	str	r0, [r2, #0]
 80024cc:	6053      	str	r3, [r2, #4]
 80024ce:	e7da      	b.n	8002486 <_free_r+0x22>
 80024d0:	d902      	bls.n	80024d8 <_free_r+0x74>
 80024d2:	230c      	movs	r3, #12
 80024d4:	602b      	str	r3, [r5, #0]
 80024d6:	e7d6      	b.n	8002486 <_free_r+0x22>
 80024d8:	6820      	ldr	r0, [r4, #0]
 80024da:	1821      	adds	r1, r4, r0
 80024dc:	428b      	cmp	r3, r1
 80024de:	bf01      	itttt	eq
 80024e0:	6819      	ldreq	r1, [r3, #0]
 80024e2:	685b      	ldreq	r3, [r3, #4]
 80024e4:	1809      	addeq	r1, r1, r0
 80024e6:	6021      	streq	r1, [r4, #0]
 80024e8:	6063      	str	r3, [r4, #4]
 80024ea:	6054      	str	r4, [r2, #4]
 80024ec:	e7cb      	b.n	8002486 <_free_r+0x22>
 80024ee:	bd38      	pop	{r3, r4, r5, pc}
 80024f0:	20000254 	.word	0x20000254

080024f4 <sbrk_aligned>:
 80024f4:	b570      	push	{r4, r5, r6, lr}
 80024f6:	4e0f      	ldr	r6, [pc, #60]	@ (8002534 <sbrk_aligned+0x40>)
 80024f8:	460c      	mov	r4, r1
 80024fa:	6831      	ldr	r1, [r6, #0]
 80024fc:	4605      	mov	r5, r0
 80024fe:	b911      	cbnz	r1, 8002506 <sbrk_aligned+0x12>
 8002500:	f000 fbaa 	bl	8002c58 <_sbrk_r>
 8002504:	6030      	str	r0, [r6, #0]
 8002506:	4621      	mov	r1, r4
 8002508:	4628      	mov	r0, r5
 800250a:	f000 fba5 	bl	8002c58 <_sbrk_r>
 800250e:	1c43      	adds	r3, r0, #1
 8002510:	d103      	bne.n	800251a <sbrk_aligned+0x26>
 8002512:	f04f 34ff 	mov.w	r4, #4294967295
 8002516:	4620      	mov	r0, r4
 8002518:	bd70      	pop	{r4, r5, r6, pc}
 800251a:	1cc4      	adds	r4, r0, #3
 800251c:	f024 0403 	bic.w	r4, r4, #3
 8002520:	42a0      	cmp	r0, r4
 8002522:	d0f8      	beq.n	8002516 <sbrk_aligned+0x22>
 8002524:	1a21      	subs	r1, r4, r0
 8002526:	4628      	mov	r0, r5
 8002528:	f000 fb96 	bl	8002c58 <_sbrk_r>
 800252c:	3001      	adds	r0, #1
 800252e:	d1f2      	bne.n	8002516 <sbrk_aligned+0x22>
 8002530:	e7ef      	b.n	8002512 <sbrk_aligned+0x1e>
 8002532:	bf00      	nop
 8002534:	20000250 	.word	0x20000250

08002538 <_malloc_r>:
 8002538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800253c:	1ccd      	adds	r5, r1, #3
 800253e:	f025 0503 	bic.w	r5, r5, #3
 8002542:	3508      	adds	r5, #8
 8002544:	2d0c      	cmp	r5, #12
 8002546:	bf38      	it	cc
 8002548:	250c      	movcc	r5, #12
 800254a:	2d00      	cmp	r5, #0
 800254c:	4606      	mov	r6, r0
 800254e:	db01      	blt.n	8002554 <_malloc_r+0x1c>
 8002550:	42a9      	cmp	r1, r5
 8002552:	d904      	bls.n	800255e <_malloc_r+0x26>
 8002554:	230c      	movs	r3, #12
 8002556:	6033      	str	r3, [r6, #0]
 8002558:	2000      	movs	r0, #0
 800255a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800255e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002634 <_malloc_r+0xfc>
 8002562:	f000 f869 	bl	8002638 <__malloc_lock>
 8002566:	f8d8 3000 	ldr.w	r3, [r8]
 800256a:	461c      	mov	r4, r3
 800256c:	bb44      	cbnz	r4, 80025c0 <_malloc_r+0x88>
 800256e:	4629      	mov	r1, r5
 8002570:	4630      	mov	r0, r6
 8002572:	f7ff ffbf 	bl	80024f4 <sbrk_aligned>
 8002576:	1c43      	adds	r3, r0, #1
 8002578:	4604      	mov	r4, r0
 800257a:	d158      	bne.n	800262e <_malloc_r+0xf6>
 800257c:	f8d8 4000 	ldr.w	r4, [r8]
 8002580:	4627      	mov	r7, r4
 8002582:	2f00      	cmp	r7, #0
 8002584:	d143      	bne.n	800260e <_malloc_r+0xd6>
 8002586:	2c00      	cmp	r4, #0
 8002588:	d04b      	beq.n	8002622 <_malloc_r+0xea>
 800258a:	6823      	ldr	r3, [r4, #0]
 800258c:	4639      	mov	r1, r7
 800258e:	4630      	mov	r0, r6
 8002590:	eb04 0903 	add.w	r9, r4, r3
 8002594:	f000 fb60 	bl	8002c58 <_sbrk_r>
 8002598:	4581      	cmp	r9, r0
 800259a:	d142      	bne.n	8002622 <_malloc_r+0xea>
 800259c:	6821      	ldr	r1, [r4, #0]
 800259e:	4630      	mov	r0, r6
 80025a0:	1a6d      	subs	r5, r5, r1
 80025a2:	4629      	mov	r1, r5
 80025a4:	f7ff ffa6 	bl	80024f4 <sbrk_aligned>
 80025a8:	3001      	adds	r0, #1
 80025aa:	d03a      	beq.n	8002622 <_malloc_r+0xea>
 80025ac:	6823      	ldr	r3, [r4, #0]
 80025ae:	442b      	add	r3, r5
 80025b0:	6023      	str	r3, [r4, #0]
 80025b2:	f8d8 3000 	ldr.w	r3, [r8]
 80025b6:	685a      	ldr	r2, [r3, #4]
 80025b8:	bb62      	cbnz	r2, 8002614 <_malloc_r+0xdc>
 80025ba:	f8c8 7000 	str.w	r7, [r8]
 80025be:	e00f      	b.n	80025e0 <_malloc_r+0xa8>
 80025c0:	6822      	ldr	r2, [r4, #0]
 80025c2:	1b52      	subs	r2, r2, r5
 80025c4:	d420      	bmi.n	8002608 <_malloc_r+0xd0>
 80025c6:	2a0b      	cmp	r2, #11
 80025c8:	d917      	bls.n	80025fa <_malloc_r+0xc2>
 80025ca:	1961      	adds	r1, r4, r5
 80025cc:	42a3      	cmp	r3, r4
 80025ce:	6025      	str	r5, [r4, #0]
 80025d0:	bf18      	it	ne
 80025d2:	6059      	strne	r1, [r3, #4]
 80025d4:	6863      	ldr	r3, [r4, #4]
 80025d6:	bf08      	it	eq
 80025d8:	f8c8 1000 	streq.w	r1, [r8]
 80025dc:	5162      	str	r2, [r4, r5]
 80025de:	604b      	str	r3, [r1, #4]
 80025e0:	4630      	mov	r0, r6
 80025e2:	f000 f82f 	bl	8002644 <__malloc_unlock>
 80025e6:	f104 000b 	add.w	r0, r4, #11
 80025ea:	1d23      	adds	r3, r4, #4
 80025ec:	f020 0007 	bic.w	r0, r0, #7
 80025f0:	1ac2      	subs	r2, r0, r3
 80025f2:	bf1c      	itt	ne
 80025f4:	1a1b      	subne	r3, r3, r0
 80025f6:	50a3      	strne	r3, [r4, r2]
 80025f8:	e7af      	b.n	800255a <_malloc_r+0x22>
 80025fa:	6862      	ldr	r2, [r4, #4]
 80025fc:	42a3      	cmp	r3, r4
 80025fe:	bf0c      	ite	eq
 8002600:	f8c8 2000 	streq.w	r2, [r8]
 8002604:	605a      	strne	r2, [r3, #4]
 8002606:	e7eb      	b.n	80025e0 <_malloc_r+0xa8>
 8002608:	4623      	mov	r3, r4
 800260a:	6864      	ldr	r4, [r4, #4]
 800260c:	e7ae      	b.n	800256c <_malloc_r+0x34>
 800260e:	463c      	mov	r4, r7
 8002610:	687f      	ldr	r7, [r7, #4]
 8002612:	e7b6      	b.n	8002582 <_malloc_r+0x4a>
 8002614:	461a      	mov	r2, r3
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	42a3      	cmp	r3, r4
 800261a:	d1fb      	bne.n	8002614 <_malloc_r+0xdc>
 800261c:	2300      	movs	r3, #0
 800261e:	6053      	str	r3, [r2, #4]
 8002620:	e7de      	b.n	80025e0 <_malloc_r+0xa8>
 8002622:	230c      	movs	r3, #12
 8002624:	4630      	mov	r0, r6
 8002626:	6033      	str	r3, [r6, #0]
 8002628:	f000 f80c 	bl	8002644 <__malloc_unlock>
 800262c:	e794      	b.n	8002558 <_malloc_r+0x20>
 800262e:	6005      	str	r5, [r0, #0]
 8002630:	e7d6      	b.n	80025e0 <_malloc_r+0xa8>
 8002632:	bf00      	nop
 8002634:	20000254 	.word	0x20000254

08002638 <__malloc_lock>:
 8002638:	4801      	ldr	r0, [pc, #4]	@ (8002640 <__malloc_lock+0x8>)
 800263a:	f7ff bf11 	b.w	8002460 <__retarget_lock_acquire_recursive>
 800263e:	bf00      	nop
 8002640:	2000024c 	.word	0x2000024c

08002644 <__malloc_unlock>:
 8002644:	4801      	ldr	r0, [pc, #4]	@ (800264c <__malloc_unlock+0x8>)
 8002646:	f7ff bf0c 	b.w	8002462 <__retarget_lock_release_recursive>
 800264a:	bf00      	nop
 800264c:	2000024c 	.word	0x2000024c

08002650 <__ssputs_r>:
 8002650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002654:	461f      	mov	r7, r3
 8002656:	688e      	ldr	r6, [r1, #8]
 8002658:	4682      	mov	sl, r0
 800265a:	42be      	cmp	r6, r7
 800265c:	460c      	mov	r4, r1
 800265e:	4690      	mov	r8, r2
 8002660:	680b      	ldr	r3, [r1, #0]
 8002662:	d82d      	bhi.n	80026c0 <__ssputs_r+0x70>
 8002664:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002668:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800266c:	d026      	beq.n	80026bc <__ssputs_r+0x6c>
 800266e:	6965      	ldr	r5, [r4, #20]
 8002670:	6909      	ldr	r1, [r1, #16]
 8002672:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002676:	eba3 0901 	sub.w	r9, r3, r1
 800267a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800267e:	1c7b      	adds	r3, r7, #1
 8002680:	444b      	add	r3, r9
 8002682:	106d      	asrs	r5, r5, #1
 8002684:	429d      	cmp	r5, r3
 8002686:	bf38      	it	cc
 8002688:	461d      	movcc	r5, r3
 800268a:	0553      	lsls	r3, r2, #21
 800268c:	d527      	bpl.n	80026de <__ssputs_r+0x8e>
 800268e:	4629      	mov	r1, r5
 8002690:	f7ff ff52 	bl	8002538 <_malloc_r>
 8002694:	4606      	mov	r6, r0
 8002696:	b360      	cbz	r0, 80026f2 <__ssputs_r+0xa2>
 8002698:	464a      	mov	r2, r9
 800269a:	6921      	ldr	r1, [r4, #16]
 800269c:	f000 fafa 	bl	8002c94 <memcpy>
 80026a0:	89a3      	ldrh	r3, [r4, #12]
 80026a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80026a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026aa:	81a3      	strh	r3, [r4, #12]
 80026ac:	6126      	str	r6, [r4, #16]
 80026ae:	444e      	add	r6, r9
 80026b0:	6026      	str	r6, [r4, #0]
 80026b2:	463e      	mov	r6, r7
 80026b4:	6165      	str	r5, [r4, #20]
 80026b6:	eba5 0509 	sub.w	r5, r5, r9
 80026ba:	60a5      	str	r5, [r4, #8]
 80026bc:	42be      	cmp	r6, r7
 80026be:	d900      	bls.n	80026c2 <__ssputs_r+0x72>
 80026c0:	463e      	mov	r6, r7
 80026c2:	4632      	mov	r2, r6
 80026c4:	4641      	mov	r1, r8
 80026c6:	6820      	ldr	r0, [r4, #0]
 80026c8:	f000 faac 	bl	8002c24 <memmove>
 80026cc:	2000      	movs	r0, #0
 80026ce:	68a3      	ldr	r3, [r4, #8]
 80026d0:	1b9b      	subs	r3, r3, r6
 80026d2:	60a3      	str	r3, [r4, #8]
 80026d4:	6823      	ldr	r3, [r4, #0]
 80026d6:	4433      	add	r3, r6
 80026d8:	6023      	str	r3, [r4, #0]
 80026da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026de:	462a      	mov	r2, r5
 80026e0:	f000 fae6 	bl	8002cb0 <_realloc_r>
 80026e4:	4606      	mov	r6, r0
 80026e6:	2800      	cmp	r0, #0
 80026e8:	d1e0      	bne.n	80026ac <__ssputs_r+0x5c>
 80026ea:	4650      	mov	r0, sl
 80026ec:	6921      	ldr	r1, [r4, #16]
 80026ee:	f7ff feb9 	bl	8002464 <_free_r>
 80026f2:	230c      	movs	r3, #12
 80026f4:	f8ca 3000 	str.w	r3, [sl]
 80026f8:	89a3      	ldrh	r3, [r4, #12]
 80026fa:	f04f 30ff 	mov.w	r0, #4294967295
 80026fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002702:	81a3      	strh	r3, [r4, #12]
 8002704:	e7e9      	b.n	80026da <__ssputs_r+0x8a>
	...

08002708 <_svfiprintf_r>:
 8002708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800270c:	4698      	mov	r8, r3
 800270e:	898b      	ldrh	r3, [r1, #12]
 8002710:	4607      	mov	r7, r0
 8002712:	061b      	lsls	r3, r3, #24
 8002714:	460d      	mov	r5, r1
 8002716:	4614      	mov	r4, r2
 8002718:	b09d      	sub	sp, #116	@ 0x74
 800271a:	d510      	bpl.n	800273e <_svfiprintf_r+0x36>
 800271c:	690b      	ldr	r3, [r1, #16]
 800271e:	b973      	cbnz	r3, 800273e <_svfiprintf_r+0x36>
 8002720:	2140      	movs	r1, #64	@ 0x40
 8002722:	f7ff ff09 	bl	8002538 <_malloc_r>
 8002726:	6028      	str	r0, [r5, #0]
 8002728:	6128      	str	r0, [r5, #16]
 800272a:	b930      	cbnz	r0, 800273a <_svfiprintf_r+0x32>
 800272c:	230c      	movs	r3, #12
 800272e:	603b      	str	r3, [r7, #0]
 8002730:	f04f 30ff 	mov.w	r0, #4294967295
 8002734:	b01d      	add	sp, #116	@ 0x74
 8002736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800273a:	2340      	movs	r3, #64	@ 0x40
 800273c:	616b      	str	r3, [r5, #20]
 800273e:	2300      	movs	r3, #0
 8002740:	9309      	str	r3, [sp, #36]	@ 0x24
 8002742:	2320      	movs	r3, #32
 8002744:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002748:	2330      	movs	r3, #48	@ 0x30
 800274a:	f04f 0901 	mov.w	r9, #1
 800274e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002752:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80028ec <_svfiprintf_r+0x1e4>
 8002756:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800275a:	4623      	mov	r3, r4
 800275c:	469a      	mov	sl, r3
 800275e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002762:	b10a      	cbz	r2, 8002768 <_svfiprintf_r+0x60>
 8002764:	2a25      	cmp	r2, #37	@ 0x25
 8002766:	d1f9      	bne.n	800275c <_svfiprintf_r+0x54>
 8002768:	ebba 0b04 	subs.w	fp, sl, r4
 800276c:	d00b      	beq.n	8002786 <_svfiprintf_r+0x7e>
 800276e:	465b      	mov	r3, fp
 8002770:	4622      	mov	r2, r4
 8002772:	4629      	mov	r1, r5
 8002774:	4638      	mov	r0, r7
 8002776:	f7ff ff6b 	bl	8002650 <__ssputs_r>
 800277a:	3001      	adds	r0, #1
 800277c:	f000 80a7 	beq.w	80028ce <_svfiprintf_r+0x1c6>
 8002780:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002782:	445a      	add	r2, fp
 8002784:	9209      	str	r2, [sp, #36]	@ 0x24
 8002786:	f89a 3000 	ldrb.w	r3, [sl]
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 809f 	beq.w	80028ce <_svfiprintf_r+0x1c6>
 8002790:	2300      	movs	r3, #0
 8002792:	f04f 32ff 	mov.w	r2, #4294967295
 8002796:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800279a:	f10a 0a01 	add.w	sl, sl, #1
 800279e:	9304      	str	r3, [sp, #16]
 80027a0:	9307      	str	r3, [sp, #28]
 80027a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80027a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80027a8:	4654      	mov	r4, sl
 80027aa:	2205      	movs	r2, #5
 80027ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027b0:	484e      	ldr	r0, [pc, #312]	@ (80028ec <_svfiprintf_r+0x1e4>)
 80027b2:	f000 fa61 	bl	8002c78 <memchr>
 80027b6:	9a04      	ldr	r2, [sp, #16]
 80027b8:	b9d8      	cbnz	r0, 80027f2 <_svfiprintf_r+0xea>
 80027ba:	06d0      	lsls	r0, r2, #27
 80027bc:	bf44      	itt	mi
 80027be:	2320      	movmi	r3, #32
 80027c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80027c4:	0711      	lsls	r1, r2, #28
 80027c6:	bf44      	itt	mi
 80027c8:	232b      	movmi	r3, #43	@ 0x2b
 80027ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80027ce:	f89a 3000 	ldrb.w	r3, [sl]
 80027d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80027d4:	d015      	beq.n	8002802 <_svfiprintf_r+0xfa>
 80027d6:	4654      	mov	r4, sl
 80027d8:	2000      	movs	r0, #0
 80027da:	f04f 0c0a 	mov.w	ip, #10
 80027de:	9a07      	ldr	r2, [sp, #28]
 80027e0:	4621      	mov	r1, r4
 80027e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80027e6:	3b30      	subs	r3, #48	@ 0x30
 80027e8:	2b09      	cmp	r3, #9
 80027ea:	d94b      	bls.n	8002884 <_svfiprintf_r+0x17c>
 80027ec:	b1b0      	cbz	r0, 800281c <_svfiprintf_r+0x114>
 80027ee:	9207      	str	r2, [sp, #28]
 80027f0:	e014      	b.n	800281c <_svfiprintf_r+0x114>
 80027f2:	eba0 0308 	sub.w	r3, r0, r8
 80027f6:	fa09 f303 	lsl.w	r3, r9, r3
 80027fa:	4313      	orrs	r3, r2
 80027fc:	46a2      	mov	sl, r4
 80027fe:	9304      	str	r3, [sp, #16]
 8002800:	e7d2      	b.n	80027a8 <_svfiprintf_r+0xa0>
 8002802:	9b03      	ldr	r3, [sp, #12]
 8002804:	1d19      	adds	r1, r3, #4
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	9103      	str	r1, [sp, #12]
 800280a:	2b00      	cmp	r3, #0
 800280c:	bfbb      	ittet	lt
 800280e:	425b      	neglt	r3, r3
 8002810:	f042 0202 	orrlt.w	r2, r2, #2
 8002814:	9307      	strge	r3, [sp, #28]
 8002816:	9307      	strlt	r3, [sp, #28]
 8002818:	bfb8      	it	lt
 800281a:	9204      	strlt	r2, [sp, #16]
 800281c:	7823      	ldrb	r3, [r4, #0]
 800281e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002820:	d10a      	bne.n	8002838 <_svfiprintf_r+0x130>
 8002822:	7863      	ldrb	r3, [r4, #1]
 8002824:	2b2a      	cmp	r3, #42	@ 0x2a
 8002826:	d132      	bne.n	800288e <_svfiprintf_r+0x186>
 8002828:	9b03      	ldr	r3, [sp, #12]
 800282a:	3402      	adds	r4, #2
 800282c:	1d1a      	adds	r2, r3, #4
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	9203      	str	r2, [sp, #12]
 8002832:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002836:	9305      	str	r3, [sp, #20]
 8002838:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80028f0 <_svfiprintf_r+0x1e8>
 800283c:	2203      	movs	r2, #3
 800283e:	4650      	mov	r0, sl
 8002840:	7821      	ldrb	r1, [r4, #0]
 8002842:	f000 fa19 	bl	8002c78 <memchr>
 8002846:	b138      	cbz	r0, 8002858 <_svfiprintf_r+0x150>
 8002848:	2240      	movs	r2, #64	@ 0x40
 800284a:	9b04      	ldr	r3, [sp, #16]
 800284c:	eba0 000a 	sub.w	r0, r0, sl
 8002850:	4082      	lsls	r2, r0
 8002852:	4313      	orrs	r3, r2
 8002854:	3401      	adds	r4, #1
 8002856:	9304      	str	r3, [sp, #16]
 8002858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800285c:	2206      	movs	r2, #6
 800285e:	4825      	ldr	r0, [pc, #148]	@ (80028f4 <_svfiprintf_r+0x1ec>)
 8002860:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002864:	f000 fa08 	bl	8002c78 <memchr>
 8002868:	2800      	cmp	r0, #0
 800286a:	d036      	beq.n	80028da <_svfiprintf_r+0x1d2>
 800286c:	4b22      	ldr	r3, [pc, #136]	@ (80028f8 <_svfiprintf_r+0x1f0>)
 800286e:	bb1b      	cbnz	r3, 80028b8 <_svfiprintf_r+0x1b0>
 8002870:	9b03      	ldr	r3, [sp, #12]
 8002872:	3307      	adds	r3, #7
 8002874:	f023 0307 	bic.w	r3, r3, #7
 8002878:	3308      	adds	r3, #8
 800287a:	9303      	str	r3, [sp, #12]
 800287c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800287e:	4433      	add	r3, r6
 8002880:	9309      	str	r3, [sp, #36]	@ 0x24
 8002882:	e76a      	b.n	800275a <_svfiprintf_r+0x52>
 8002884:	460c      	mov	r4, r1
 8002886:	2001      	movs	r0, #1
 8002888:	fb0c 3202 	mla	r2, ip, r2, r3
 800288c:	e7a8      	b.n	80027e0 <_svfiprintf_r+0xd8>
 800288e:	2300      	movs	r3, #0
 8002890:	f04f 0c0a 	mov.w	ip, #10
 8002894:	4619      	mov	r1, r3
 8002896:	3401      	adds	r4, #1
 8002898:	9305      	str	r3, [sp, #20]
 800289a:	4620      	mov	r0, r4
 800289c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80028a0:	3a30      	subs	r2, #48	@ 0x30
 80028a2:	2a09      	cmp	r2, #9
 80028a4:	d903      	bls.n	80028ae <_svfiprintf_r+0x1a6>
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0c6      	beq.n	8002838 <_svfiprintf_r+0x130>
 80028aa:	9105      	str	r1, [sp, #20]
 80028ac:	e7c4      	b.n	8002838 <_svfiprintf_r+0x130>
 80028ae:	4604      	mov	r4, r0
 80028b0:	2301      	movs	r3, #1
 80028b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80028b6:	e7f0      	b.n	800289a <_svfiprintf_r+0x192>
 80028b8:	ab03      	add	r3, sp, #12
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	462a      	mov	r2, r5
 80028be:	4638      	mov	r0, r7
 80028c0:	4b0e      	ldr	r3, [pc, #56]	@ (80028fc <_svfiprintf_r+0x1f4>)
 80028c2:	a904      	add	r1, sp, #16
 80028c4:	f3af 8000 	nop.w
 80028c8:	1c42      	adds	r2, r0, #1
 80028ca:	4606      	mov	r6, r0
 80028cc:	d1d6      	bne.n	800287c <_svfiprintf_r+0x174>
 80028ce:	89ab      	ldrh	r3, [r5, #12]
 80028d0:	065b      	lsls	r3, r3, #25
 80028d2:	f53f af2d 	bmi.w	8002730 <_svfiprintf_r+0x28>
 80028d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80028d8:	e72c      	b.n	8002734 <_svfiprintf_r+0x2c>
 80028da:	ab03      	add	r3, sp, #12
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	462a      	mov	r2, r5
 80028e0:	4638      	mov	r0, r7
 80028e2:	4b06      	ldr	r3, [pc, #24]	@ (80028fc <_svfiprintf_r+0x1f4>)
 80028e4:	a904      	add	r1, sp, #16
 80028e6:	f000 f87d 	bl	80029e4 <_printf_i>
 80028ea:	e7ed      	b.n	80028c8 <_svfiprintf_r+0x1c0>
 80028ec:	08002d6a 	.word	0x08002d6a
 80028f0:	08002d70 	.word	0x08002d70
 80028f4:	08002d74 	.word	0x08002d74
 80028f8:	00000000 	.word	0x00000000
 80028fc:	08002651 	.word	0x08002651

08002900 <_printf_common>:
 8002900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002904:	4616      	mov	r6, r2
 8002906:	4698      	mov	r8, r3
 8002908:	688a      	ldr	r2, [r1, #8]
 800290a:	690b      	ldr	r3, [r1, #16]
 800290c:	4607      	mov	r7, r0
 800290e:	4293      	cmp	r3, r2
 8002910:	bfb8      	it	lt
 8002912:	4613      	movlt	r3, r2
 8002914:	6033      	str	r3, [r6, #0]
 8002916:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800291a:	460c      	mov	r4, r1
 800291c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002920:	b10a      	cbz	r2, 8002926 <_printf_common+0x26>
 8002922:	3301      	adds	r3, #1
 8002924:	6033      	str	r3, [r6, #0]
 8002926:	6823      	ldr	r3, [r4, #0]
 8002928:	0699      	lsls	r1, r3, #26
 800292a:	bf42      	ittt	mi
 800292c:	6833      	ldrmi	r3, [r6, #0]
 800292e:	3302      	addmi	r3, #2
 8002930:	6033      	strmi	r3, [r6, #0]
 8002932:	6825      	ldr	r5, [r4, #0]
 8002934:	f015 0506 	ands.w	r5, r5, #6
 8002938:	d106      	bne.n	8002948 <_printf_common+0x48>
 800293a:	f104 0a19 	add.w	sl, r4, #25
 800293e:	68e3      	ldr	r3, [r4, #12]
 8002940:	6832      	ldr	r2, [r6, #0]
 8002942:	1a9b      	subs	r3, r3, r2
 8002944:	42ab      	cmp	r3, r5
 8002946:	dc2b      	bgt.n	80029a0 <_printf_common+0xa0>
 8002948:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800294c:	6822      	ldr	r2, [r4, #0]
 800294e:	3b00      	subs	r3, #0
 8002950:	bf18      	it	ne
 8002952:	2301      	movne	r3, #1
 8002954:	0692      	lsls	r2, r2, #26
 8002956:	d430      	bmi.n	80029ba <_printf_common+0xba>
 8002958:	4641      	mov	r1, r8
 800295a:	4638      	mov	r0, r7
 800295c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002960:	47c8      	blx	r9
 8002962:	3001      	adds	r0, #1
 8002964:	d023      	beq.n	80029ae <_printf_common+0xae>
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	6922      	ldr	r2, [r4, #16]
 800296a:	f003 0306 	and.w	r3, r3, #6
 800296e:	2b04      	cmp	r3, #4
 8002970:	bf14      	ite	ne
 8002972:	2500      	movne	r5, #0
 8002974:	6833      	ldreq	r3, [r6, #0]
 8002976:	f04f 0600 	mov.w	r6, #0
 800297a:	bf08      	it	eq
 800297c:	68e5      	ldreq	r5, [r4, #12]
 800297e:	f104 041a 	add.w	r4, r4, #26
 8002982:	bf08      	it	eq
 8002984:	1aed      	subeq	r5, r5, r3
 8002986:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800298a:	bf08      	it	eq
 800298c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002990:	4293      	cmp	r3, r2
 8002992:	bfc4      	itt	gt
 8002994:	1a9b      	subgt	r3, r3, r2
 8002996:	18ed      	addgt	r5, r5, r3
 8002998:	42b5      	cmp	r5, r6
 800299a:	d11a      	bne.n	80029d2 <_printf_common+0xd2>
 800299c:	2000      	movs	r0, #0
 800299e:	e008      	b.n	80029b2 <_printf_common+0xb2>
 80029a0:	2301      	movs	r3, #1
 80029a2:	4652      	mov	r2, sl
 80029a4:	4641      	mov	r1, r8
 80029a6:	4638      	mov	r0, r7
 80029a8:	47c8      	blx	r9
 80029aa:	3001      	adds	r0, #1
 80029ac:	d103      	bne.n	80029b6 <_printf_common+0xb6>
 80029ae:	f04f 30ff 	mov.w	r0, #4294967295
 80029b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029b6:	3501      	adds	r5, #1
 80029b8:	e7c1      	b.n	800293e <_printf_common+0x3e>
 80029ba:	2030      	movs	r0, #48	@ 0x30
 80029bc:	18e1      	adds	r1, r4, r3
 80029be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80029c2:	1c5a      	adds	r2, r3, #1
 80029c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80029c8:	4422      	add	r2, r4
 80029ca:	3302      	adds	r3, #2
 80029cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80029d0:	e7c2      	b.n	8002958 <_printf_common+0x58>
 80029d2:	2301      	movs	r3, #1
 80029d4:	4622      	mov	r2, r4
 80029d6:	4641      	mov	r1, r8
 80029d8:	4638      	mov	r0, r7
 80029da:	47c8      	blx	r9
 80029dc:	3001      	adds	r0, #1
 80029de:	d0e6      	beq.n	80029ae <_printf_common+0xae>
 80029e0:	3601      	adds	r6, #1
 80029e2:	e7d9      	b.n	8002998 <_printf_common+0x98>

080029e4 <_printf_i>:
 80029e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029e8:	7e0f      	ldrb	r7, [r1, #24]
 80029ea:	4691      	mov	r9, r2
 80029ec:	2f78      	cmp	r7, #120	@ 0x78
 80029ee:	4680      	mov	r8, r0
 80029f0:	460c      	mov	r4, r1
 80029f2:	469a      	mov	sl, r3
 80029f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80029f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80029fa:	d807      	bhi.n	8002a0c <_printf_i+0x28>
 80029fc:	2f62      	cmp	r7, #98	@ 0x62
 80029fe:	d80a      	bhi.n	8002a16 <_printf_i+0x32>
 8002a00:	2f00      	cmp	r7, #0
 8002a02:	f000 80d3 	beq.w	8002bac <_printf_i+0x1c8>
 8002a06:	2f58      	cmp	r7, #88	@ 0x58
 8002a08:	f000 80ba 	beq.w	8002b80 <_printf_i+0x19c>
 8002a0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002a10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002a14:	e03a      	b.n	8002a8c <_printf_i+0xa8>
 8002a16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002a1a:	2b15      	cmp	r3, #21
 8002a1c:	d8f6      	bhi.n	8002a0c <_printf_i+0x28>
 8002a1e:	a101      	add	r1, pc, #4	@ (adr r1, 8002a24 <_printf_i+0x40>)
 8002a20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a24:	08002a7d 	.word	0x08002a7d
 8002a28:	08002a91 	.word	0x08002a91
 8002a2c:	08002a0d 	.word	0x08002a0d
 8002a30:	08002a0d 	.word	0x08002a0d
 8002a34:	08002a0d 	.word	0x08002a0d
 8002a38:	08002a0d 	.word	0x08002a0d
 8002a3c:	08002a91 	.word	0x08002a91
 8002a40:	08002a0d 	.word	0x08002a0d
 8002a44:	08002a0d 	.word	0x08002a0d
 8002a48:	08002a0d 	.word	0x08002a0d
 8002a4c:	08002a0d 	.word	0x08002a0d
 8002a50:	08002b93 	.word	0x08002b93
 8002a54:	08002abb 	.word	0x08002abb
 8002a58:	08002b4d 	.word	0x08002b4d
 8002a5c:	08002a0d 	.word	0x08002a0d
 8002a60:	08002a0d 	.word	0x08002a0d
 8002a64:	08002bb5 	.word	0x08002bb5
 8002a68:	08002a0d 	.word	0x08002a0d
 8002a6c:	08002abb 	.word	0x08002abb
 8002a70:	08002a0d 	.word	0x08002a0d
 8002a74:	08002a0d 	.word	0x08002a0d
 8002a78:	08002b55 	.word	0x08002b55
 8002a7c:	6833      	ldr	r3, [r6, #0]
 8002a7e:	1d1a      	adds	r2, r3, #4
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6032      	str	r2, [r6, #0]
 8002a84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002a88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e09e      	b.n	8002bce <_printf_i+0x1ea>
 8002a90:	6833      	ldr	r3, [r6, #0]
 8002a92:	6820      	ldr	r0, [r4, #0]
 8002a94:	1d19      	adds	r1, r3, #4
 8002a96:	6031      	str	r1, [r6, #0]
 8002a98:	0606      	lsls	r6, r0, #24
 8002a9a:	d501      	bpl.n	8002aa0 <_printf_i+0xbc>
 8002a9c:	681d      	ldr	r5, [r3, #0]
 8002a9e:	e003      	b.n	8002aa8 <_printf_i+0xc4>
 8002aa0:	0645      	lsls	r5, r0, #25
 8002aa2:	d5fb      	bpl.n	8002a9c <_printf_i+0xb8>
 8002aa4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002aa8:	2d00      	cmp	r5, #0
 8002aaa:	da03      	bge.n	8002ab4 <_printf_i+0xd0>
 8002aac:	232d      	movs	r3, #45	@ 0x2d
 8002aae:	426d      	negs	r5, r5
 8002ab0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ab4:	230a      	movs	r3, #10
 8002ab6:	4859      	ldr	r0, [pc, #356]	@ (8002c1c <_printf_i+0x238>)
 8002ab8:	e011      	b.n	8002ade <_printf_i+0xfa>
 8002aba:	6821      	ldr	r1, [r4, #0]
 8002abc:	6833      	ldr	r3, [r6, #0]
 8002abe:	0608      	lsls	r0, r1, #24
 8002ac0:	f853 5b04 	ldr.w	r5, [r3], #4
 8002ac4:	d402      	bmi.n	8002acc <_printf_i+0xe8>
 8002ac6:	0649      	lsls	r1, r1, #25
 8002ac8:	bf48      	it	mi
 8002aca:	b2ad      	uxthmi	r5, r5
 8002acc:	2f6f      	cmp	r7, #111	@ 0x6f
 8002ace:	6033      	str	r3, [r6, #0]
 8002ad0:	bf14      	ite	ne
 8002ad2:	230a      	movne	r3, #10
 8002ad4:	2308      	moveq	r3, #8
 8002ad6:	4851      	ldr	r0, [pc, #324]	@ (8002c1c <_printf_i+0x238>)
 8002ad8:	2100      	movs	r1, #0
 8002ada:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002ade:	6866      	ldr	r6, [r4, #4]
 8002ae0:	2e00      	cmp	r6, #0
 8002ae2:	bfa8      	it	ge
 8002ae4:	6821      	ldrge	r1, [r4, #0]
 8002ae6:	60a6      	str	r6, [r4, #8]
 8002ae8:	bfa4      	itt	ge
 8002aea:	f021 0104 	bicge.w	r1, r1, #4
 8002aee:	6021      	strge	r1, [r4, #0]
 8002af0:	b90d      	cbnz	r5, 8002af6 <_printf_i+0x112>
 8002af2:	2e00      	cmp	r6, #0
 8002af4:	d04b      	beq.n	8002b8e <_printf_i+0x1aa>
 8002af6:	4616      	mov	r6, r2
 8002af8:	fbb5 f1f3 	udiv	r1, r5, r3
 8002afc:	fb03 5711 	mls	r7, r3, r1, r5
 8002b00:	5dc7      	ldrb	r7, [r0, r7]
 8002b02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002b06:	462f      	mov	r7, r5
 8002b08:	42bb      	cmp	r3, r7
 8002b0a:	460d      	mov	r5, r1
 8002b0c:	d9f4      	bls.n	8002af8 <_printf_i+0x114>
 8002b0e:	2b08      	cmp	r3, #8
 8002b10:	d10b      	bne.n	8002b2a <_printf_i+0x146>
 8002b12:	6823      	ldr	r3, [r4, #0]
 8002b14:	07df      	lsls	r7, r3, #31
 8002b16:	d508      	bpl.n	8002b2a <_printf_i+0x146>
 8002b18:	6923      	ldr	r3, [r4, #16]
 8002b1a:	6861      	ldr	r1, [r4, #4]
 8002b1c:	4299      	cmp	r1, r3
 8002b1e:	bfde      	ittt	le
 8002b20:	2330      	movle	r3, #48	@ 0x30
 8002b22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002b26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002b2a:	1b92      	subs	r2, r2, r6
 8002b2c:	6122      	str	r2, [r4, #16]
 8002b2e:	464b      	mov	r3, r9
 8002b30:	4621      	mov	r1, r4
 8002b32:	4640      	mov	r0, r8
 8002b34:	f8cd a000 	str.w	sl, [sp]
 8002b38:	aa03      	add	r2, sp, #12
 8002b3a:	f7ff fee1 	bl	8002900 <_printf_common>
 8002b3e:	3001      	adds	r0, #1
 8002b40:	d14a      	bne.n	8002bd8 <_printf_i+0x1f4>
 8002b42:	f04f 30ff 	mov.w	r0, #4294967295
 8002b46:	b004      	add	sp, #16
 8002b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b4c:	6823      	ldr	r3, [r4, #0]
 8002b4e:	f043 0320 	orr.w	r3, r3, #32
 8002b52:	6023      	str	r3, [r4, #0]
 8002b54:	2778      	movs	r7, #120	@ 0x78
 8002b56:	4832      	ldr	r0, [pc, #200]	@ (8002c20 <_printf_i+0x23c>)
 8002b58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002b5c:	6823      	ldr	r3, [r4, #0]
 8002b5e:	6831      	ldr	r1, [r6, #0]
 8002b60:	061f      	lsls	r7, r3, #24
 8002b62:	f851 5b04 	ldr.w	r5, [r1], #4
 8002b66:	d402      	bmi.n	8002b6e <_printf_i+0x18a>
 8002b68:	065f      	lsls	r7, r3, #25
 8002b6a:	bf48      	it	mi
 8002b6c:	b2ad      	uxthmi	r5, r5
 8002b6e:	6031      	str	r1, [r6, #0]
 8002b70:	07d9      	lsls	r1, r3, #31
 8002b72:	bf44      	itt	mi
 8002b74:	f043 0320 	orrmi.w	r3, r3, #32
 8002b78:	6023      	strmi	r3, [r4, #0]
 8002b7a:	b11d      	cbz	r5, 8002b84 <_printf_i+0x1a0>
 8002b7c:	2310      	movs	r3, #16
 8002b7e:	e7ab      	b.n	8002ad8 <_printf_i+0xf4>
 8002b80:	4826      	ldr	r0, [pc, #152]	@ (8002c1c <_printf_i+0x238>)
 8002b82:	e7e9      	b.n	8002b58 <_printf_i+0x174>
 8002b84:	6823      	ldr	r3, [r4, #0]
 8002b86:	f023 0320 	bic.w	r3, r3, #32
 8002b8a:	6023      	str	r3, [r4, #0]
 8002b8c:	e7f6      	b.n	8002b7c <_printf_i+0x198>
 8002b8e:	4616      	mov	r6, r2
 8002b90:	e7bd      	b.n	8002b0e <_printf_i+0x12a>
 8002b92:	6833      	ldr	r3, [r6, #0]
 8002b94:	6825      	ldr	r5, [r4, #0]
 8002b96:	1d18      	adds	r0, r3, #4
 8002b98:	6961      	ldr	r1, [r4, #20]
 8002b9a:	6030      	str	r0, [r6, #0]
 8002b9c:	062e      	lsls	r6, r5, #24
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	d501      	bpl.n	8002ba6 <_printf_i+0x1c2>
 8002ba2:	6019      	str	r1, [r3, #0]
 8002ba4:	e002      	b.n	8002bac <_printf_i+0x1c8>
 8002ba6:	0668      	lsls	r0, r5, #25
 8002ba8:	d5fb      	bpl.n	8002ba2 <_printf_i+0x1be>
 8002baa:	8019      	strh	r1, [r3, #0]
 8002bac:	2300      	movs	r3, #0
 8002bae:	4616      	mov	r6, r2
 8002bb0:	6123      	str	r3, [r4, #16]
 8002bb2:	e7bc      	b.n	8002b2e <_printf_i+0x14a>
 8002bb4:	6833      	ldr	r3, [r6, #0]
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	1d1a      	adds	r2, r3, #4
 8002bba:	6032      	str	r2, [r6, #0]
 8002bbc:	681e      	ldr	r6, [r3, #0]
 8002bbe:	6862      	ldr	r2, [r4, #4]
 8002bc0:	4630      	mov	r0, r6
 8002bc2:	f000 f859 	bl	8002c78 <memchr>
 8002bc6:	b108      	cbz	r0, 8002bcc <_printf_i+0x1e8>
 8002bc8:	1b80      	subs	r0, r0, r6
 8002bca:	6060      	str	r0, [r4, #4]
 8002bcc:	6863      	ldr	r3, [r4, #4]
 8002bce:	6123      	str	r3, [r4, #16]
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002bd6:	e7aa      	b.n	8002b2e <_printf_i+0x14a>
 8002bd8:	4632      	mov	r2, r6
 8002bda:	4649      	mov	r1, r9
 8002bdc:	4640      	mov	r0, r8
 8002bde:	6923      	ldr	r3, [r4, #16]
 8002be0:	47d0      	blx	sl
 8002be2:	3001      	adds	r0, #1
 8002be4:	d0ad      	beq.n	8002b42 <_printf_i+0x15e>
 8002be6:	6823      	ldr	r3, [r4, #0]
 8002be8:	079b      	lsls	r3, r3, #30
 8002bea:	d413      	bmi.n	8002c14 <_printf_i+0x230>
 8002bec:	68e0      	ldr	r0, [r4, #12]
 8002bee:	9b03      	ldr	r3, [sp, #12]
 8002bf0:	4298      	cmp	r0, r3
 8002bf2:	bfb8      	it	lt
 8002bf4:	4618      	movlt	r0, r3
 8002bf6:	e7a6      	b.n	8002b46 <_printf_i+0x162>
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	4632      	mov	r2, r6
 8002bfc:	4649      	mov	r1, r9
 8002bfe:	4640      	mov	r0, r8
 8002c00:	47d0      	blx	sl
 8002c02:	3001      	adds	r0, #1
 8002c04:	d09d      	beq.n	8002b42 <_printf_i+0x15e>
 8002c06:	3501      	adds	r5, #1
 8002c08:	68e3      	ldr	r3, [r4, #12]
 8002c0a:	9903      	ldr	r1, [sp, #12]
 8002c0c:	1a5b      	subs	r3, r3, r1
 8002c0e:	42ab      	cmp	r3, r5
 8002c10:	dcf2      	bgt.n	8002bf8 <_printf_i+0x214>
 8002c12:	e7eb      	b.n	8002bec <_printf_i+0x208>
 8002c14:	2500      	movs	r5, #0
 8002c16:	f104 0619 	add.w	r6, r4, #25
 8002c1a:	e7f5      	b.n	8002c08 <_printf_i+0x224>
 8002c1c:	08002d7b 	.word	0x08002d7b
 8002c20:	08002d8c 	.word	0x08002d8c

08002c24 <memmove>:
 8002c24:	4288      	cmp	r0, r1
 8002c26:	b510      	push	{r4, lr}
 8002c28:	eb01 0402 	add.w	r4, r1, r2
 8002c2c:	d902      	bls.n	8002c34 <memmove+0x10>
 8002c2e:	4284      	cmp	r4, r0
 8002c30:	4623      	mov	r3, r4
 8002c32:	d807      	bhi.n	8002c44 <memmove+0x20>
 8002c34:	1e43      	subs	r3, r0, #1
 8002c36:	42a1      	cmp	r1, r4
 8002c38:	d008      	beq.n	8002c4c <memmove+0x28>
 8002c3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c42:	e7f8      	b.n	8002c36 <memmove+0x12>
 8002c44:	4601      	mov	r1, r0
 8002c46:	4402      	add	r2, r0
 8002c48:	428a      	cmp	r2, r1
 8002c4a:	d100      	bne.n	8002c4e <memmove+0x2a>
 8002c4c:	bd10      	pop	{r4, pc}
 8002c4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002c52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002c56:	e7f7      	b.n	8002c48 <memmove+0x24>

08002c58 <_sbrk_r>:
 8002c58:	b538      	push	{r3, r4, r5, lr}
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	4d05      	ldr	r5, [pc, #20]	@ (8002c74 <_sbrk_r+0x1c>)
 8002c5e:	4604      	mov	r4, r0
 8002c60:	4608      	mov	r0, r1
 8002c62:	602b      	str	r3, [r5, #0]
 8002c64:	f7fd fc9e 	bl	80005a4 <_sbrk>
 8002c68:	1c43      	adds	r3, r0, #1
 8002c6a:	d102      	bne.n	8002c72 <_sbrk_r+0x1a>
 8002c6c:	682b      	ldr	r3, [r5, #0]
 8002c6e:	b103      	cbz	r3, 8002c72 <_sbrk_r+0x1a>
 8002c70:	6023      	str	r3, [r4, #0]
 8002c72:	bd38      	pop	{r3, r4, r5, pc}
 8002c74:	20000248 	.word	0x20000248

08002c78 <memchr>:
 8002c78:	4603      	mov	r3, r0
 8002c7a:	b510      	push	{r4, lr}
 8002c7c:	b2c9      	uxtb	r1, r1
 8002c7e:	4402      	add	r2, r0
 8002c80:	4293      	cmp	r3, r2
 8002c82:	4618      	mov	r0, r3
 8002c84:	d101      	bne.n	8002c8a <memchr+0x12>
 8002c86:	2000      	movs	r0, #0
 8002c88:	e003      	b.n	8002c92 <memchr+0x1a>
 8002c8a:	7804      	ldrb	r4, [r0, #0]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	428c      	cmp	r4, r1
 8002c90:	d1f6      	bne.n	8002c80 <memchr+0x8>
 8002c92:	bd10      	pop	{r4, pc}

08002c94 <memcpy>:
 8002c94:	440a      	add	r2, r1
 8002c96:	4291      	cmp	r1, r2
 8002c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8002c9c:	d100      	bne.n	8002ca0 <memcpy+0xc>
 8002c9e:	4770      	bx	lr
 8002ca0:	b510      	push	{r4, lr}
 8002ca2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ca6:	4291      	cmp	r1, r2
 8002ca8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002cac:	d1f9      	bne.n	8002ca2 <memcpy+0xe>
 8002cae:	bd10      	pop	{r4, pc}

08002cb0 <_realloc_r>:
 8002cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cb4:	4680      	mov	r8, r0
 8002cb6:	4615      	mov	r5, r2
 8002cb8:	460c      	mov	r4, r1
 8002cba:	b921      	cbnz	r1, 8002cc6 <_realloc_r+0x16>
 8002cbc:	4611      	mov	r1, r2
 8002cbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002cc2:	f7ff bc39 	b.w	8002538 <_malloc_r>
 8002cc6:	b92a      	cbnz	r2, 8002cd4 <_realloc_r+0x24>
 8002cc8:	f7ff fbcc 	bl	8002464 <_free_r>
 8002ccc:	2400      	movs	r4, #0
 8002cce:	4620      	mov	r0, r4
 8002cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cd4:	f000 f81a 	bl	8002d0c <_malloc_usable_size_r>
 8002cd8:	4285      	cmp	r5, r0
 8002cda:	4606      	mov	r6, r0
 8002cdc:	d802      	bhi.n	8002ce4 <_realloc_r+0x34>
 8002cde:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002ce2:	d8f4      	bhi.n	8002cce <_realloc_r+0x1e>
 8002ce4:	4629      	mov	r1, r5
 8002ce6:	4640      	mov	r0, r8
 8002ce8:	f7ff fc26 	bl	8002538 <_malloc_r>
 8002cec:	4607      	mov	r7, r0
 8002cee:	2800      	cmp	r0, #0
 8002cf0:	d0ec      	beq.n	8002ccc <_realloc_r+0x1c>
 8002cf2:	42b5      	cmp	r5, r6
 8002cf4:	462a      	mov	r2, r5
 8002cf6:	4621      	mov	r1, r4
 8002cf8:	bf28      	it	cs
 8002cfa:	4632      	movcs	r2, r6
 8002cfc:	f7ff ffca 	bl	8002c94 <memcpy>
 8002d00:	4621      	mov	r1, r4
 8002d02:	4640      	mov	r0, r8
 8002d04:	f7ff fbae 	bl	8002464 <_free_r>
 8002d08:	463c      	mov	r4, r7
 8002d0a:	e7e0      	b.n	8002cce <_realloc_r+0x1e>

08002d0c <_malloc_usable_size_r>:
 8002d0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d10:	1f18      	subs	r0, r3, #4
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	bfbc      	itt	lt
 8002d16:	580b      	ldrlt	r3, [r1, r0]
 8002d18:	18c0      	addlt	r0, r0, r3
 8002d1a:	4770      	bx	lr

08002d1c <_init>:
 8002d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d1e:	bf00      	nop
 8002d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d22:	bc08      	pop	{r3}
 8002d24:	469e      	mov	lr, r3
 8002d26:	4770      	bx	lr

08002d28 <_fini>:
 8002d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d2a:	bf00      	nop
 8002d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d2e:	bc08      	pop	{r3}
 8002d30:	469e      	mov	lr, r3
 8002d32:	4770      	bx	lr
