=====
SETUP
0.056
17.652
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.705
8.076
u_v9958/u_timing_control/u_ssg/n323_s1
8.076
8.111
u_v9958/u_timing_control/u_ssg/n322_s
8.111
8.581
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.978
9.527
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.527
9.997
u_v9958/u_timing_control/u_screen_mode/n315_s
10.897
11.467
u_v9958/u_timing_control/u_screen_mode/n314_s
11.467
11.502
u_v9958/u_timing_control/u_screen_mode/n313_s
11.502
11.972
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.369
12.740
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.740
12.775
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.775
13.245
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.647
14.018
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.018
14.053
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.053
14.088
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
14.088
14.558
u_v9958/u_timing_control/u_screen_mode/n692_s8
14.562
15.111
u_v9958/u_timing_control/u_screen_mode/n692_s7
15.284
15.746
u_v9958/u_timing_control/u_screen_mode/n692_s5
15.918
16.467
u_v9958/u_timing_control/u_screen_mode/n692_s3
16.640
17.189
u_v9958/u_timing_control/u_screen_mode/n692_s1
17.190
17.652
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
17.652
=====
SETUP
0.221
17.488
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.705
8.076
u_v9958/u_timing_control/u_ssg/n323_s1
8.076
8.111
u_v9958/u_timing_control/u_ssg/n322_s
8.111
8.581
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.978
9.527
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.527
9.997
u_v9958/u_timing_control/u_screen_mode/n315_s
10.897
11.467
u_v9958/u_timing_control/u_screen_mode/n314_s
11.467
11.502
u_v9958/u_timing_control/u_screen_mode/n313_s
11.502
11.972
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.369
12.740
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.740
12.775
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.775
13.245
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.647
14.018
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.018
14.053
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.053
14.088
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
14.088
14.123
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
14.123
14.593
u_v9958/u_timing_control/u_screen_mode/n691_s8
14.840
15.211
u_v9958/u_timing_control/u_screen_mode/n691_s7
15.382
15.931
u_v9958/u_timing_control/u_screen_mode/n691_s5
15.932
16.481
u_v9958/u_timing_control/u_screen_mode/n691_s3
16.482
16.944
u_v9958/u_timing_control/u_screen_mode/n691_s1
17.117
17.488
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
17.488
=====
SETUP
0.305
17.404
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0
17.404
=====
SETUP
0.485
17.224
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.705
8.076
u_v9958/u_timing_control/u_ssg/n323_s1
8.076
8.111
u_v9958/u_timing_control/u_ssg/n322_s
8.111
8.581
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.978
9.527
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.527
9.997
u_v9958/u_timing_control/u_screen_mode/n315_s
10.897
11.467
u_v9958/u_timing_control/u_screen_mode/n314_s
11.467
11.502
u_v9958/u_timing_control/u_screen_mode/n313_s
11.502
11.972
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.369
12.740
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.740
12.775
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.775
13.245
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.647
14.018
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.018
14.488
u_v9958/u_timing_control/u_screen_mode/n694_s11
14.901
15.418
u_v9958/u_timing_control/u_screen_mode/n694_s9
15.665
16.036
u_v9958/u_timing_control/u_screen_mode/n694_s4
16.040
16.502
u_v9958/u_timing_control/u_screen_mode/n694_s1
16.675
17.224
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
17.224
=====
SETUP
0.686
17.023
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.705
8.076
u_v9958/u_timing_control/u_ssg/n323_s1
8.076
8.111
u_v9958/u_timing_control/u_ssg/n322_s
8.111
8.581
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.978
9.527
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.527
9.997
u_v9958/u_timing_control/u_screen_mode/n315_s
10.897
11.467
u_v9958/u_timing_control/u_screen_mode/n314_s
11.467
11.502
u_v9958/u_timing_control/u_screen_mode/n313_s
11.502
11.972
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.369
12.740
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.740
12.775
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.775
13.245
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.647
14.018
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.018
14.053
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.053
14.088
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
14.088
14.123
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
14.123
14.158
u_v9958/u_timing_control/u_screen_mode/n690_s5
15.268
15.730
u_v9958/u_timing_control/u_screen_mode/n690_s3
15.731
16.280
u_v9958/u_timing_control/u_screen_mode/n690_s1
16.453
17.023
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
17.023
=====
SETUP
0.736
16.972
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.705
8.076
u_v9958/u_timing_control/u_ssg/n323_s1
8.076
8.111
u_v9958/u_timing_control/u_ssg/n322_s
8.111
8.581
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.978
9.527
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.527
9.997
u_v9958/u_timing_control/u_screen_mode/n315_s
10.897
11.467
u_v9958/u_timing_control/u_screen_mode/n314_s
11.467
11.502
u_v9958/u_timing_control/u_screen_mode/n313_s
11.502
11.972
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.369
12.740
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.740
12.775
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.775
13.245
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.889
14.260
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
14.260
14.730
u_v9958/u_timing_control/u_screen_mode/n693_s12
14.735
15.188
u_v9958/u_timing_control/u_screen_mode/n693_s8
15.585
15.956
u_v9958/u_timing_control/u_screen_mode/n693_s3
15.960
16.422
u_v9958/u_timing_control/u_screen_mode/n693_s1
16.423
16.972
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
16.972
=====
SETUP
0.775
16.934
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.705
8.076
u_v9958/u_timing_control/u_ssg/n323_s1
8.076
8.111
u_v9958/u_timing_control/u_ssg/n322_s
8.111
8.581
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.978
9.527
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.527
9.562
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.562
10.032
u_v9958/u_timing_control/u_screen_mode/n316_s
10.932
11.303
u_v9958/u_timing_control/u_screen_mode/n315_s
11.303
11.773
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.170
12.541
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.541
13.011
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
13.700
14.071
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
14.071
14.541
u_v9958/u_timing_control/u_screen_mode/n696_s5
14.711
15.266
u_v9958/u_timing_control/u_screen_mode/n696_s2
15.922
16.384
u_v9958/u_timing_control/u_screen_mode/n696_s1
16.385
16.934
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
16.934
=====
SETUP
0.795
16.913
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.705
8.076
u_v9958/u_timing_control/u_ssg/n323_s1
8.076
8.111
u_v9958/u_timing_control/u_ssg/n322_s
8.111
8.581
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.978
9.527
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.527
9.997
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_4_s
10.658
11.228
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_5_s
11.228
11.264
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_6_s
11.264
11.734
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s
12.681
13.230
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_7_s
13.230
13.700
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s8
13.704
14.259
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s7
14.927
15.476
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4
15.478
16.027
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3
16.199
16.769
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1
16.913
=====
SETUP
0.838
16.870
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.705
8.076
u_v9958/u_timing_control/u_ssg/n323_s1
8.076
8.111
u_v9958/u_timing_control/u_ssg/n322_s
8.111
8.581
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.978
9.527
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.527
9.562
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.562
10.032
u_v9958/u_timing_control/u_screen_mode/n316_s
10.932
11.303
u_v9958/u_timing_control/u_screen_mode/n315_s
11.303
11.773
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.170
12.541
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.541
13.011
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
13.700
14.071
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
14.071
14.106
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
14.106
14.576
u_v9958/u_timing_control/u_screen_mode/n695_s7
15.381
15.752
u_v9958/u_timing_control/u_screen_mode/n695_s2
15.757
16.327
u_v9958/u_timing_control/u_screen_mode/n695_s1
16.499
16.870
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
16.870
=====
SETUP
1.087
16.621
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_4_s0
16.621
=====
SETUP
1.087
16.621
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0
16.621
=====
SETUP
1.087
16.621
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_7_s0
16.621
=====
SETUP
1.087
16.621
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_8_s0
16.621
=====
SETUP
1.087
16.621
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_3_s0
16.621
=====
SETUP
1.087
16.621
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_5_s0
16.621
=====
SETUP
1.090
16.618
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_0_s0
16.618
=====
SETUP
1.090
16.618
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0
16.618
=====
SETUP
1.090
16.618
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0
16.618
=====
SETUP
1.090
16.618
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_0_s0
16.618
=====
SETUP
1.090
16.618
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_1_s0
16.618
=====
SETUP
1.090
16.618
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0
16.618
=====
SETUP
1.114
16.594
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0
16.594
=====
SETUP
1.114
16.594
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_4_s0
16.594
=====
SETUP
1.114
16.594
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_6_s0
16.594
=====
SETUP
1.114
16.594
17.709
u_msx_slot/ff_address_2_s0
6.103
6.335
u_msx_slot/ff_valid_s6
8.672
9.189
u_msx_slot/ff_valid_s4
10.386
10.941
u_v9958/u_cpu_interface/n943_s2
12.557
13.010
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
13.710
14.265
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
15.703
16.252
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_7_s0
16.594
=====
HOLD
0.229
5.821
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.821
=====
HOLD
0.230
5.822
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.822
=====
HOLD
0.230
5.822
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.822
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_1_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s
5.669
=====
HOLD
0.345
5.700
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.700
=====
HOLD
0.345
5.700
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.700
=====
HOLD
0.345
5.700
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.700
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.349
5.810
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.810
=====
HOLD
0.351
5.943
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.943
=====
HOLD
0.351
5.943
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.943
=====
HOLD
0.352
5.944
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.944
=====
HOLD
0.352
5.944
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.944
=====
HOLD
0.355
5.947
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.947
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.366
5.958
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.958
=====
HOLD
0.377
5.969
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.969
=====
HOLD
0.378
5.971
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.971
=====
HOLD
0.425
5.780
5.354
u_sdram/ff_main_timer_3_s5
5.343
5.545
u_sdram/n352_s4
5.548
5.780
u_sdram/ff_main_timer_3_s5
5.780
=====
HOLD
0.425
5.780
5.354
u_sdram/ff_main_timer_14_s6
5.343
5.545
u_sdram/n341_s4
5.548
5.780
u_sdram/ff_main_timer_14_s6
5.780
=====
HOLD
0.425
5.780
5.354
u_sdram/ff_sdr_address_9_s3
5.343
5.545
u_sdram/n527_s9
5.548
5.780
u_sdram/ff_sdr_address_9_s3
5.780
