# Verilog

Transmission Module 2: https://github.com/ben-marshall/uart/tree/master

# DataFiles
Included encrypted testfiles

# FPGAImplementaion
Contans the XOR encryption bitstream and files for the Nexys 4 DDR
