--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf GenIO.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5830 paths analyzed, 766 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.525ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/Char_3 (SLICE_X23Y29.F2), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/gramy (FF)
  Destination:          XLXI_7/Char_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.086 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/gramy to XLXI_7/Char_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.XQ      Tcko                  0.592   XLXI_7/gramy
                                                       XLXI_7/gramy
    SLICE_X12Y32.G1      net (fanout=16)       3.208   XLXI_7/gramy
    SLICE_X12Y32.Y       Tilo                  0.759   N100
                                                       XLXI_7/N171
    SLICE_X13Y29.F1      net (fanout=4)        0.439   XLXI_7/N17
    SLICE_X13Y29.X       Tilo                  0.704   N60
                                                       XLXI_7/Char_mux0009<7>119_SW0_SW0
    SLICE_X2Y24.F1       net (fanout=1)        1.091   N60
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X23Y29.F2      net (fanout=6)        1.927   XLXI_7/N11
    SLICE_X23Y29.CLK     Tfck                  0.837   XLXI_7/Char<3>
                                                       XLXI_7/Char_mux0009<4>66
                                                       XLXI_7/Char_3
    -------------------------------------------------  ---------------------------
    Total                                     11.502ns (4.355ns logic, 7.147ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/gramy (FF)
  Destination:          XLXI_7/Char_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.371ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.086 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/gramy to XLXI_7/Char_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.XQ      Tcko                  0.592   XLXI_7/gramy
                                                       XLXI_7/gramy
    SLICE_X12Y29.G3      net (fanout=16)       3.373   XLXI_7/gramy
    SLICE_X12Y29.Y       Tilo                  0.759   XLXI_7/Char_mux0009<6>59
                                                       XLXI_7/index_mux0000<0>131
    SLICE_X13Y29.F2      net (fanout=3)        0.143   XLXI_7/N37
    SLICE_X13Y29.X       Tilo                  0.704   N60
                                                       XLXI_7/Char_mux0009<7>119_SW0_SW0
    SLICE_X2Y24.F1       net (fanout=1)        1.091   N60
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X23Y29.F2      net (fanout=6)        1.927   XLXI_7/N11
    SLICE_X23Y29.CLK     Tfck                  0.837   XLXI_7/Char<3>
                                                       XLXI_7/Char_mux0009<4>66
                                                       XLXI_7/Char_3
    -------------------------------------------------  ---------------------------
    Total                                     11.371ns (4.355ns logic, 7.016ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/CurrentCounterState_FSM_FFd2 (FF)
  Destination:          XLXI_7/Char_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.042ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.063 - 0.079)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/CurrentCounterState_FSM_FFd2 to XLXI_7/Char_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.XQ      Tcko                  0.592   XLXI_7/CurrentCounterState_FSM_FFd2
                                                       XLXI_7/CurrentCounterState_FSM_FFd2
    SLICE_X21Y31.G4      net (fanout=9)        2.644   XLXI_7/CurrentCounterState_FSM_FFd2
    SLICE_X21Y31.Y       Tilo                  0.704   N24
                                                       XLXI_7/index_or00041
    SLICE_X2Y25.F1       net (fanout=4)        1.562   XLXI_7/index_or0004
    SLICE_X2Y25.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>14
                                                       XLXI_7/Char_mux0009<7>14
    SLICE_X2Y24.F2       net (fanout=1)        0.072   XLXI_7/Char_mux0009<7>14
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X23Y29.F2      net (fanout=6)        1.927   XLXI_7/N11
    SLICE_X23Y29.CLK     Tfck                  0.837   XLXI_7/Char<3>
                                                       XLXI_7/Char_mux0009<4>66
                                                       XLXI_7/Char_3
    -------------------------------------------------  ---------------------------
    Total                                     11.042ns (4.355ns logic, 6.687ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/Char_4 (SLICE_X20Y26.F1), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/gramy (FF)
  Destination:          XLXI_7/Char_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.081 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/gramy to XLXI_7/Char_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.XQ      Tcko                  0.592   XLXI_7/gramy
                                                       XLXI_7/gramy
    SLICE_X12Y32.G1      net (fanout=16)       3.208   XLXI_7/gramy
    SLICE_X12Y32.Y       Tilo                  0.759   N100
                                                       XLXI_7/N171
    SLICE_X13Y29.F1      net (fanout=4)        0.439   XLXI_7/N17
    SLICE_X13Y29.X       Tilo                  0.704   N60
                                                       XLXI_7/Char_mux0009<7>119_SW0_SW0
    SLICE_X2Y24.F1       net (fanout=1)        1.091   N60
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X20Y26.F1      net (fanout=6)        1.400   XLXI_7/N11
    SLICE_X20Y26.CLK     Tfck                  0.892   XLXI_7/Char<4>
                                                       XLXI_7/Char_mux0009<3>48
                                                       XLXI_7/Char_4
    -------------------------------------------------  ---------------------------
    Total                                     11.030ns (4.410ns logic, 6.620ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/gramy (FF)
  Destination:          XLXI_7/Char_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.899ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.081 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/gramy to XLXI_7/Char_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.XQ      Tcko                  0.592   XLXI_7/gramy
                                                       XLXI_7/gramy
    SLICE_X12Y29.G3      net (fanout=16)       3.373   XLXI_7/gramy
    SLICE_X12Y29.Y       Tilo                  0.759   XLXI_7/Char_mux0009<6>59
                                                       XLXI_7/index_mux0000<0>131
    SLICE_X13Y29.F2      net (fanout=3)        0.143   XLXI_7/N37
    SLICE_X13Y29.X       Tilo                  0.704   N60
                                                       XLXI_7/Char_mux0009<7>119_SW0_SW0
    SLICE_X2Y24.F1       net (fanout=1)        1.091   N60
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X20Y26.F1      net (fanout=6)        1.400   XLXI_7/N11
    SLICE_X20Y26.CLK     Tfck                  0.892   XLXI_7/Char<4>
                                                       XLXI_7/Char_mux0009<3>48
                                                       XLXI_7/Char_4
    -------------------------------------------------  ---------------------------
    Total                                     10.899ns (4.410ns logic, 6.489ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/CurrentCounterState_FSM_FFd2 (FF)
  Destination:          XLXI_7/Char_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.570ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.058 - 0.079)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/CurrentCounterState_FSM_FFd2 to XLXI_7/Char_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.XQ      Tcko                  0.592   XLXI_7/CurrentCounterState_FSM_FFd2
                                                       XLXI_7/CurrentCounterState_FSM_FFd2
    SLICE_X21Y31.G4      net (fanout=9)        2.644   XLXI_7/CurrentCounterState_FSM_FFd2
    SLICE_X21Y31.Y       Tilo                  0.704   N24
                                                       XLXI_7/index_or00041
    SLICE_X2Y25.F1       net (fanout=4)        1.562   XLXI_7/index_or0004
    SLICE_X2Y25.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>14
                                                       XLXI_7/Char_mux0009<7>14
    SLICE_X2Y24.F2       net (fanout=1)        0.072   XLXI_7/Char_mux0009<7>14
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X20Y26.F1      net (fanout=6)        1.400   XLXI_7/N11
    SLICE_X20Y26.CLK     Tfck                  0.892   XLXI_7/Char<4>
                                                       XLXI_7/Char_mux0009<3>48
                                                       XLXI_7/Char_4
    -------------------------------------------------  ---------------------------
    Total                                     10.570ns (4.410ns logic, 6.160ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/Char_6 (SLICE_X18Y27.F1), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/gramy (FF)
  Destination:          XLXI_7/Char_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.020ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.076 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/gramy to XLXI_7/Char_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.XQ      Tcko                  0.592   XLXI_7/gramy
                                                       XLXI_7/gramy
    SLICE_X12Y32.G1      net (fanout=16)       3.208   XLXI_7/gramy
    SLICE_X12Y32.Y       Tilo                  0.759   N100
                                                       XLXI_7/N171
    SLICE_X13Y29.F1      net (fanout=4)        0.439   XLXI_7/N17
    SLICE_X13Y29.X       Tilo                  0.704   N60
                                                       XLXI_7/Char_mux0009<7>119_SW0_SW0
    SLICE_X2Y24.F1       net (fanout=1)        1.091   N60
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X18Y27.F1      net (fanout=6)        1.390   XLXI_7/N11
    SLICE_X18Y27.CLK     Tfck                  0.892   XLXI_7/Char<6>
                                                       XLXI_7/Char_mux0009<1>68
                                                       XLXI_7/Char_6
    -------------------------------------------------  ---------------------------
    Total                                     11.020ns (4.410ns logic, 6.610ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/gramy (FF)
  Destination:          XLXI_7/Char_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.889ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.076 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/gramy to XLXI_7/Char_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.XQ      Tcko                  0.592   XLXI_7/gramy
                                                       XLXI_7/gramy
    SLICE_X12Y29.G3      net (fanout=16)       3.373   XLXI_7/gramy
    SLICE_X12Y29.Y       Tilo                  0.759   XLXI_7/Char_mux0009<6>59
                                                       XLXI_7/index_mux0000<0>131
    SLICE_X13Y29.F2      net (fanout=3)        0.143   XLXI_7/N37
    SLICE_X13Y29.X       Tilo                  0.704   N60
                                                       XLXI_7/Char_mux0009<7>119_SW0_SW0
    SLICE_X2Y24.F1       net (fanout=1)        1.091   N60
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X18Y27.F1      net (fanout=6)        1.390   XLXI_7/N11
    SLICE_X18Y27.CLK     Tfck                  0.892   XLXI_7/Char<6>
                                                       XLXI_7/Char_mux0009<1>68
                                                       XLXI_7/Char_6
    -------------------------------------------------  ---------------------------
    Total                                     10.889ns (4.410ns logic, 6.479ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/CurrentCounterState_FSM_FFd2 (FF)
  Destination:          XLXI_7/Char_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.560ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.053 - 0.079)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/CurrentCounterState_FSM_FFd2 to XLXI_7/Char_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.XQ      Tcko                  0.592   XLXI_7/CurrentCounterState_FSM_FFd2
                                                       XLXI_7/CurrentCounterState_FSM_FFd2
    SLICE_X21Y31.G4      net (fanout=9)        2.644   XLXI_7/CurrentCounterState_FSM_FFd2
    SLICE_X21Y31.Y       Tilo                  0.704   N24
                                                       XLXI_7/index_or00041
    SLICE_X2Y25.F1       net (fanout=4)        1.562   XLXI_7/index_or0004
    SLICE_X2Y25.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>14
                                                       XLXI_7/Char_mux0009<7>14
    SLICE_X2Y24.F2       net (fanout=1)        0.072   XLXI_7/Char_mux0009<7>14
    SLICE_X2Y24.X        Tilo                  0.759   XLXI_7/Char_mux0009<7>119
                                                       XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.F1       net (fanout=1)        0.482   XLXI_7/Char_mux0009<7>119
    SLICE_X3Y27.X        Tilo                  0.704   XLXI_7/N11
                                                       XLXI_7/Char_mux0009<7>179
    SLICE_X18Y27.F1      net (fanout=6)        1.390   XLXI_7/N11
    SLICE_X18Y27.CLK     Tfck                  0.892   XLXI_7/Char<6>
                                                       XLXI_7/Char_mux0009<1>68
                                                       XLXI_7/Char_6
    -------------------------------------------------  ---------------------------
    Total                                     10.560ns (4.410ns logic, 6.150ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_10/E0 (SLICE_X47Y77.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/qE0 (FF)
  Destination:          XLXI_10/E0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/qE0 to XLXI_10/E0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.YQ      Tcko                  0.470   XLXI_10/qE0
                                                       XLXI_10/qE0
    SLICE_X47Y77.BY      net (fanout=1)        0.379   XLXI_10/qE0
    SLICE_X47Y77.CLK     Tckdi       (-Th)    -0.135   XLXN_81
                                                       XLXI_10/E0
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.605ns logic, 0.379ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/F0 (SLICE_X44Y77.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/qF0 (FF)
  Destination:          XLXI_10/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/qF0 to XLXI_10/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y76.YQ      Tcko                  0.470   XLXI_10/qF0
                                                       XLXI_10/qF0
    SLICE_X44Y77.BY      net (fanout=1)        0.379   XLXI_10/qF0
    SLICE_X44Y77.CLK     Tckdi       (-Th)    -0.152   XLXN_82
                                                       XLXI_10/F0
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_115/XLXI_151/O (SLICE_X52Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_115/XLXI_151/Q (FF)
  Destination:          XLXI_1/XLXI_115/XLXI_151/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_115/XLXI_151/Q to XLXI_1/XLXI_115/XLXI_151/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.YQ      Tcko                  0.470   XLXI_1/XLXI_115/XLXI_151/Q
                                                       XLXI_1/XLXI_115/XLXI_151/Q
    SLICE_X52Y29.BY      net (fanout=1)        0.379   XLXI_1/XLXI_115/XLXI_151/Q
    SLICE_X52Y29.CLK     Tckdi       (-Th)    -0.152   XLXI_1/XLXI_115/XLXI_151/O
                                                       XLXI_1/XLXI_115/XLXI_151/O
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_1/XLXI_3/CLKA
  Logical resource: XLXI_1/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_1/XLXI_3/CLKA
  Logical resource: XLXI_1/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_1/XLXI_3/CLKA
  Logical resource: XLXI_1/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   11.525|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5830 paths, 0 nets, and 1973 connections

Design statistics:
   Minimum period:  11.525ns{1}   (Maximum frequency:  86.768MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 04 11:19:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



