// Seed: 1718529646
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri id_3
);
  wire id_5;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    output wor id_6,
    output tri0 id_7,
    input tri1 id_8,
    input uwire id_9,
    output wor id_10,
    output supply1 id_11,
    output tri1 id_12,
    input tri1 id_13,
    output uwire id_14,
    input tri0 id_15,
    input tri id_16
);
  assign id_6 = id_3;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_12
  );
  wire id_18;
  wire id_19;
endmodule
