.

ğŸ–¥ï¸ SystemVerilog Digital Logic Playground

Welcome to my SystemVerilog Digital Logic Repository ğŸš€

This repo is a collection of my Digital Logic (DL) practice codes and projects written in SystemVerilog. It is a hands-on journey where I experiment with hardware design, build digital circuits, and simulate them using modern tools. The aim is to strengthen my fundamentals and also create a reference for others learning SystemVerilog.

ğŸ“š What Youâ€™ll Find Here

This repository contains implementations of various digital building blocks and circuits, including:

ğŸ”¹ Combinational Circuits

Encoders ğŸ”‘

Decoders ğŸ”“

Multiplexers (MUX) & Demultiplexers (DEMUX) ğŸ”€

Priority Circuits âš¡

ğŸ”¹ Sequential Circuits

Flip-Flops (D, T, JK) â±ï¸

Counters (Up, Down, Ring, Johnson) ğŸ”¢

Shift Registers â¬…ï¸â¡ï¸

Finite State Machines (FSMs) ğŸŒ€

ğŸ”¹ Other Digital Logic Problems

Custom testbenches ğŸ§ª

Basic RISC-V introduction experiments ğŸ–§

Small projects like automation circuits ğŸ¤–

âš™ï¸ Tools & Workflow

Hereâ€™s my setup for coding, simulation, and debugging:

ğŸ“ Visual Studio Code (VS Code) â†’ For writing and managing SystemVerilog files

ğŸ§‘â€ğŸ’» Icarus Verilog (iverilog) â†’ For compiling and running SystemVerilog simulations

ğŸŒŠ GTKWave â†’ For waveform visualization and debugging signal behavior

This workflow helps me design, test, and visualize hardware concepts efficiently
