/home/user/Documents/vscode_project/suricata/rust/target/release/deps/memchr-3a76e4bd98c6b8ed.rmeta: /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/lib.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/fallback.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/iter.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/naive.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/mod.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/avx.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/sse2.rs

/home/user/Documents/vscode_project/suricata/rust/target/release/deps/libmemchr-3a76e4bd98c6b8ed.rlib: /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/lib.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/fallback.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/iter.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/naive.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/mod.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/avx.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/sse2.rs

/home/user/Documents/vscode_project/suricata/rust/target/release/deps/memchr-3a76e4bd98c6b8ed.d: /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/lib.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/fallback.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/iter.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/naive.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/mod.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/avx.rs /home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/sse2.rs

/home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/lib.rs:
/home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/fallback.rs:
/home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/iter.rs:
/home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/naive.rs:
/home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/mod.rs:
/home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/avx.rs:
/home/user/Documents/vscode_project/suricata/rust/vendor/memchr/src/x86/sse2.rs:
