Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Apr 12 14:02:17 2024
| Host         : CEAT-ENDV350-06 running 64-bit major release  (build 9200)
| Command      : report_timing -file route_report_timing_0.rpt -rpx route_report_timing_0.rpx
| Design       : top_demo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 state/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.890ns  (logic 4.407ns (29.597%)  route 10.483ns (70.403%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE                         0.000     0.000 r  state/FSM_onehot_state_reg[8]/C
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  state/FSM_onehot_state_reg[8]/Q
                         net (fo=7, routed)           0.999     1.477    state/FSM_onehot_state_reg_n_0_[8]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.296     1.773 r  state/sseg_ca_OBUF_inst_i_5/O
                         net (fo=7, routed)           5.389     7.162    state/currentState[2]
    SLICE_X107Y75        LUT6 (Prop_lut6_I2_O)        0.124     7.286 r  state/sseg_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.096    11.381    sseg_cb_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.509    14.890 r  sseg_cb_OBUF_inst/O
                         net (fo=0)                   0.000    14.890    sseg_cb
    H17                                                               r  sseg_cb (OUT)
  -------------------------------------------------------------------    -------------------




