Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Feb  5 19:22:54 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_multi_wrapper_timing_summary_routed.rpt -pb design_multi_wrapper_timing_summary_routed.pb -rpx design_multi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_multi_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.295        0.000                      0                69006        0.009        0.000                      0                69006        3.000        0.000                       0                 25882  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                           ------------       ----------      --------------
clk_fpga_0                                                      {0.000 5.000}      10.000          100.000         
design_multi_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}      10.000          100.000         
  AXI_clk_design_multi_clk_wiz_1_0_1                            {0.000 5.000}      10.000          100.000         
  clkfbout_design_multi_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  hls_clk_design_multi_clk_wiz_1_0_1                            {0.000 5.000}      10.000          100.000         
design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                        7.845        0.000                       0                     1  
design_multi_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  AXI_clk_design_multi_clk_wiz_1_0_1                                  1.250        0.000                      0                40422        0.034        0.000                      0                40422        3.750        0.000                       0                 13752  
  clkfbout_design_multi_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
  hls_clk_design_multi_clk_wiz_1_0_1                                  0.295        0.000                      0                28290        0.009        0.000                      0                28290        3.750        0.000                       0                 11831  
design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.699        0.000                      0                  244        0.081        0.000                      0                  244       15.686        0.000                       0                   252  
design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.563        0.000                      0                   49        0.270        0.000                      0                   49       16.166        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                      From Clock                                                      To Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                      ----------                                                      --------                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                               design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.170        0.000                      0                    1       17.796        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_multi_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_multi_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_multi_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_multi_clk_wiz_1_0_1
  To Clock:  AXI_clk_design_multi_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 4.000ns (47.000%)  route 4.511ns (53.000%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.303 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=13, routed)          0.973     7.276    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Reg_I_LUT/complete_dready
    SLICE_X65Y48         LUT4 (Prop_lut4_I0_O)        0.313     7.589 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Reg_I_LUT/Using_FPGA.Native/O
                         net (fo=2, routed)           0.506     8.095    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/write_Reg_I_S
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.219 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.844     9.063    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/res_Forward2
    SLICE_X66Y52         LUT5 (Prop_lut5_I2_O)        0.124     9.187 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native_i_2__49/O
                         net (fo=1, routed)           0.968    10.155    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Using_FPGA.Native_2
    SLICE_X80Y54         LUT3 (Prop_lut3_I2_O)        0.118    10.273 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Using_FPGA.Native_i_1__56/O
                         net (fo=1, routed)           0.000    10.273    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF/D_7
    SLICE_X80Y54         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.548    11.551    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X80Y54         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.074    11.476    
    SLICE_X80Y54         FDRE (Setup_fdre_C_D)        0.047    11.523    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 3.811ns (45.025%)  route 4.653ns (54.975%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         2.116     8.305    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/mbar_first_reg_3
    SLICE_X89Y52         LUT4 (Prop_lut4_I2_O)        0.153     8.458 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/wdc_first_i_3/O
                         net (fo=12, routed)          0.743     9.201    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/ok_To_Stop
    SLICE_X93Y54         LUT6 (Prop_lut6_I0_O)        0.327     9.528 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_4__2/O
                         net (fo=3, routed)           0.575    10.103    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/S_1
    SLICE_X91Y55         LUT5 (Prop_lut5_I0_O)        0.124    10.227 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_2__81/O
                         net (fo=1, routed)           0.000    10.227    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_2__81_n_0
    SLICE_X91Y55         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.608    11.611    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X91Y55         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.074    11.536    
    SLICE_X91Y55         FDRE (Setup_fdre_C_D)        0.029    11.565    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 3.811ns (44.974%)  route 4.663ns (55.026%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         2.116     8.305    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/mbar_first_reg_3
    SLICE_X89Y52         LUT4 (Prop_lut4_I2_O)        0.153     8.458 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/wdc_first_i_3/O
                         net (fo=12, routed)          0.743     9.201    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/ok_To_Stop
    SLICE_X93Y54         LUT6 (Prop_lut6_I0_O)        0.327     9.528 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_4__2/O
                         net (fo=3, routed)           0.584    10.112    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/S_1
    SLICE_X90Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.236 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_2__80/O
                         net (fo=1, routed)           0.000    10.236    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_2__80_n_0
    SLICE_X90Y55         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.608    11.611    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X90Y55         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.074    11.536    
    SLICE_X90Y55         FDRE (Setup_fdre_C_D)        0.077    11.613    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 3.589ns (45.263%)  route 4.340ns (54.737%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.839     1.842    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X4Y8          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454     4.296 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[28]
                         net (fo=1, routed)           1.315     5.612    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Valid_Data_Bits[3]
    SLICE_X89Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__137/O
                         net (fo=1, routed)           0.000     5.736    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/lopt_9
    SLICE_X89Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.137 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.294 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=5, routed)           0.677     6.971    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/complete_iready
    SLICE_X87Y49         LUT6 (Prop_lut6_I4_O)        0.329     7.300 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=69, routed)          1.096     8.395    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_2
    SLICE_X76Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.519 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_i_4/O
                         net (fo=3, routed)           1.252     9.772    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[7]
    RAMB36_X4Y9          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.663    11.666    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.153    11.818    
                         clock uncertainty           -0.074    11.744    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.178    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 3.811ns (45.563%)  route 4.553ns (54.437%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.612 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         2.116     8.305    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/mbar_first_reg_3
    SLICE_X89Y52         LUT4 (Prop_lut4_I2_O)        0.153     8.458 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/wdc_first_i_3/O
                         net (fo=12, routed)          0.737     9.196    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/ok_To_Stop
    SLICE_X90Y54         LUT6 (Prop_lut6_I0_O)        0.327     9.523 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_5__1/O
                         net (fo=3, routed)           0.480    10.003    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_2
    SLICE_X92Y54         LUT4 (Prop_lut4_I2_O)        0.124    10.127 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_2__79/O
                         net (fo=1, routed)           0.000    10.127    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_2__79_n_0
    SLICE_X92Y54         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.609    11.612    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X92Y54         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C
                         clock pessimism              0.000    11.612    
                         clock uncertainty           -0.074    11.537    
    SLICE_X92Y54         FDRE (Setup_fdre_C_D)        0.077    11.614    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 4.219ns (50.626%)  route 4.115ns (49.374%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         0.000     6.189    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.417 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=45, routed)          1.226     7.643    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/take_Intr_Now_III
    SLICE_X84Y51         LUT6 (Prop_lut6_I3_O)        0.313     7.956 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_i_2__5/O
                         net (fo=9, routed)           0.928     8.885    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Using_FPGA.Native
    SLICE_X75Y49         LUT2 (Prop_lut2_I1_O)        0.118     9.003 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Using_FPGA.Native_i_1__22/O
                         net (fo=2, routed)           0.740     9.743    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I3
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.353    10.096 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    10.096    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X74Y49         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.557    11.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X74Y49         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.115    11.675    
                         clock uncertainty           -0.074    11.601    
    SLICE_X74Y49         FDRE (Setup_fdre_C_D)        0.032    11.633    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 4.006ns (48.942%)  route 4.179ns (51.058%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.303 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=13, routed)          0.973     7.276    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Reg_I_LUT/complete_dready
    SLICE_X65Y48         LUT4 (Prop_lut4_I0_O)        0.313     7.589 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Reg_I_LUT/Using_FPGA.Native/O
                         net (fo=2, routed)           0.506     8.095    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/write_Reg_I_S
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.219 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          0.791     9.011    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/RegFile_X2/res_Forward2
    SLICE_X67Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.135 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native_i_3__23/O
                         net (fo=1, routed)           0.689     9.824    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_3
    SLICE_X80Y54         LUT3 (Prop_lut3_I2_O)        0.124     9.948 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_i_1__63/O
                         net (fo=1, routed)           0.000     9.948    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/D_0
    SLICE_X80Y54         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.548    11.551    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X80Y54         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.074    11.476    
    SLICE_X80Y54         FDRE (Setup_fdre_C_D)        0.031    11.507    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 4.213ns (51.579%)  route 3.955ns (48.421%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=192, routed)         0.000     6.189    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.417 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=45, routed)          1.671     8.088    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/take_Intr_Now_III
    SLICE_X86Y54         LUT2 (Prop_lut2_I0_O)        0.306     8.394 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_LWX_SWX_instr.reservation_i_5/O
                         net (fo=1, routed)           0.499     8.893    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_LWX_SWX_instr.reservation_reg_3
    SLICE_X87Y54         LUT6 (Prop_lut6_I5_O)        0.348     9.241 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_LWX_SWX_instr.reservation_i_3/O
                         net (fo=1, routed)           0.566     9.806    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_LWX_SWX_instr.reservation_i_3_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I3_O)        0.124     9.930 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_LWX_SWX_instr.reservation_i_1/O
                         net (fo=1, routed)           0.000     9.930    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1_n_4
    SLICE_X88Y53         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.549    11.552    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X88Y53         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.074    11.477    
    SLICE_X88Y53         FDRE (Setup_fdre_C_D)        0.029    11.506    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 3.758ns (49.481%)  route 3.837ns (50.519%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.303 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=13, routed)          1.036     7.339    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/complete_dready
    SLICE_X68Y47         LUT6 (Prop_lut6_I4_O)        0.313     7.652 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_i_2__2/O
                         net (fo=1, routed)           0.491     8.143    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_BitField.Gen_Bits[9].mem_Rd_reg[9]
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.267 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__154/O
                         net (fo=128, routed)         1.091     9.357    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WE
    SLICE_X58Y54         RAMD32                                       r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.540    11.543    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X58Y54         RAMD32                                       r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.000    11.543    
                         clock uncertainty           -0.074    11.468    
    SLICE_X58Y54         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    10.935    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 3.758ns (49.481%)  route 3.837ns (50.519%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.759     1.762    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X3Y6          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.216 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[16]
                         net (fo=1, routed)           1.220     5.436    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[11]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__141/O
                         net (fo=1, routed)           0.000     5.560    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.961 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.961    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Carry_Out
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.303 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=13, routed)          1.036     7.339    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/complete_dready
    SLICE_X68Y47         LUT6 (Prop_lut6_I4_O)        0.313     7.652 f  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_i_2__2/O
                         net (fo=1, routed)           0.491     8.143    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_BitField.Gen_Bits[9].mem_Rd_reg[9]
    SLICE_X68Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.267 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__154/O
                         net (fo=128, routed)         1.091     9.357    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WE
    SLICE_X58Y54         RAMD32                                       r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       1.540    11.543    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X58Y54         RAMD32                                       r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.000    11.543    
                         clock uncertainty           -0.074    11.468    
    SLICE_X58Y54         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    10.935    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  1.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.609     0.611    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Clk
    SLICE_X91Y41         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y41         FDRE (Prop_fdre_C_Q)         0.141     0.752 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[16]/Q
                         net (fo=1, routed)           0.107     0.858    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[0]
    RAMB36_X4Y8          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.920     0.922    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X4Y8          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism             -0.253     0.669    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.824    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.609     0.611    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Clk
    SLICE_X91Y40         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y40         FDRE (Prop_fdre_C_Q)         0.141     0.752 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[6]/Q
                         net (fo=1, routed)           0.107     0.858    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[10]
    RAMB36_X4Y8          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.920     0.922    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X4Y8          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism             -0.253     0.669    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.155     0.824    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.609     0.611    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Clk
    SLICE_X91Y40         FDRE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y40         FDRE (Prop_fdre_C_Q)         0.141     0.752 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/Q
                         net (fo=1, routed)           0.108     0.859    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[6]
    RAMB36_X4Y8          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.920     0.922    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X4Y8          RAMB36E1                                     r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism             -0.253     0.669    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155     0.824    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.583     0.585    design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y27         FDRE                                         r  design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=7, routed)           0.217     0.943    design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/A0
    SLICE_X22Y27         RAMD32                                       r  design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.848     0.850    design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/WCLK
    SLICE_X22Y27         RAMD32                                       r  design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.252     0.598    
    SLICE_X22Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.583     0.585    design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y27         FDRE                                         r  design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=7, routed)           0.217     0.943    design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/A0
    SLICE_X22Y27         RAMD32                                       r  design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.848     0.850    design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/WCLK
    SLICE_X22Y27         RAMD32                                       r  design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.252     0.598    
    SLICE_X22Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    design_multi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1032]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.349%)  route 0.214ns (56.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.555     0.557    design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X50Y40         FDRE                                         r  design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1032]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1032]/Q
                         net (fo=1, routed)           0.214     0.935    design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_axi_wdata[7]
    SLICE_X49Y41         FDRE                                         r  design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.826     0.828    design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X49Y41         FDRE                                         r  design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][7]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.076     0.899    design_multi_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][7]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.662     0.664    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y108        FDRE                                         r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.218     1.024    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X66Y108        RAMD32                                       r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.935     0.937    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X66Y108        RAMD32                                       r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
                         clock pessimism             -0.260     0.677    
    SLICE_X66Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.987    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.662     0.664    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y108        FDRE                                         r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.218     1.024    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X66Y108        RAMD32                                       r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.935     0.937    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X66Y108        RAMD32                                       r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
                         clock pessimism             -0.260     0.677    
    SLICE_X66Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.987    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.662     0.664    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y108        FDRE                                         r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.218     1.024    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X66Y108        RAMD32                                       r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.935     0.937    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X66Y108        RAMD32                                       r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
                         clock pessimism             -0.260     0.677    
    SLICE_X66Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.987    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AXI_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - AXI_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.662     0.664    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X67Y108        FDRE                                         r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.218     1.024    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X66Y108        RAMD32                                       r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13753, routed)       0.935     0.937    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X66Y108        RAMD32                                       r  design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
                         clock pessimism             -0.260     0.677    
    SLICE_X66Y108        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.987    design_multi_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_clk_design_multi_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Data_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10     design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Data_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6      design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6      design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Tag_Memory/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y9      design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y9      design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y8      design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y8      design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9      design_multi_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9      design_multi_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y33     design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y33     design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y33     design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y33     design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y33     design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y33     design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y33     design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y33     design_multi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30     design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30     design_multi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y105    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y105    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y105    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y105    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y105    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y105    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y106    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y106    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y106    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y106    design_multi_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_multi_clk_wiz_1_0_1
  To Clock:  clkfbout_design_multi_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_multi_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_multi_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hls_clk_design_multi_clk_wiz_1_0_1
  To Clock:  hls_clk_design_multi_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 2.264ns (23.694%)  route 7.291ns (76.306%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.107     9.661    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.150     9.811 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_2/O
                         net (fo=4, routed)           1.306    11.117    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_2_n_3
    SLICE_X94Y10         LUT6 (Prop_lut6_I1_O)        0.328    11.445 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[18]_i_1/O
                         net (fo=1, routed)           0.000    11.445    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[18]
    SLICE_X94Y10         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.619    11.622    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X94Y10         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.115    11.737    
                         clock uncertainty           -0.074    11.663    
    SLICE_X94Y10         FDRE (Setup_fdre_C_D)        0.077    11.740    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 2.260ns (23.872%)  route 7.207ns (76.128%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.176     9.730    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X96Y7          LUT3 (Prop_lut3_I1_O)        0.146     9.876 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           1.153    11.028    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2_n_3
    SLICE_X94Y9          LUT6 (Prop_lut6_I1_O)        0.328    11.356 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[24]_i_1/O
                         net (fo=1, routed)           0.000    11.356    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[24]
    SLICE_X94Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.619    11.622    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X94Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.115    11.737    
                         clock uncertainty           -0.074    11.663    
    SLICE_X94Y9          FDRE (Setup_fdre_C_D)        0.079    11.742    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 2.264ns (23.898%)  route 7.210ns (76.102%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.107     9.661    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X92Y6          LUT3 (Prop_lut3_I1_O)        0.150     9.811 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_2/O
                         net (fo=4, routed)           1.224    11.035    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_2_n_3
    SLICE_X92Y10         LUT6 (Prop_lut6_I0_O)        0.328    11.363 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[16]_i_1/O
                         net (fo=1, routed)           0.000    11.363    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[16]
    SLICE_X92Y10         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.617    11.620    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X92Y10         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.153    11.773    
                         clock uncertainty           -0.074    11.699    
    SLICE_X92Y10         FDRE (Setup_fdre_C_D)        0.081    11.780    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         11.780    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 2.262ns (24.176%)  route 7.094ns (75.824%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.009     9.564    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X94Y6          LUT3 (Prop_lut3_I1_O)        0.148     9.712 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2/O
                         net (fo=4, routed)           1.206    10.918    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2_n_3
    SLICE_X94Y9          LUT6 (Prop_lut6_I1_O)        0.328    11.246 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_1/O
                         net (fo=1, routed)           0.000    11.246    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[25]
    SLICE_X94Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.619    11.622    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X94Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.115    11.737    
                         clock uncertainty           -0.074    11.663    
    SLICE_X94Y9          FDRE (Setup_fdre_C_D)        0.079    11.742    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.260ns (24.306%)  route 7.038ns (75.694%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.176     9.730    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X96Y7          LUT3 (Prop_lut3_I1_O)        0.146     9.876 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           0.984    10.860    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2_n_3
    SLICE_X95Y9          LUT6 (Prop_lut6_I0_O)        0.328    11.188 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_1/O
                         net (fo=1, routed)           0.000    11.188    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[22]
    SLICE_X95Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.619    11.622    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X95Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.115    11.737    
                         clock uncertainty           -0.074    11.663    
    SLICE_X95Y9          FDRE (Setup_fdre_C_D)        0.031    11.694    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 2.262ns (24.222%)  route 7.077ns (75.778%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.009     9.564    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X94Y6          LUT3 (Prop_lut3_I1_O)        0.148     9.712 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2/O
                         net (fo=4, routed)           1.188    10.900    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2_n_3
    SLICE_X94Y9          LUT6 (Prop_lut6_I0_O)        0.328    11.228 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[23]_i_1/O
                         net (fo=1, routed)           0.000    11.228    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[23]
    SLICE_X94Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.619    11.622    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X94Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.115    11.737    
                         clock uncertainty           -0.074    11.663    
    SLICE_X94Y9          FDRE (Setup_fdre_C_D)        0.081    11.744    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 2.270ns (24.544%)  route 6.979ns (75.456%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.121     9.675    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X92Y8          LUT3 (Prop_lut3_I1_O)        0.153     9.828 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_2/O
                         net (fo=4, routed)           0.979    10.807    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_2_n_3
    SLICE_X94Y8          LUT6 (Prop_lut6_I1_O)        0.331    11.138 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_1/O
                         net (fo=1, routed)           0.000    11.138    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[27]
    SLICE_X94Y8          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.620    11.623    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X94Y8          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.115    11.738    
                         clock uncertainty           -0.074    11.664    
    SLICE_X94Y8          FDRE (Setup_fdre_C_D)        0.081    11.745    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 2.264ns (24.644%)  route 6.923ns (75.356%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.142     9.697    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X95Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.849 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[35]_i_2/O
                         net (fo=4, routed)           0.902    10.750    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[35]_i_2_n_3
    SLICE_X95Y6          LUT6 (Prop_lut6_I1_O)        0.326    11.076 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_1/O
                         net (fo=1, routed)           0.000    11.076    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[34]
    SLICE_X95Y6          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.621    11.624    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X95Y6          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/C
                         clock pessimism              0.115    11.739    
                         clock uncertainty           -0.074    11.665    
    SLICE_X95Y6          FDRE (Setup_fdre_C_D)        0.031    11.696    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.264ns (24.674%)  route 6.912ns (75.326%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.142     9.697    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X95Y6          LUT3 (Prop_lut3_I1_O)        0.152     9.849 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[35]_i_2/O
                         net (fo=4, routed)           0.891    10.739    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[35]_i_2_n_3
    SLICE_X95Y6          LUT6 (Prop_lut6_I0_O)        0.326    11.065 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[32]_i_1/O
                         net (fo=1, routed)           0.000    11.065    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[32]
    SLICE_X95Y6          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.621    11.624    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X95Y6          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism              0.115    11.739    
                         clock uncertainty           -0.074    11.665    
    SLICE_X95Y6          FDRE (Setup_fdre_C_D)        0.031    11.696    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@10.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 2.034ns (22.247%)  route 7.109ns (77.753%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.887     1.890    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.076     3.399    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y5          LUT3 (Prop_lut3_I2_O)        0.117     3.516 f  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.833     4.349    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X89Y4          LUT6 (Prop_lut6_I3_O)        0.331     4.680 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.680    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X89Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.211     6.423    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X89Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.547 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.573     7.120    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X89Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.244 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.186     8.430    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X91Y6          LUT3 (Prop_lut3_I1_O)        0.124     8.554 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.009     9.564    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X94Y6          LUT3 (Prop_lut3_I1_O)        0.124     9.688 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=4, routed)           1.220    10.908    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_2_n_3
    SLICE_X95Y9          LUT6 (Prop_lut6_I1_O)        0.124    11.032 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=1, routed)           0.000    11.032    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[21]
    SLICE_X95Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       1.619    11.622    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X95Y9          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.115    11.737    
                         clock uncertainty           -0.074    11.663    
    SLICE_X95Y9          FDRE (Setup_fdre_C_D)        0.029    11.692    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U6/Kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  0.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1077]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.788%)  route 0.180ns (49.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.541     0.543    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X51Y74         FDRE                                         r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1077]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     0.684 r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1077]/Q
                         net (fo=1, routed)           0.180     0.864    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1077]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.045     0.909 r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i[1077]_i_1/O
                         net (fo=1, routed)           0.000     0.909    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i[1077]_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1077]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.811     0.813    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X49Y73         FDRE                                         r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1077]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.092     0.900    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1077]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.201%)  route 0.216ns (62.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.547     0.549    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X48Y71         FDRE                                         r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.216     0.893    design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA1
    SLICE_X50Y70         RAMD32                                       r  design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.811     0.813    design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y70         RAMD32                                       r  design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
                         clock pessimism             -0.005     0.808    
    SLICE_X50Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     0.875    design_multi_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.460%)  route 0.207ns (59.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.542     0.544    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X53Y73         FDRE                                         r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.685 r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1088]/Q
                         net (fo=2, routed)           0.207     0.892    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[30]
    SLICE_X48Y73         FDRE                                         r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.811     0.813    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X48Y73         FDRE                                         r  design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1088]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.066     0.874    design_multi_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1088]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/INPUT_addr_3_read_reg_1200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.576     0.578    design_multi_i/Kmeans_0/U0/ap_clk
    SLICE_X54Y15         FDRE                                         r  design_multi_i/Kmeans_0/U0/INPUT_addr_3_read_reg_1200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.148     0.726 r  design_multi_i/Kmeans_0/U0/INPUT_addr_3_read_reg_1200_reg[27]/Q
                         net (fo=1, routed)           0.171     0.897    design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/Q[27]
    RAMB18_X3Y6          RAMB18E1                                     r  design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.883     0.885    design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ap_clk
    RAMB18_X3Y6          RAMB18E1                                     r  design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.252     0.633    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.242     0.875    design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_addr_buf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.213ns (51.535%)  route 0.200ns (48.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.545     0.547    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X46Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_addr_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     0.711 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_addr_buf_reg[20]/Q
                         net (fo=1, routed)           0.200     0.911    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_addr_buf_reg_n_3_[20]
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.049     0.960 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[20]_i_1/O
                         net (fo=1, routed)           0.000     0.960    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/awaddr_tmp[20]
    SLICE_X50Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.806     0.808    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X50Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[20]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.131     0.934    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][63]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.676%)  route 0.188ns (47.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.561     0.563    design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y48         FDRE                                         r  design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[63]/Q
                         net (fo=1, routed)           0.188     0.914    design_multi_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[149]
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.959 r  design_multi_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][63]_i_1/O
                         net (fo=1, routed)           0.000     0.959    design_multi_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][62]
    SLICE_X37Y51         FDRE                                         r  design_multi_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.827     0.829    design_multi_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y51         FDRE                                         r  design_multi_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][63]/C
                         clock pessimism              0.000     0.829    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.092     0.921    design_multi_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][63]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_distance_fu_591/y1_int_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.861%)  route 0.242ns (63.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.556     0.558    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/ap_clk
    SLICE_X52Y3          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/y1_int_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/y1_int_reg_reg[27]/Q
                         net (fo=1, routed)           0.242     0.940    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/Q[27]
    SLICE_X41Y3          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.827     0.829    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X41Y3          FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[27]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.071     0.895    design_multi_i/Kmeans_0/U0/grp_distance_fu_591/Kmeans_fsub_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.630     0.632    design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y128        FDRE                                         r  design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.103     0.876    design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X42Y127        SRL16E                                       r  design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.899     0.901    design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y127        SRL16E                                       r  design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.256     0.645    
    SLICE_X42Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.828    design_multi_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.676%)  route 0.191ns (56.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.549     0.551    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/aclk
    SLICE_X50Y18         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.148     0.699 r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=3, routed)           0.191     0.889    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/ma[8]_27[8]
    SLICE_X48Y17         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.819     0.821    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/aclk
    SLICE_X48Y17         FDRE                                         r  design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.025     0.841    design_multi_i/Kmeans_0/U0/grp_moy_fu_599/Kmeans_fdiv_32ns_32ns_32_16_1_U15/Kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_addr_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by hls_clk_design_multi_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             hls_clk_design_multi_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns - hls_clk_design_multi_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.662%)  route 0.204ns (47.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.544     0.546    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X48Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_addr_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     0.674 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_addr_buf_reg[17]/Q
                         net (fo=1, routed)           0.204     0.878    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/sect_addr_buf_reg_n_3_[17]
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.099     0.977 r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[17]_i_1/O
                         net (fo=1, routed)           0.000     0.977    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/awaddr_tmp[17]
    SLICE_X50Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock hls_clk_design_multi_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_multi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_multi_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_multi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=11837, routed)       0.806     0.808    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X50Y75         FDRE                                         r  design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[17]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.121     0.924    design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hls_clk_design_multi_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10     design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10     design_multi_i/Kmeans_0/U0/Kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y14     design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y14     design_multi_i/Kmeans_0/U0/Kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y6      design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y6      design_multi_i/Kmeans_0/U0/X_U/Kmeans_X_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4      design_multi_i/Kmeans_0/U0/X_prot_U/Kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4      design_multi_i/Kmeans_0/U0/X_prot_U/Kmeans_X_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4      design_multi_i/Kmeans_0/U0/Y_U/Kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4      design_multi_i/Kmeans_0/U0/Y_U/Kmeans_X_ram_U/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_multi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y52     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y52     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y52     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y52     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y52     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y52     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y52     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y52     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y53     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y53     design_multi_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y53     design_multi_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.599ns  (logic 0.583ns (16.198%)  route 3.016ns (83.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.701    24.267    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.527    36.777    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.429    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X67Y74         FDCE (Setup_fdce_C_CE)      -0.205    36.966    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -24.267    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.599ns  (logic 0.583ns (16.198%)  route 3.016ns (83.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.701    24.267    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.527    36.777    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.429    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X67Y74         FDCE (Setup_fdce_C_CE)      -0.205    36.966    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -24.267    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.599ns  (logic 0.583ns (16.198%)  route 3.016ns (83.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.701    24.267    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.527    36.777    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.429    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X67Y74         FDCE (Setup_fdce_C_CE)      -0.205    36.966    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -24.267    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.599ns  (logic 0.583ns (16.198%)  route 3.016ns (83.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.701    24.267    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.527    36.777    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.429    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X67Y74         FDCE (Setup_fdce_C_CE)      -0.205    36.966    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -24.267    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.599ns  (logic 0.583ns (16.198%)  route 3.016ns (83.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.701    24.267    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.527    36.777    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.429    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X67Y74         FDCE (Setup_fdce_C_CE)      -0.205    36.966    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -24.267    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.599ns  (logic 0.583ns (16.198%)  route 3.016ns (83.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.701    24.267    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.527    36.777    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.429    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X67Y74         FDCE (Setup_fdce_C_CE)      -0.205    36.966    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -24.267    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.599ns  (logic 0.583ns (16.198%)  route 3.016ns (83.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.701    24.267    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.527    36.777    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.429    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X67Y74         FDCE (Setup_fdce_C_CE)      -0.205    36.966    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -24.267    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             12.699ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.599ns  (logic 0.583ns (16.198%)  route 3.016ns (83.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.701    24.267    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.527    36.777    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y74         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.429    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X67Y74         FDCE (Setup_fdce_C_CE)      -0.205    36.966    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -24.267    
  -------------------------------------------------------------------
                         slack                                 12.699    

Slack (MET) :             13.050ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.286ns  (logic 0.735ns (22.370%)  route 2.551ns (77.630%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 36.857 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.620    23.186    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X91Y58         LUT3 (Prop_lut3_I2_O)        0.152    23.338 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.616    23.954    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X90Y58         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.607    36.857    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X90Y58         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.429    37.286    
                         clock uncertainty           -0.035    37.251    
    SLICE_X90Y58         FDCE (Setup_fdce_C_D)       -0.247    37.004    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -23.954    
  -------------------------------------------------------------------
                         slack                                 13.050    

Slack (MET) :             13.399ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.155ns  (logic 0.707ns (22.412%)  route 2.448ns (77.588%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 36.798 - 33.333 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 20.668 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.769    20.668    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X95Y73         FDRE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.459    21.127 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.315    21.442    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X94Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.566 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.132    23.698    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X87Y58         LUT4 (Prop_lut4_I0_O)        0.124    23.822 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.822    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X87Y58         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         1.548    36.798    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X87Y58         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.429    37.227    
                         clock uncertainty           -0.035    37.192    
    SLICE_X87Y58         FDCE (Setup_fdce_C_D)        0.029    37.221    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.221    
                         arrival time                         -23.822    
  -------------------------------------------------------------------
                         slack                                 13.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.899%)  route 0.214ns (59.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.609     1.523    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X92Y52         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDCE (Prop_fdce_C_Q)         0.148     1.671 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.214     1.885    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X90Y48         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.880     1.927    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X90Y48         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                         clock pessimism             -0.133     1.794    
    SLICE_X90Y48         FDCE (Hold_fdce_C_D)         0.010     1.804    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.685%)  route 0.267ns (64.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.609     1.523    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X92Y52         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDCE (Prop_fdce_C_Q)         0.148     1.671 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.267     1.938    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X90Y47         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.880     1.927    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X90Y47         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                         clock pessimism             -0.133     1.794    
    SLICE_X90Y47         FDCE (Hold_fdce_C_D)         0.010     1.804    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.554%)  route 0.311ns (65.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.609     1.523    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X92Y52         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDCE (Prop_fdce_C_Q)         0.164     1.687 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.311     1.998    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X92Y47         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.881     1.928    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X92Y47         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.133     1.795    
    SLICE_X92Y47         FDCE (Hold_fdce_C_D)         0.059     1.854    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.588     1.502    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X89Y45         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y45         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.100     1.743    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X87Y45         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.856     1.903    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X87Y45         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.385     1.518    
    SLICE_X87Y45         FDCE (Hold_fdce_C_D)         0.070     1.588    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.600     1.514    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X99Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y71         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.103     1.758    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][4]
    SLICE_X98Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_25
    SLICE_X98Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.868     1.915    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X98Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.388     1.527    
    SLICE_X98Y71         FDCE (Hold_fdce_C_D)         0.121     1.648    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.596     1.510    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X90Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.051     1.725    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X91Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.770    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X91Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.863     1.910    design_multi_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X91Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.387     1.523    
    SLICE_X91Y76         FDCE (Hold_fdce_C_D)         0.091     1.614    design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.148ns (33.330%)  route 0.296ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.609     1.523    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X92Y52         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDCE (Prop_fdce_C_Q)         0.148     1.671 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.296     1.967    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X92Y47         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.881     1.928    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X92Y47         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.133     1.795    
    SLICE_X92Y47         FDCE (Hold_fdce_C_D)        -0.002     1.793    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.587     1.501    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X81Y43         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.125     1.767    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X82Y43         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.856     1.903    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X82Y43         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.366     1.537    
    SLICE_X82Y43         FDCE (Hold_fdce_C_D)         0.052     1.589    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.419%)  route 0.150ns (51.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.599     1.513    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X97Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.150     1.804    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    SLICE_X96Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.867     1.914    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X96Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                         clock pessimism             -0.388     1.526    
    SLICE_X96Y71         FDCE (Hold_fdce_C_D)         0.086     1.612    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.315%)  route 0.325ns (68.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.609     1.523    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X92Y52         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDCE (Prop_fdce_C_Q)         0.148     1.671 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.325     1.996    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X90Y47         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=251, routed)         0.880     1.927    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X90Y47         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.133     1.794    
    SLICE_X90Y47         FDCE (Hold_fdce_C_D)         0.007     1.801    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_multi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X95Y73   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X95Y71   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X98Y71   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X96Y70   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X96Y70   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X96Y70   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X96Y70   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X96Y70   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X96Y69   design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X82Y53   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y53   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y56   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y75   design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y75   design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y75   design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y60   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X82Y60   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X66Y51   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X66Y51   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X66Y51   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X66Y51   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X66Y51   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X66Y51   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X66Y52   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X66Y52   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X82Y52   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X82Y53   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X66Y53   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X66Y53   design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.563ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.041ns  (logic 0.964ns (19.123%)  route 4.077ns (80.877%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 35.430 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.899    23.639    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X93Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.097    35.430    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X93Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.105    35.535    
                         clock uncertainty           -0.035    35.500    
    SLICE_X93Y53         FDCE (Setup_fdce_C_CE)      -0.298    35.202    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.202    
                         arrival time                         -23.639    
  -------------------------------------------------------------------
                         slack                                 11.563    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.999ns  (logic 0.964ns (19.284%)  route 4.035ns (80.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 35.434 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.857    23.597    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.101    35.434    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.105    35.539    
                         clock uncertainty           -0.035    35.503    
    SLICE_X91Y53         FDCE (Setup_fdce_C_CE)      -0.298    35.205    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.205    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.999ns  (logic 0.964ns (19.284%)  route 4.035ns (80.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 35.434 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.857    23.597    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.101    35.434    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.105    35.539    
                         clock uncertainty           -0.035    35.503    
    SLICE_X91Y53         FDCE (Setup_fdce_C_CE)      -0.298    35.205    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.205    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.999ns  (logic 0.964ns (19.284%)  route 4.035ns (80.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 35.434 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.857    23.597    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.101    35.434    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.105    35.539    
                         clock uncertainty           -0.035    35.503    
    SLICE_X91Y53         FDCE (Setup_fdce_C_CE)      -0.298    35.205    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.205    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.999ns  (logic 0.964ns (19.284%)  route 4.035ns (80.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 35.434 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.857    23.597    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.101    35.434    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.105    35.539    
                         clock uncertainty           -0.035    35.503    
    SLICE_X91Y53         FDCE (Setup_fdce_C_CE)      -0.298    35.205    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.205    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.999ns  (logic 0.964ns (19.284%)  route 4.035ns (80.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 35.434 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.857    23.597    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.101    35.434    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X91Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.105    35.539    
                         clock uncertainty           -0.035    35.503    
    SLICE_X91Y53         FDCE (Setup_fdce_C_CE)      -0.298    35.205    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.205    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.626ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.988ns  (logic 0.964ns (19.325%)  route 4.024ns (80.675%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 35.437 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.846    23.586    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X94Y54         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.104    35.437    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X94Y54         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.105    35.542    
                         clock uncertainty           -0.035    35.507    
    SLICE_X94Y54         FDCE (Setup_fdce_C_CE)      -0.295    35.212    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.212    
                         arrival time                         -23.586    
  -------------------------------------------------------------------
                         slack                                 11.626    

Slack (MET) :             11.639ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.691ns  (logic 0.964ns (20.550%)  route 3.727ns (79.450%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 35.153 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.549    23.289    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X92Y56         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.820    35.153    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X92Y56         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.105    35.258    
                         clock uncertainty           -0.035    35.223    
    SLICE_X92Y56         FDCE (Setup_fdce_C_CE)      -0.295    34.928    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.928    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                 11.639    

Slack (MET) :             11.755ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.852ns  (logic 0.964ns (19.869%)  route 3.888ns (80.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 35.430 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.204    22.414    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X92Y61         LUT5 (Prop_lut5_I1_O)        0.326    22.740 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.710    23.449    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X92Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.097    35.430    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X92Y53         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.105    35.535    
                         clock uncertainty           -0.035    35.500    
    SLICE_X92Y53         FDCE (Setup_fdce_C_CE)      -0.295    35.205    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.205    
                         arrival time                         -23.449    
  -------------------------------------------------------------------
                         slack                                 11.755    

Slack (MET) :             11.806ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.254ns  (logic 0.964ns (22.660%)  route 3.290ns (77.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 34.886 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.150    20.110    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y71         LUT3 (Prop_lut3_I1_O)        0.124    20.234 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.824    21.058    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[4]
    SLICE_X95Y70         LUT4 (Prop_lut4_I2_O)        0.152    21.210 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.663    21.873    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_1_sn_1
    SLICE_X94Y61         LUT5 (Prop_lut5_I0_O)        0.326    22.199 r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.653    22.852    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X93Y58         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.553    34.886    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X93Y58         FDCE                                         r  design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.105    34.991    
                         clock uncertainty           -0.035    34.955    
    SLICE_X93Y58         FDCE (Setup_fdce_C_CE)      -0.298    34.657    design_multi_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.657    
                         arrival time                         -22.852    
  -------------------------------------------------------------------
                         slack                                 11.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.272%)  route 0.168ns (51.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.539ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.474     0.474    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDCE (Prop_fdce_C_Q)         0.112     0.586 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.168     0.754    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X93Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.799 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     0.799    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X93Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.539     0.539    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.065     0.474    
    SLICE_X93Y73         FDCE (Hold_fdce_C_D)         0.055     0.529    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.163ns (41.266%)  route 0.232ns (58.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.746ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.746     0.746    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDCE (Prop_fdce_C_Q)         0.118     0.864 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.096    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X94Y71         LUT3 (Prop_lut3_I2_O)        0.045     1.141 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X94Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.847     0.847    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y71         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.101     0.746    
    SLICE_X94Y71         FDCE (Hold_fdce_C_D)         0.064     0.810    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.631ns  (logic 0.163ns (25.843%)  route 0.468ns (74.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 17.576 - 16.667 ) 
    Source Clock Delay      (SCD):    0.795ns = ( 17.462 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.795    17.462    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.118    17.580 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.225    17.805    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X95Y72         LUT1 (Prop_lut1_I0_O)        0.045    17.850 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.243    18.092    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.909    17.576    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.114    17.462    
    SLICE_X96Y73         FDCE (Hold_fdce_C_D)         0.002    17.464    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.464    
                         arrival time                          18.092    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.630ns  (logic 0.157ns (24.910%)  route 0.473ns (75.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns = ( 17.439 - 16.667 ) 
    Source Clock Delay      (SCD):    1.035ns = ( 17.702 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.035    17.702    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X95Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.112    17.814 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.174    17.988    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.045    18.033 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.299    18.332    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y72         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.773    17.439    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y72         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.044    17.395    
    SLICE_X94Y72         FDCE (Hold_fdce_C_CE)       -0.073    17.322    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.322    
                         arrival time                          18.332    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.630ns  (logic 0.157ns (24.910%)  route 0.473ns (75.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns = ( 17.439 - 16.667 ) 
    Source Clock Delay      (SCD):    1.035ns = ( 17.702 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.035    17.702    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X95Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.112    17.814 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.174    17.988    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.045    18.033 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.299    18.332    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y72         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.773    17.439    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y72         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.044    17.395    
    SLICE_X94Y72         FDCE (Hold_fdce_C_CE)       -0.073    17.322    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.322    
                         arrival time                          18.332    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.157ns (28.895%)  route 0.386ns (71.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 17.296 - 16.667 ) 
    Source Clock Delay      (SCD):    1.035ns = ( 17.702 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.035    17.702    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X95Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.112    17.814 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.174    17.988    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.045    18.033 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.212    18.245    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.630    17.296    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.063    17.233    
    SLICE_X94Y73         FDCE (Hold_fdce_C_CE)       -0.073    17.160    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.160    
                         arrival time                          18.245    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.157ns (28.895%)  route 0.386ns (71.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 17.296 - 16.667 ) 
    Source Clock Delay      (SCD):    1.035ns = ( 17.702 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.035    17.702    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X95Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.112    17.814 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.174    17.988    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.045    18.033 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.212    18.245    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.630    17.296    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.063    17.233    
    SLICE_X94Y73         FDCE (Hold_fdce_C_CE)       -0.073    17.160    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.160    
                         arrival time                          18.245    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.157ns (28.895%)  route 0.386ns (71.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 17.296 - 16.667 ) 
    Source Clock Delay      (SCD):    1.035ns = ( 17.702 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.035    17.702    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X95Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.112    17.814 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.174    17.988    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.045    18.033 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.212    18.245    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.630    17.296    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.063    17.233    
    SLICE_X94Y73         FDCE (Hold_fdce_C_CE)       -0.073    17.160    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.160    
                         arrival time                          18.245    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.157ns (28.895%)  route 0.386ns (71.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 17.296 - 16.667 ) 
    Source Clock Delay      (SCD):    1.035ns = ( 17.702 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.035    17.702    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X95Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.112    17.814 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.174    17.988    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.045    18.033 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.212    18.245    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.630    17.296    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.063    17.233    
    SLICE_X94Y73         FDCE (Hold_fdce_C_CE)       -0.073    17.160    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.160    
                         arrival time                          18.245    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.157ns (28.895%)  route 0.386ns (71.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 17.296 - 16.667 ) 
    Source Clock Delay      (SCD):    1.035ns = ( 17.702 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.035    17.702    design_multi_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X95Y76         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.112    17.814 f  design_multi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.174    17.988    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.045    18.033 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.212    18.245    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.630    17.296    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.063    17.233    
    SLICE_X94Y73         FDCE (Hold_fdce_C_CE)       -0.073    17.160    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.160    
                         arrival time                          18.245    
  -------------------------------------------------------------------
                         slack                                  1.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X95Y70  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X95Y70  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X96Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X94Y72  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X96Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y72  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y74  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y74  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y74  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y74  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y74  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y74  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y74  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X96Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y73  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y72  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y72  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X94Y72  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.170ns  (required time - arrival time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.067ns  (logic 0.512ns (24.774%)  route 1.555ns (75.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 34.412 - 33.333 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 18.598 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.931    18.598    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.362    18.960 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.929    19.889    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X93Y72         LUT2 (Prop_lut2_I0_O)        0.150    20.039 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.625    20.664    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X92Y72         FDCE                                         f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.079    34.412    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y72         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.105    34.517    
                         clock uncertainty           -0.035    34.481    
    SLICE_X92Y72         FDCE (Recov_fdce_C_CLR)     -0.647    33.834    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         33.834    
                         arrival time                         -20.664    
  -------------------------------------------------------------------
                         slack                                 13.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.796ns  (arrival time - required time)
  Source:                 design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.764ns  (logic 0.164ns (21.476%)  route 0.600ns (78.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.795ns = ( 17.462 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.795    17.462    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X96Y73         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.118    17.580 r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.365    17.945    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X93Y72         LUT2 (Prop_lut2_I0_O)        0.046    17.991 f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.234    18.225    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X92Y72         FDCE                                         f  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          0.624     0.624    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y72         FDCE                                         r  design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.044     0.580    
                         clock uncertainty            0.035     0.615    
    SLICE_X92Y72         FDCE (Remov_fdce_C_CLR)     -0.186     0.429    design_multi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                          18.225    
  -------------------------------------------------------------------
                         slack                                 17.796    





