WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 53, DATA misses = 60. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 21. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 3. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 4. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 5. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 10000006 cycles: 1715565 heartbeat IPC: 5.829 cumulative IPC: 5.829 (Simulation time: 00 hr 00 min 21 sec)
[DUEL] Epoch ended. INSTR misses = 9, DATA misses = 23. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 18. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 96, DATA misses = 93. Winner = DATA
Heartbeat CPU 0 instructions: 20000003 cycles: 3431741 heartbeat IPC: 5.827 cumulative IPC: 5.828 (Simulation time: 00 hr 00 min 43 sec)
[DUEL] Epoch ended. INSTR misses = 54, DATA misses = 69. Winner = INSTR
Heartbeat CPU 0 instructions: 30000000 cycles: 5098469 heartbeat IPC: 6 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 30000000 cycles: 5098470 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 30000000 cycles: 5098470 cumulative IPC: 5.884 (Simulation time: 00 hr 01 min 04 sec)
[DUEL] Epoch ended. INSTR misses = 7, DATA misses = 5. Winner = DATA
Heartbeat CPU 0 instructions: 40000009 cycles: 6766298 heartbeat IPC: 5.996 cumulative IPC: 5.996 (Simulation time: 00 hr 01 min 28 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 5. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto18.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 32. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 13. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 2. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 4. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 5. Winner = INSTR
Heartbeat CPU 0 instructions: 50000005 cycles: 9173514 heartbeat IPC: 4.154 cumulative IPC: 4.908 (Simulation time: 00 hr 01 min 56 sec)
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 0. Winner = DATA
Heartbeat CPU 0 instructions: 60000000 cycles: 10898213 heartbeat IPC: 5.798 cumulative IPC: 5.173 (Simulation time: 00 hr 02 min 21 sec)
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 14. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 8, DATA misses = 4. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 73. Winner = INSTR
Heartbeat CPU 0 instructions: 70000008 cycles: 13177851 heartbeat IPC: 4.387 cumulative IPC: 4.951 (Simulation time: 00 hr 02 min 49 sec)
[DUEL] Epoch ended. INSTR misses = 30, DATA misses = 40. Winner = INSTR
Heartbeat CPU 0 instructions: 80000011 cycles: 14858089 heartbeat IPC: 5.952 cumulative IPC: 5.123 (Simulation time: 00 hr 03 min 14 sec)
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 7. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto18.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 11, DATA misses = 26. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 15. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 2. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 90000007 cycles: 16892048 heartbeat IPC: 4.917 cumulative IPC: 5.088 (Simulation time: 00 hr 03 min 40 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 5, DATA misses = 4. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 5. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 1. Winner = DATA
Heartbeat CPU 0 instructions: 100000011 cycles: 18811435 heartbeat IPC: 5.21 cumulative IPC: 5.105 (Simulation time: 00 hr 04 min 06 sec)
[DUEL] Epoch ended. INSTR misses = 4, DATA misses = 9. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 6, DATA misses = 1. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 60. Winner = INSTR
Heartbeat CPU 0 instructions: 110000000 cycles: 20985993 heartbeat IPC: 4.599 cumulative IPC: 5.035 (Simulation time: 00 hr 04 min 34 sec)
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 34. Winner = INSTR
Heartbeat CPU 0 instructions: 120000010 cycles: 22665059 heartbeat IPC: 5.956 cumulative IPC: 5.123 (Simulation time: 00 hr 04 min 58 sec)
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 7. Winner = INSTR
Heartbeat CPU 0 instructions: 130000007 cycles: 24332468 heartbeat IPC: 5.997 cumulative IPC: 5.199 (Simulation time: 00 hr 05 min 23 sec)
Simulation finished CPU 0 instructions: 100000007 cycles: 19233999 cumulative IPC: 5.199 (Simulation time: 00 hr 05 min 23 sec)
Simulation complete CPU 0 instructions: 100000007 cycles: 19233999 cumulative IPC: 5.199 (Simulation time: 00 hr 05 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto18.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 5.199 instructions: 100000007 cycles: 19233999
CPU 0 Branch Prediction Accuracy: 99.64% MPKI: 0.5623 Average ROB Occupancy at Mispredict: 31.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0296
BRANCH_INDIRECT: 0.275
BRANCH_CONDITIONAL: 0.113
BRANCH_DIRECT_CALL: 0.0865
BRANCH_INDIRECT_CALL: 0.0109
BRANCH_RETURN: 0.0474

LLC TOTAL        ACCESS:     231046 HIT:     157328 MISS:      73718
LLC LOAD         ACCESS:      23309 HIT:      12061 MISS:      11248
LLC RFO          ACCESS:      69691 HIT:      49061 MISS:      20630
LLC PREFETCH     ACCESS:      58253 HIT:      29151 MISS:      29102
LLC WRITE        ACCESS:      78408 HIT:      66743 MISS:      11665
LLC TRANSLATION  ACCESS:       1385 HIT:        312 MISS:       1073
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 184.7 cycles
cpu0_DTLB TOTAL        ACCESS:   14085570 HIT:   14063665 MISS:      21905
cpu0_DTLB LOAD         ACCESS:   14085570 HIT:   14063665 MISS:      21905
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.33 cycles
cpu0_ITLB TOTAL        ACCESS:     387558 HIT:     379519 MISS:       8039
cpu0_ITLB LOAD         ACCESS:     387558 HIT:     379519 MISS:       8039
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 20.39 cycles
cpu0_L1D TOTAL        ACCESS:   22552870 HIT:   22220416 MISS:     332454
cpu0_L1D LOAD         ACCESS:   14417841 HIT:   14331798 MISS:      86043
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     291128 HIT:     231911 MISS:      59217
cpu0_L1D WRITE        ACCESS:    7841124 HIT:    7655733 MISS:     185391
cpu0_L1D TRANSLATION  ACCESS:       2777 HIT:        974 MISS:       1803
cpu0_L1D PREFETCH REQUESTED:    2368937 ISSUED:     291128 USEFUL:       7187 USELESS:        522
cpu0_L1D AVERAGE MISS LATENCY: 35.36 cycles
cpu0_L1I TOTAL        ACCESS:     564151 HIT:     467569 MISS:      96582
cpu0_L1I LOAD         ACCESS:     186694 HIT:     162353 MISS:      24341
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:     377457 HIT:     305216 MISS:      72241
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:     585409 ISSUED:     377457 USEFUL:      39260 USELESS:      29431
cpu0_L1I AVERAGE MISS LATENCY: 31.52 cycles
cpu0_L2C TOTAL        ACCESS:     541187 HIT:     341659 MISS:     199528
cpu0_L2C LOAD         ACCESS:      71496 HIT:      42002 MISS:      29494
cpu0_L2C RFO          ACCESS:      76711 HIT:       6981 MISS:      69730
cpu0_L2C PREFETCH     ACCESS:     302610 HIT:     203691 MISS:      98919
cpu0_L2C WRITE        ACCESS:      88617 HIT:      88617 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1753 HIT:        368 MISS:       1385
cpu0_L2C PREFETCH REQUESTED:     190032 ISSUED:     184105 USEFUL:      16180 USELESS:      13554
cpu0_L2C AVERAGE MISS LATENCY: 80.75 cycles
cpu0_STLB TOTAL        ACCESS:      13520 HIT:      10974 MISS:       2546
cpu0_STLB LOAD         ACCESS:      13520 HIT:      10974 MISS:       2546
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 140.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14626
  ROW_BUFFER_MISS:      16943
 AVG DBUS CONGESTED CYCLE: 3.915
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1269
  FULL:      11327

Channel 1 RQ ROW_BUFFER_HIT:      13969
  ROW_BUFFER_MISS:      16493
 AVG DBUS CONGESTED CYCLE: 3.905
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:       1298
  FULL:      10509
BERTI TO_L1: 806791 TO_L2: 2045643 TO_L2_BC_MSHR: 1254532
BERTI AVG_LAT: 69.6309 NUM_TRACK_LATENCY: 94612 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 615113 NO_CROSS_PAGE: 2237321
BERTI FOUND_BERTI: 519772 NO_FOUND_BERTI: 19051675
BERTI AVERAGE_ISSUED: 4.21106
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 6f71 1bdc40 895 / 187078
IP misses: 7aec 1ebb00 103 / 24725
IP hits: 0 0 0 / 0
IP late: 77e3 1df8c0 33 / 11958
IP wrong: f801 3e0040 61 / 29327
miss rate: 0.132165
coverage: 0
coverage_late: 0.483641
accuracy: 0
accuracy_late: 0.289646
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 3947
max bb size: 53
formats: 1016 0 3450 1689 759 1559 0 
hist_lookups: 3097 3293 2434 2230 1923 1613 1277 981 715 553 449 349 183 119 60 0 9 4226 
hist_lookups_evict: 0.03828 %
hist_lookups_shortlat: 17.9746 %
bb_found_hist: 0 47277 18789 9910 4457 2082 869 718 260 51 2 70 57 46 15 21 2 0 0 0 0 4 0 0 0 0 0 0 0 0 0 2 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 158551 84636 1.87333
entangled_found_hist: 0 24323 18130 32909 6522 1224 247 0 
entangled_found_summary: 193000 83355 2.3154
bb_ent_found_hist: 0 67592 27533 19927 8335 5329 1790 1019 891 26 0 156 62 34 30 100 75 0 0 0 0 28 0 0 0 0 0 0 0 0 0 2 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 274592 132935 2.06562
