// Seed: 1096287070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_9 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_3,
      id_4,
      id_1,
      id_7,
      id_4
  );
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output reg id_2;
  output wire id_1;
  wire id_8;
  assign id_3 = id_4 || id_6;
  parameter [-1 : 1 'b0] id_9 = 1 - -1;
  always id_2 = -1 - 1;
endmodule
