<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_116_p2" SOURCE="fir128_Q3/fir.cpp:28" VARIABLE="add_ln28" MODULE="fir_Pipeline_Shift_Accum_Loop" LOOP="Shift_Accum_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5s_8s_19s_19_4_1_U1" SOURCE="fir128_Q3/fir.cpp:31" VARIABLE="mul_ln31" MODULE="fir_Pipeline_Shift_Accum_Loop" LOOP="Shift_Accum_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_5s_8s_19s_19_4_1_U1" SOURCE="fir128_Q3/fir.cpp:31" VARIABLE="sext_ln31_1" MODULE="fir_Pipeline_Shift_Accum_Loop" LOOP="Shift_Accum_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5s_8s_19s_19_4_1_U1" SOURCE="fir128_Q3/fir.cpp:31" VARIABLE="acc_1" MODULE="fir_Pipeline_Shift_Accum_Loop" LOOP="Shift_Accum_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fir_int_int_c_U" SOURCE="" VARIABLE="fir_int_int_c" MODULE="fir_Pipeline_Shift_Accum_Loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln34_fu_94_p2" SOURCE="fir128_Q3/fir.cpp:34" VARIABLE="add_ln34" MODULE="fir" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="y" SOURCE="fir128_Q3/fir.cpp:34" VARIABLE="acc" MODULE="fir" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="shift_reg_V_U" SOURCE="" VARIABLE="shift_reg_V" MODULE="fir" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
</BindInfo>
