<dec f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='128' type='void llvm::LivePhysRegs::stepForward(const llvm::MachineInstr &amp; MI, SmallVectorImpl&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt; &gt; &amp; Clobbers)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='122'>/// Simulates liveness when stepping forward over an instruction(bundle).
  /// Remove killed-uses, add defs. This is the not recommended way, because it
  /// depends on accurate kill flags. If possible use stepBackward() instead of
  /// this function. The clobbers set will be the list of registers either
  /// defined or clobbered by a regmask.  The operand will identify whether this
  /// is a regmask or register operand.</doc>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1493' u='c' c='_ZL16UpdatePredRedefsRN4llvm12MachineInstrERNS_12LivePhysRegsE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1867' u='c' c='_ZN12_GLOBAL__N_111IfConverter22IfConvertDiamondCommonERNS0_6BBInfoES2_S2_jjbbbb'/>
<def f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='80' ll='113' type='void llvm::LivePhysRegs::stepForward(const llvm::MachineInstr &amp; MI, SmallVectorImpl&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt; &gt; &amp; Clobbers)'/>
<doc f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='76'>/// Simulates liveness when stepping forward over an instruction(bundle): Remove
/// killed-uses, add defs. This is the not recommended way, because it depends
/// on accurate kill flags. If possible use stepBackward() instead of this
/// function.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1927' u='c' c='_ZNK4llvm20HexagonFrameLowering15expandStoreVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegister1173712'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='800' u='c' c='_ZL15getLiveInRegsAtRN4llvm12LivePhysRegsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='2949' u='c' c='_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE'/>
