package net.katsuster.ememu.arm;

import net.katsuster.ememu.generic.*;
import net.katsuster.ememu.generic.core.*;
import net.katsuster.ememu.generic.bus.*;

/**
 * 割り込みコントローラ。
 *
 * <p>
 * ARM CPU の IRQ（割り込み線）用の信号と、
 * FIQ（高速割り込み線）用の信号を同時に生成します。
 * </p>
 *
 * <p>
 * 参考: PrimeCell Vectored Interrupt Controller (PL190)
 * ARM DDI0181E
 * </p>
 */
public class PrimaryINTC extends Controller32
        implements INTDestination {
    private NormalINTC intc;
    private INTSourceIRQ intSrcIrq;
    private INTSourceFIQ intSrcFiq;
    private int rawSoftInt;
    private int intEnable;
    private int intSelect;

    public static final int MAX_INTSRCS = 32;

    public static final int REG_VICIRQSTATUS    = 0x000;
    public static final int REG_VICFIQSTATUS    = 0x004;
    public static final int REG_VICRAWINTR      = 0x008;
    public static final int REG_VICINTSELECT    = 0x00c;
    public static final int REG_VICINTENABLE    = 0x010;
    public static final int REG_VICINTENCLEAR   = 0x014;
    public static final int REG_VICSOFTINT      = 0x018;
    public static final int REG_VICSOFTINTCLEAR = 0x01c;
    public static final int REG_VICPROTECTION   = 0x020;
    public static final int REG_VICVECTADDR     = 0x030;
    public static final int REG_VICDEFVECTADDR  = 0x034;
    public static final int REG_VICVECTADDR0    = 0x100;
    public static final int REG_VICVECTADDR1    = 0x104;
    public static final int REG_VICVECTADDR2    = 0x108;
    public static final int REG_VICVECTADDR3    = 0x10c;
    public static final int REG_VICVECTADDR4    = 0x110;
    public static final int REG_VICVECTADDR5    = 0x114;
    public static final int REG_VICVECTADDR6    = 0x118;
    public static final int REG_VICVECTADDR7    = 0x11c;
    public static final int REG_VICVECTADDR8    = 0x120;
    public static final int REG_VICVECTADDR9    = 0x124;
    public static final int REG_VICVECTADDR10   = 0x128;
    public static final int REG_VICVECTADDR11   = 0x12c;
    public static final int REG_VICVECTADDR12   = 0x130;
    public static final int REG_VICVECTADDR13   = 0x134;
    public static final int REG_VICVECTADDR14   = 0x138;
    public static final int REG_VICVECTADDR15   = 0x13c;
    public static final int REG_VICVECTCNTL0    = 0x200;
    public static final int REG_VICVECTCNTL1    = 0x204;
    public static final int REG_VICVECTCNTL2    = 0x208;
    public static final int REG_VICVECTCNTL3    = 0x20c;
    public static final int REG_VICVECTCNTL4    = 0x210;
    public static final int REG_VICVECTCNTL5    = 0x214;
    public static final int REG_VICVECTCNTL6    = 0x218;
    public static final int REG_VICVECTCNTL7    = 0x21c;
    public static final int REG_VICVECTCNTL8    = 0x220;
    public static final int REG_VICVECTCNTL9    = 0x224;
    public static final int REG_VICVECTCNTL10   = 0x228;
    public static final int REG_VICVECTCNTL11   = 0x22c;
    public static final int REG_VICVECTCNTL12   = 0x230;
    public static final int REG_VICVECTCNTL13   = 0x234;
    public static final int REG_VICVECTCNTL14   = 0x238;
    public static final int REG_VICVECTCNTL15   = 0x23c;
    public static final int REG_VICITCR         = 0x300;
    public static final int REG_VICITIP1        = 0x304;
    public static final int REG_VICITIP2        = 0x308;
    public static final int REG_VICITOP1        = 0x30c;
    public static final int REG_VICITOP2        = 0x310;
    public static final int REG_VICPERIPHID0    = 0xfe0;
    public static final int REG_VICPERIPHID1    = 0xfe4;
    public static final int REG_VICPERIPHID2    = 0xfe8;
    public static final int REG_VICPERIPHID3    = 0xfec;
    public static final int REG_VICPCELLID0     = 0xff0;
    public static final int REG_VICPCELLID1     = 0xff4;
    public static final int REG_VICPCELLID2     = 0xff8;
    public static final int REG_VICPCELLID3     = 0xffc;

    public PrimaryINTC() {
        intc = new NormalINTC(MAX_INTSRCS);
        intc.connectINTDestination(this);
        intSrcIrq = new INTSourceIRQ(this);
        intSrcFiq = new INTSourceFIQ(this);
        //割り込みステータスの初期化を行います
        rawSoftInt = 0;
        intEnable = 0;
        intSelect = 0;

        //レジスタの定義を行う
        addReg(REG_VICIRQSTATUS, "VICIRQSTATUS", 0x00000000);
        addReg(REG_VICFIQSTATUS, "VICFIQSTATUS", 0x00000000);
        addReg(REG_VICRAWINTR, "VICRAWINTR", 0x00000000);
        addReg(REG_VICINTSELECT, "VICINTSELECT", 0x00000000);
        addReg(REG_VICINTENABLE, "VICINTENABLE", 0x00000000);
        addReg(REG_VICINTENCLEAR, "VICINTENCLEAR", 0x00000000);
        addReg(REG_VICSOFTINT, "VICSOFTINT", 0x00000000);
        addReg(REG_VICSOFTINTCLEAR, "VICSOFTINTCLEAR", 0x00000000);
        addReg(REG_VICVECTADDR, "VICVECTADDR", 0x00000000);
        addReg(REG_VICDEFVECTADDR, "VICDEFVECTADDR", 0x00000000);

        addReg(REG_VICVECTCNTL0, "VICVECTCNTL0", 0x00000000);
        addReg(REG_VICVECTCNTL1, "VICVECTCNTL1", 0x00000000);
        addReg(REG_VICVECTCNTL2, "VICVECTCNTL2", 0x00000000);
        addReg(REG_VICVECTCNTL3, "VICVECTCNTL3", 0x00000000);
        addReg(REG_VICVECTCNTL4, "VICVECTCNTL4", 0x00000000);
        addReg(REG_VICVECTCNTL5, "VICVECTCNTL5", 0x00000000);
        addReg(REG_VICVECTCNTL6, "VICVECTCNTL6", 0x00000000);
        addReg(REG_VICVECTCNTL7, "VICVECTCNTL7", 0x00000000);
        addReg(REG_VICVECTCNTL8, "VICVECTCNTL8", 0x00000000);
        addReg(REG_VICVECTCNTL9, "VICVECTCNTL9", 0x00000000);
        addReg(REG_VICVECTCNTL10, "VICVECTCNTL10", 0x00000000);
        addReg(REG_VICVECTCNTL11, "VICVECTCNTL11", 0x00000000);
        addReg(REG_VICVECTCNTL12, "VICVECTCNTL12", 0x00000000);
        addReg(REG_VICVECTCNTL13, "VICVECTCNTL13", 0x00000000);
        addReg(REG_VICVECTCNTL14, "VICVECTCNTL14", 0x00000000);
        addReg(REG_VICVECTCNTL15, "VICVECTCNTL15", 0x00000000);

        addReg(REG_VICITCR, "VICITCR", 0x00000000);

        addReg(REG_VICPERIPHID0, "VICPERIPHID0", 0x00000090);
        addReg(REG_VICPERIPHID1, "VICPERIPHID1", 0x00000011);
        //レジスタの説明（3.3.14）とリセット後の初期値（Table 3-1）が
        //矛盾しているため、リセット後の初期値を正しいものとして実装する
        addReg(REG_VICPERIPHID2, "VICPERIPHID2", 0x00000004);
        addReg(REG_VICPERIPHID3, "VICPERIPHID3", 0x00000000);
        addReg(REG_VICPCELLID0, "VICPCELLID0", 0x0000000d);
        addReg(REG_VICPCELLID1, "VICPCELLID1", 0x000000f0);
        addReg(REG_VICPCELLID2, "VICPCELLID2", 0x00000005);
        addReg(REG_VICPCELLID3, "VICPCELLID3", 0x000000b1);
    }

    /**
     * 割り込みコントローラにコアを接続します。
     *
     * @param n 割り込み線の番号
     * @param c 割り込みを発生させるコア
     */
    public void connectINTSource(int n, INTSource c) {
        intc.connectINTSource(n, c);
    }

    /**
     * 割り込みコントローラからコアを切断します。
     *
     * 切断後はコアからの割り込みを受け付けません。
     *
     * @param n 割り込み線の番号
     */
    public void disconnectINTSource(int n) {
        intc.disconnectINTSource(n);
    }

    /**
     * IRQ を要求しているコアの状態を取得します。
     *
     * @return IRQ を要求しているコアの状態
     */
    public int getIRQStatus() {
        int st;

        st = getRawHardInt();
        st &= ~intSelect;

        return st;
    }

    /**
     * FIQ を要求しているコアの状態を取得します。
     *
     * @return FIQ を要求しているコアの状態
     */
    public int getFIQStatus() {
        int st;

        st = getRawHardInt();
        st &= intSelect;

        return st;
    }

    /**
     * コアが割り込みを要求または、ソフトウェアから割り込みを要求していて、
     * なおかつ有効な割り込みを取得します。
     *
     * 状態の各ビットには、コアまたはソフトウェアが割り込みを要求していれば 1、
     * そうでなければ 0 が設定されます。
     *
     * @return 有効な割り込みの状態
     */
    public int getRawHardInt() {
        int st;

        st = intc.getSourcesStatus();
        st |= rawSoftInt;
        st &= intEnable;

        return st;
    }

    @Override
    public int readWord(BusMaster64 m, long addr) {
        int regaddr;
        int result;

        regaddr = (int)(addr & BitOp.getAddressMask(LEN_WORD_BITS));

        switch (regaddr) {
        case REG_VICIRQSTATUS:
            result = getIRQStatus();
            break;
        case REG_VICFIQSTATUS:
            result = getFIQStatus();
            break;
        case REG_VICRAWINTR:
            result = getRawHardInt();
            break;
        case REG_VICVECTADDR:
            //TODO: not implemented
            System.out.printf("VICVECTADDR: read 0x%08x\n", 0);
            result = 0x0;
            break;
        case REG_VICDEFVECTADDR:
            //TODO: not implemented
            System.out.printf("VICDEFVECTADDR: read 0x%08x\n", 0);
            result = 0x0;
            break;
        default:
            result = super.readWord(m, regaddr);
            break;
        }

        return result;
    }

    @Override
    public void writeWord(BusMaster64 m, long addr, int data) {
        int regaddr;

        regaddr = (int) (addr & BitOp.getAddressMask(LEN_WORD_BITS));

        switch (regaddr) {
        case REG_VICIRQSTATUS:
        case REG_VICFIQSTATUS:
        case REG_VICRAWINTR:
            //read only, ignored
            break;
        case REG_VICINTSELECT:
            intSelect = data;
            break;
        case REG_VICINTENABLE:
            intEnable |= data;
            break;
        case REG_VICINTENCLEAR:
            intEnable &= ~data;
            break;
        case REG_VICSOFTINT:
            rawSoftInt |= data;
            break;
        case REG_VICSOFTINTCLEAR:
            rawSoftInt &= ~data;
            break;
        case REG_VICVECTADDR:
            //TODO: not implemented
            System.out.printf("VICVECTADDR: 0x%08x\n", data);
            break;
        case REG_VICDEFVECTADDR:
            //TODO: not implemented
            System.out.printf("VICDEFVECTADDR: 0x%08x\n", data);
            break;
        case REG_VICITCR:
            //TODO: not implemented
            System.out.printf("VICITCR: 0x%08x\n", data);
            break;
        case REG_VICVECTCNTL0:
        case REG_VICVECTCNTL1:
        case REG_VICVECTCNTL2:
        case REG_VICVECTCNTL3:
        case REG_VICVECTCNTL4:
        case REG_VICVECTCNTL5:
        case REG_VICVECTCNTL6:
        case REG_VICVECTCNTL7:
        case REG_VICVECTCNTL8:
        case REG_VICVECTCNTL9:
        case REG_VICVECTCNTL10:
        case REG_VICVECTCNTL11:
        case REG_VICVECTCNTL12:
        case REG_VICVECTCNTL13:
        case REG_VICVECTCNTL14:
        case REG_VICVECTCNTL15:
            //TODO: not implemented
            System.out.printf("VICVECTCNTL[%d]: 0x%08x\n",
                    (regaddr - REG_VICVECTCNTL0) / 4, data);
            break;
        case REG_VICPERIPHID0:
        case REG_VICPERIPHID1:
        case REG_VICPERIPHID2:
        case REG_VICPERIPHID3:
        case REG_VICPCELLID0:
        case REG_VICPCELLID1:
        case REG_VICPCELLID2:
        case REG_VICPCELLID3:
            //read only, ignored
            break;
        default:
            super.writeWord(m, regaddr, data);
            break;
        }
    }

    /**
     * ARM CPU の IRQ（割り込み線）に接続するコアを取得します。
     *
     * @return 割り込み線に接続するコア
     */
    public INTSource getIRQSource() {
        return intSrcIrq;
    }

    /**
     * ARM CPU の FIQ（高速割り込み線）に接続するコアを取得します。
     *
     * @return 高速割り込み線に接続するコア
     */
    public INTSource getFIQSource() {
        return intSrcFiq;
    }

    @Override
    public boolean isRaisedInterrupt() {
        return false;
    }

    @Override
    public void setRaisedInterrupt(boolean m) {
        intSrcIrq.setRaisedInterrupt(m);
        intSrcFiq.setRaisedInterrupt(m);
    }

    public class INTSourceIRQ implements INTSource, INTDestination {
        private INTDestination intDst = new NullINTDestination();
        private PrimaryINTC parentPrim;

        public INTSourceIRQ(PrimaryINTC c) {
            parentPrim = c;
        }

        @Override
        public INTDestination getINTDestination() {
            return intDst;
        }

        @Override
        public void connectINTDestination(INTDestination c) {
            intDst = c;
        }

        @Override
        public void disconnectINTDestination() {
            intDst = new NullINTDestination();
        }

        @Override
        public boolean isAssert() {
            return isRaisedInterrupt();
        }

        @Override
        public String getIRQMessage() {
            return "PrimaryINTC IRQ";
        }

        @Override
        public boolean isRaisedInterrupt() {
            return parentPrim.getIRQStatus() != 0;
        }

        @Override
        public void setRaisedInterrupt(boolean m) {
            intDst.setRaisedInterrupt(isRaisedInterrupt());
        }
    }

    public class INTSourceFIQ implements INTSource, INTDestination {
        private INTDestination intDst = new NullINTDestination();
        private PrimaryINTC parentPrim;

        public INTSourceFIQ(PrimaryINTC c) {
            parentPrim = c;
        }

        @Override
        public INTDestination getINTDestination() {
            return intDst;
        }

        @Override
        public void connectINTDestination(INTDestination c) {
            intDst = c;
        }

        @Override
        public void disconnectINTDestination() {
            intDst = new NullINTDestination();
        }

        @Override
        public boolean isAssert() {
            return isRaisedInterrupt();
        }

        @Override
        public String getIRQMessage() {
            return "PrimaryINTC FIQ";
        }

        @Override
        public boolean isRaisedInterrupt() {
            return parentPrim.getFIQStatus() != 0;
        }

        @Override
        public void setRaisedInterrupt(boolean m) {
            intDst.setRaisedInterrupt(isRaisedInterrupt());
        }
    }

    @Override
    public void run() {
        //do nothing
    }
}
