// Seed: 1393179522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_7;
  always @(id_5 or posedge (1'b0));
  always @(1 or posedge id_7[1'b0]) id_1[1] = id_4;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_3,
      id_4
  );
  assign id_1 = id_7;
endmodule
