library IEEE;
use IEEE.std_logic.ll64.ALL;

ENTITY priority_encoder IS
  PORT( d: IN std_logic_vector(7 DOWNTO 1);
		  y:OUt std_logic_vector(2 DOWNTO 0) );
END;

ARCHITECTURE encoder_arch OF priority_encoder IS
BEGIN
  y <= "111" WHEN d(7)='1'
  else "110" WHEN d(6)='1'
  else "101" WHEN d(5)='1'
  else "100" WHEN d(4)='1'
  else "011" WHEN d(3)='1'
  else "010" WHEN d(2)='1'
  else "001" WHEN d(1)='1'
  else "000";
END;