
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys HDL compiler and linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
46       Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30)

*******************************************************************
Modules that may have changed as a result of file changes: 54
MID:  lib.cell.view
0        work.lscc_add_sub.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
1        work.lscc_adder.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
2        work.lscc_cntr.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
3        work.lscc_complex_mult.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
4        work.lscc_fifo.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
5        work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
6        work.lscc_fifo_dc_fwft_fabric.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
7        work.lscc_fifo_dc_hw_core.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
8        work.lscc_fifo_dc_main.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
9        work.lscc_fifo_fwft_fabric.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
10       work.lscc_fifo_hw_core.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
11       work.lscc_fifo_main.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
12       work.lscc_fifo_mem.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
13       work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
14       work.lscc_fifo_mem_main.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
15       work.lscc_hard_fifo.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
16       work.lscc_hard_fifo_dc.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
17       work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
18       work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
19       work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
20       work.lscc_multiplier.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
21       work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
22       work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
23       work.lscc_ram_dp.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
24       work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
25       work.lscc_ram_dp_main.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
26       work.lscc_ram_dq.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
27       work.lscc_ram_dq_core.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
28       work.lscc_ram_dq_inst.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
29       work.lscc_ram_dq_main.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
30       work.lscc_rom.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (module definition)
31       work.lscc_rom_inst.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (module definition)
32       work.lscc_rom_inst_core.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (module definition)
33       work.lscc_soft_fifo.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
34       work.lscc_soft_fifo_dc.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
35       work.lscc_subtractor.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
36       work.lscc_write_through.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
41       work.pmi_add.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
42       work.pmi_addsub.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
43       work.pmi_complex_mult.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
44       work.pmi_counter.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
45       work.pmi_dsp.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
46       work.pmi_fifo.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
47       work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
48       work.pmi_mac.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
49       work.pmi_mult.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
50       work.pmi_multaddsub.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
51       work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
52       work.pmi_ram_dp.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
53       work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
54       work.pmi_ram_dq.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
55       work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
56       work.pmi_rom.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)
57       work.pmi_sub.verilog may have changed because the following files changed:
                        Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v (2025-04-13 23:45:58, 2025-04-13 23:50:30) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 44
FID:  path (timestamp)
0        C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl/lscc_fifo.v (2023-03-20 20:59:25)
1        C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl/lscc_fifo_dc.v (2023-03-20 20:59:02)
2        C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl/lscc_ram_dp.v (2023-04-18 22:16:42)
3        C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl/lscc_ram_dq.v (2023-04-18 22:19:54)
4        C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl/lscc_rom.v (2023-04-05 05:42:45)
5        C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl/lscc_adder.v (2019-08-05 03:40:57)
6        C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (2023-05-07 22:30:52)
7        C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (2021-09-09 21:26:39)
8        C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl/lscc_cntr.v (2019-08-05 03:41:47)
9        C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2020-03-18 05:18:16)
10       C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2020-03-18 05:17:43)
11       C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2020-03-18 05:15:40)
12       C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (2019-08-05 03:42:13)
13       C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (2019-08-05 03:43:15)
14       C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v (2019-07-10 19:12:46)
15       C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v (2019-07-10 19:13:20)
16       C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v (2019-07-10 19:14:03)
17       C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v (2019-07-10 19:14:35)
18       C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v (2018-09-07 00:04:55)
19       C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v (2021-12-22 00:54:41)
20       C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v (2021-12-22 00:57:43)
21       C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v (2018-09-24 20:25:35)
22       C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v (2019-07-10 19:15:11)
23       C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v (2019-07-10 19:15:37)
24       C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v (2019-07-10 19:16:06)
25       C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v (2019-07-10 19:16:55)
26       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v (2022-02-15 21:51:13)
27       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v (2022-02-15 22:07:36)
28       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v (2022-02-15 21:52:03)
29       C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v (2022-02-15 21:52:13)
30       C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v (2022-02-15 21:52:24)
31       C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v (2019-07-10 19:17:30)
32       C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v (2023-05-31 16:20:43)
33       C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v (2023-05-31 16:20:56)
34       C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v (2023-05-31 16:20:56)
35       C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh (2023-05-31 16:20:56)
36       Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v (2025-04-01 15:39:33)
42       Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v (2025-04-10 17:09:33)
43       Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v (2025-04-01 15:17:13)
44       Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v (2025-02-23 15:24:10)
45       Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v (2025-04-11 11:51:16)
38       Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v (2025-04-01 15:56:57)
39       Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v (2025-04-01 15:58:17)
40       Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v (2025-04-01 15:56:29)

*******************************************************************
Unchanged modules: 10
MID:  lib.cell.view
61       work.OV7670_config.verilog
62       work.OV7670_config_rom.verilog
63       work.SCCB_interface.verilog
64       work.camera_read.verilog
37       work.my_pll.verilog
38       work.mypll.verilog
39       work.mypll_ipgen_lscc_pll.verilog
40       work.pattern_gen.verilog
58       work.top.verilog
59       work.vga.verilog
