// Seed: 3542664541
module module_0;
  logic id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd18
) (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    input uwire _id_4
);
  assign id_3 = id_2;
  assign id_3 = id_1;
  logic [7:0] id_6;
  logic [-1 : id_4] id_7;
  assign id_7 = id_6[id_4];
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = (-1);
  assign id_3 = id_2;
endmodule
