<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d7.cpp:22:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="mem" VarName="arg1" LoopLoc="d7.cpp:22:2" LoopName="ARRAY_1_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="read" AccessID="arg1210seq" OrigID="for.inc.load.23" OrigAccess-DebugLoc="d7.cpp:24:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d7.cpp:29:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="mem" VarName="arg2" LoopLoc="d7.cpp:29:2" LoopName="ARRAY_2_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="read" AccessID="arg2211seq" OrigID="for.inc12.load.23" OrigAccess-DebugLoc="d7.cpp:31:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d7.cpp:91:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 9 has been inferred" BundleName="mem" VarName="out1" LoopLoc="d7.cpp:91:2" LoopName="ARRAY_WRITE" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="write" AccessID="out1212seq" OrigID="for.inc397.store.6" OrigAccess-DebugLoc="d7.cpp:93:11" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d7.cpp:91:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="out1" LoopLoc="d7.cpp:91:2" LoopName="ARRAY_WRITE" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="out1212seq" OrigAccess-DebugLoc="d7.cpp:91:2" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d7.cpp:29:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg2" LoopLoc="d7.cpp:29:2" LoopName="ARRAY_2_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="arg2211seq" OrigAccess-DebugLoc="d7.cpp:29:2" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d7.cpp:22:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg1" LoopLoc="d7.cpp:22:2" LoopName="ARRAY_1_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="arg1210seq" OrigAccess-DebugLoc="d7.cpp:22:2" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d7.cpp:22:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 64 in loop 'ARRAY_1_READ' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d7.cpp:22:2" LoopName="ARRAY_1_READ" Length="9" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d7.cpp:29:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 64 in loop 'ARRAY_2_READ' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d7.cpp:29:2" LoopName="ARRAY_2_READ" Length="9" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d7.cpp:91:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 9 and bit width 64 in loop 'ARRAY_WRITE' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d7.cpp:91:2" LoopName="ARRAY_WRITE" Length="9" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

