// Seed: 3709304421
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  logic [7:0][1] id_3 = id_3;
  parameter id_4 = -1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  assign module_1.id_4 = 0;
endmodule
program module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wire id_6
);
  module_0 modCall_1 (
      id_3,
      id_5
  );
endprogram
module module_2 #(
    parameter id_12 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_12 = -1 + -1;
  wire [1 : id_12] id_13;
  wire id_14;
endmodule
