<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\tarik\Desktop\ZaPredati\Kod\impl\gwsynthesis\Komunikacija.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\tarik\Desktop\ZaPredati\Kod\src\Komunikacija.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 04 13:46:58 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>717</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>633</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>spori_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>spori_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>107.132(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>spori_4</td>
<td>50.000(MHz)</td>
<td>75.367(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spori_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spori_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.918</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_7_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.789</td>
</tr>
<tr>
<td>2</td>
<td>2.918</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_8_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.789</td>
</tr>
<tr>
<td>3</td>
<td>3.114</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_9_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.593</td>
</tr>
<tr>
<td>4</td>
<td>3.114</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_10_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.593</td>
</tr>
<tr>
<td>5</td>
<td>3.114</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_11_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.593</td>
</tr>
<tr>
<td>6</td>
<td>3.114</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_12_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.593</td>
</tr>
<tr>
<td>7</td>
<td>3.123</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_3_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.584</td>
</tr>
<tr>
<td>8</td>
<td>3.123</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_4_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.584</td>
</tr>
<tr>
<td>9</td>
<td>3.123</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_5_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.584</td>
</tr>
<tr>
<td>10</td>
<td>3.123</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_6_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.584</td>
</tr>
<tr>
<td>11</td>
<td>3.241</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_13_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.466</td>
</tr>
<tr>
<td>12</td>
<td>3.241</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_14_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.466</td>
</tr>
<tr>
<td>13</td>
<td>3.437</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.270</td>
</tr>
<tr>
<td>14</td>
<td>3.437</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_2_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.270</td>
</tr>
<tr>
<td>15</td>
<td>3.543</td>
<td>greska_15_s0/Q</td>
<td>regul/d_reg_1_s0/D</td>
<td>clk:[R]</td>
<td>spori_4:[R]</td>
<td>20.000</td>
<td>-0.137</td>
<td>16.164</td>
</tr>
<tr>
<td>16</td>
<td>10.162</td>
<td>n373_s2/I0</td>
<td>spori_s1/D</td>
<td>spori_4:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-1.226</td>
<td>0.634</td>
</tr>
<tr>
<td>17</td>
<td>10.666</td>
<td>u/sekunda_19_s0/Q</td>
<td>u/txState_1_s10/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.934</td>
</tr>
<tr>
<td>18</td>
<td>10.898</td>
<td>u/sekunda_19_s0/Q</td>
<td>u/txByteCounter_0_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.702</td>
</tr>
<tr>
<td>19</td>
<td>11.206</td>
<td>u/txCounter_10_s2/Q</td>
<td>u/txByteCounter_1_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.751</td>
</tr>
<tr>
<td>20</td>
<td>11.323</td>
<td>a/NESTO_1_s1/Q</td>
<td>a/NESTO_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.277</td>
</tr>
<tr>
<td>21</td>
<td>11.383</td>
<td>u/sekunda_19_s0/Q</td>
<td>u/txState_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.217</td>
</tr>
<tr>
<td>22</td>
<td>11.517</td>
<td>u/txCounter_10_s2/Q</td>
<td>u/txByteCounter_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.083</td>
</tr>
<tr>
<td>23</td>
<td>11.525</td>
<td>u/sekunda_19_s0/Q</td>
<td>u/txCounter_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.075</td>
</tr>
<tr>
<td>24</td>
<td>11.566</td>
<td>u/txCounter_10_s2/Q</td>
<td>u/txByteCounter_2_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.391</td>
</tr>
<tr>
<td>25</td>
<td>11.566</td>
<td>u/txCounter_10_s2/Q</td>
<td>u/txByteCounter_3_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.391</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>n373_s2/I0</td>
<td>spori_s1/D</td>
<td>spori_4:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.636</td>
<td>regul/e_prev_15_s0/Q</td>
<td>regul/n202_s34/B1[15]</td>
<td>spori_4:[R]</td>
<td>spori_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.636</td>
<td>regul/e_prev_14_s0/Q</td>
<td>regul/n202_s34/B1[14]</td>
<td>spori_4:[R]</td>
<td>spori_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.636</td>
<td>regul/e_prev_13_s0/Q</td>
<td>regul/n202_s34/B1[13]</td>
<td>spori_4:[R]</td>
<td>spori_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.636</td>
<td>regul/e_prev_12_s0/Q</td>
<td>regul/n202_s34/B1[12]</td>
<td>spori_4:[R]</td>
<td>spori_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.636</td>
<td>regul/e_prev_6_s0/Q</td>
<td>regul/n202_s34/B1[6]</td>
<td>spori_4:[R]</td>
<td>spori_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.666</td>
<td>regul/e_prev_11_s0/Q</td>
<td>regul/n202_s34/B1[11]</td>
<td>spori_4:[R]</td>
<td>spori_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>8</td>
<td>0.666</td>
<td>regul/e_prev_5_s0/Q</td>
<td>regul/n202_s34/B1[5]</td>
<td>spori_4:[R]</td>
<td>spori_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u/txCounter_11_s2/Q</td>
<td>u/txCounter_11_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>a/bitToSend_2_s1/Q</td>
<td>a/bitToSend_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>a/counter_3_s2/Q</td>
<td>a/counter_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>a/counter_5_s2/Q</td>
<td>a/counter_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>a/counter_6_s2/Q</td>
<td>a/counter_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>a/counter_7_s2/Q</td>
<td>a/counter_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>adcEnable_s5/Q</td>
<td>adcEnable_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>temp_br_0_s0/Q</td>
<td>temp_br_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>u/txBitNumber_0_s2/Q</td>
<td>u/txBitNumber_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>u/txBitNumber_1_s2/Q</td>
<td>u/txBitNumber_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>u/txBitNumber_2_s2/Q</td>
<td>u/txBitNumber_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>u/txCounter_4_s2/Q</td>
<td>u/txCounter_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u/txCounter_8_s2/Q</td>
<td>u/txCounter_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u/txCounter_23_s2/Q</td>
<td>u/txCounter_23_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u/sekunda_0_s0/Q</td>
<td>u/sekunda_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>iz/Q_reg_0_s0/Q</td>
<td>iz/Q_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>a/bitToSend_1_s1/Q</td>
<td>a/bitToSend_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>spori_4</td>
<td>regul/u_prev_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>17.193</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>regul/n307_s1/I2</td>
</tr>
<tr>
<td>18.015</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">regul/n307_s1/F</td>
</tr>
<tr>
<td>18.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" font-weight:bold;">regul/d_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>regul/d_reg_7_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_7_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>regul/d_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.743, 34.206%; route: 10.588, 63.064%; tC2Q: 0.458, 2.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>17.193</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>regul/n306_s1/I2</td>
</tr>
<tr>
<td>18.015</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">regul/n306_s1/F</td>
</tr>
<tr>
<td>18.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">regul/d_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>regul/d_reg_8_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_8_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>regul/d_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.743, 34.206%; route: 10.588, 63.064%; tC2Q: 0.458, 2.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>17.193</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>regul/n305_s1/I2</td>
</tr>
<tr>
<td>17.819</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">regul/n305_s1/F</td>
</tr>
<tr>
<td>17.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" font-weight:bold;">regul/d_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>regul/d_reg_9_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_9_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>regul/d_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 33.429%; route: 10.588, 63.809%; tC2Q: 0.458, 2.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>17.193</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>regul/n304_s1/I2</td>
</tr>
<tr>
<td>17.819</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">regul/n304_s1/F</td>
</tr>
<tr>
<td>17.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">regul/d_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>regul/d_reg_10_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_10_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>regul/d_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 33.429%; route: 10.588, 63.809%; tC2Q: 0.458, 2.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>17.193</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>regul/n303_s1/I2</td>
</tr>
<tr>
<td>17.819</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">regul/n303_s1/F</td>
</tr>
<tr>
<td>17.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" font-weight:bold;">regul/d_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>regul/d_reg_11_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_11_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][B]</td>
<td>regul/d_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 33.429%; route: 10.588, 63.809%; tC2Q: 0.458, 2.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>17.193</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>regul/n302_s1/I2</td>
</tr>
<tr>
<td>17.819</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">regul/n302_s1/F</td>
</tr>
<tr>
<td>17.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">regul/d_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>regul/d_reg_12_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_12_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>regul/d_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 33.429%; route: 10.588, 63.809%; tC2Q: 0.458, 2.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.710</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>regul/n311_s1/I2</td>
</tr>
<tr>
<td>17.809</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">regul/n311_s1/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">regul/d_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>regul/d_reg_3_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_3_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>regul/d_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.020, 36.300%; route: 10.105, 60.936%; tC2Q: 0.458, 2.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.710</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>regul/n310_s1/I2</td>
</tr>
<tr>
<td>17.809</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n310_s1/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">regul/d_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>regul/d_reg_4_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_4_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>regul/d_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.020, 36.300%; route: 10.105, 60.936%; tC2Q: 0.458, 2.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.710</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>regul/n309_s1/I2</td>
</tr>
<tr>
<td>17.809</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">regul/n309_s1/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">regul/d_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>regul/d_reg_5_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_5_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>regul/d_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.020, 36.300%; route: 10.105, 60.936%; tC2Q: 0.458, 2.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.710</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>regul/n308_s1/I2</td>
</tr>
<tr>
<td>17.809</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">regul/n308_s1/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" font-weight:bold;">regul/d_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>regul/d_reg_6_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_6_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>regul/d_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.020, 36.300%; route: 10.105, 60.936%; tC2Q: 0.458, 2.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.869</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>regul/n301_s1/I2</td>
</tr>
<tr>
<td>17.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td style=" background: #97FFFF;">regul/n301_s1/F</td>
</tr>
<tr>
<td>17.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td style=" font-weight:bold;">regul/d_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>regul/d_reg_13_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_13_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[2][B]</td>
<td>regul/d_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.743, 34.878%; route: 10.264, 62.338%; tC2Q: 0.458, 2.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.869</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>regul/n300_s1/I2</td>
</tr>
<tr>
<td>17.691</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" background: #97FFFF;">regul/n300_s1/F</td>
</tr>
<tr>
<td>17.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" font-weight:bold;">regul/d_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>regul/d_reg_14_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_14_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>regul/d_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.743, 34.878%; route: 10.264, 62.338%; tC2Q: 0.458, 2.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.869</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>regul/n314_s1/I2</td>
</tr>
<tr>
<td>17.495</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">regul/n314_s1/F</td>
</tr>
<tr>
<td>17.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td style=" font-weight:bold;">regul/d_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>regul/d_reg_0_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_0_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>regul/d_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 34.093%; route: 10.264, 63.089%; tC2Q: 0.458, 2.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.869</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>regul/n312_s1/I2</td>
</tr>
<tr>
<td>17.495</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n312_s1/F</td>
</tr>
<tr>
<td>17.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td style=" font-weight:bold;">regul/d_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>regul/d_reg_2_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_2_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>regul/d_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 34.093%; route: 10.264, 63.089%; tC2Q: 0.458, 2.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>greska_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/d_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>greska_15_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>50</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">greska_15_s0/Q</td>
</tr>
<tr>
<td>5.442</td>
<td>3.758</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>regul/n111_s/I0</td>
</tr>
<tr>
<td>6.487</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">regul/n111_s/COUT</td>
</tr>
<tr>
<td>6.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>regul/n110_s/CIN</td>
</tr>
<tr>
<td>6.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">regul/n110_s/COUT</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][B]</td>
<td>regul/n109_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">regul/n109_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][A]</td>
<td>regul/n108_s/CIN</td>
</tr>
<tr>
<td>6.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">regul/n108_s/COUT</td>
</tr>
<tr>
<td>6.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td>regul/n107_s/CIN</td>
</tr>
<tr>
<td>6.715</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">regul/n107_s/COUT</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][A]</td>
<td>regul/n106_s/CIN</td>
</tr>
<tr>
<td>7.278</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">regul/n106_s/SUM</td>
</tr>
<tr>
<td>8.898</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td>regul/n132_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">regul/n132_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C16[2][A]</td>
<td>regul/n131_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">regul/n131_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C16[2][B]</td>
<td>regul/n130_s/CIN</td>
</tr>
<tr>
<td>9.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">regul/n130_s/COUT</td>
</tr>
<tr>
<td>9.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>regul/n129_s/CIN</td>
</tr>
<tr>
<td>9.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">regul/n129_s/COUT</td>
</tr>
<tr>
<td>12.284</td>
<td>2.666</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/C[25]</td>
</tr>
<tr>
<td>12.555</td>
<td>0.271</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">regul/n202_s34/DOUT[15]</td>
</tr>
<tr>
<td>13.358</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>regul/n314_s5/I0</td>
</tr>
<tr>
<td>14.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">regul/n314_s5/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>regul/n314_s2/I2</td>
</tr>
<tr>
<td>15.864</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">regul/n314_s2/F</td>
</tr>
<tr>
<td>16.291</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>regul/n313_s1/I2</td>
</tr>
<tr>
<td>17.390</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" background: #97FFFF;">regul/n313_s1/F</td>
</tr>
<tr>
<td>17.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">regul/d_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>regul/d_reg_1_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>regul/d_reg_1_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>regul/d_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.137</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.014, 37.205%; route: 9.692, 59.959%; tC2Q: 0.458, 2.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>n373_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spori_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>10.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">n373_s2/I0</td>
</tr>
<tr>
<td>10.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">n373_s2/F</td>
</tr>
<tr>
<td>10.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">spori_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>spori_s1/CLK</td>
</tr>
<tr>
<td>21.196</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spori_s1</td>
</tr>
<tr>
<td>20.796</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>spori_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/sekunda_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txState_1_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u/sekunda_19_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u/sekunda_19_s0/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u/n909_s6/I3</td>
</tr>
<tr>
<td>3.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u/n909_s6/F</td>
</tr>
<tr>
<td>4.730</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>u/n909_s3/I2</td>
</tr>
<tr>
<td>5.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">u/n909_s3/F</td>
</tr>
<tr>
<td>6.973</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u/n909_s8/I3</td>
</tr>
<tr>
<td>7.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">u/n909_s8/F</td>
</tr>
<tr>
<td>9.128</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u/n567_s21/I3</td>
</tr>
<tr>
<td>10.160</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">u/n567_s21/F</td>
</tr>
<tr>
<td>10.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">u/txState_1_s10/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u/txState_1_s10/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u/txState_1_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 45.353%; route: 4.424, 49.517%; tC2Q: 0.458, 5.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/sekunda_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txByteCounter_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u/sekunda_19_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u/sekunda_19_s0/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u/n909_s6/I3</td>
</tr>
<tr>
<td>3.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u/n909_s6/F</td>
</tr>
<tr>
<td>4.730</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>u/n909_s3/I2</td>
</tr>
<tr>
<td>5.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">u/n909_s3/F</td>
</tr>
<tr>
<td>6.973</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u/n909_s8/I3</td>
</tr>
<tr>
<td>7.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">u/n909_s8/F</td>
</tr>
<tr>
<td>9.105</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u/n603_s10/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">u/n603_s10/F</td>
</tr>
<tr>
<td>9.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">u/txByteCounter_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u/txByteCounter_0_s4/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u/txByteCounter_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 44.152%; route: 4.401, 50.580%; tC2Q: 0.458, 5.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txByteCounter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">u/txCounter_10_s2/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>u/n949_s7/I0</td>
</tr>
<tr>
<td>3.209</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s7/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>u/n949_s2/I2</td>
</tr>
<tr>
<td>5.112</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s2/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u/n949_s1/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s1/F</td>
</tr>
<tr>
<td>8.210</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>u/txByteCounter_4_s6/I0</td>
</tr>
<tr>
<td>9.271</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">u/txByteCounter_4_s6/F</td>
</tr>
<tr>
<td>9.977</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" font-weight:bold;">u/txByteCounter_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>u/txByteCounter_1_s2/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>u/txByteCounter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.358, 49.801%; route: 3.934, 44.961%; tC2Q: 0.458, 5.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/NESTO_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/NESTO_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>a/NESTO_1_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">a/NESTO_1_s1/Q</td>
</tr>
<tr>
<td>2.670</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>a/n836_s10/I0</td>
</tr>
<tr>
<td>3.731</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">a/n836_s10/F</td>
</tr>
<tr>
<td>4.163</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>a/n785_s82/I2</td>
</tr>
<tr>
<td>5.262</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">a/n785_s82/F</td>
</tr>
<tr>
<td>7.367</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>a/n785_s79/I2</td>
</tr>
<tr>
<td>8.466</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">a/n785_s79/F</td>
</tr>
<tr>
<td>8.471</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>a/n785_s75/I3</td>
</tr>
<tr>
<td>9.503</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">a/n785_s75/F</td>
</tr>
<tr>
<td>9.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">a/NESTO_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>a/NESTO_2_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>a/NESTO_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 51.841%; route: 3.528, 42.622%; tC2Q: 0.458, 5.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/sekunda_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txState_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u/sekunda_19_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u/sekunda_19_s0/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u/n909_s6/I3</td>
</tr>
<tr>
<td>3.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u/n909_s6/F</td>
</tr>
<tr>
<td>4.730</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>u/n909_s3/I2</td>
</tr>
<tr>
<td>5.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">u/n909_s3/F</td>
</tr>
<tr>
<td>6.973</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u/n909_s8/I3</td>
</tr>
<tr>
<td>7.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R17C20[1][B]</td>
<td style=" background: #97FFFF;">u/n909_s8/F</td>
</tr>
<tr>
<td>8.621</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>u/n568_s15/I2</td>
</tr>
<tr>
<td>9.443</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">u/n568_s15/F</td>
</tr>
<tr>
<td>9.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">u/txState_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>u/txState_0_s3/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>u/txState_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 46.756%; route: 3.917, 47.666%; tC2Q: 0.458, 5.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txByteCounter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">u/txCounter_10_s2/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>u/n949_s7/I0</td>
</tr>
<tr>
<td>3.209</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s7/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>u/n949_s2/I2</td>
</tr>
<tr>
<td>5.112</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s2/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u/n949_s1/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s1/F</td>
</tr>
<tr>
<td>8.210</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u/n597_s11/I3</td>
</tr>
<tr>
<td>9.309</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">u/n597_s11/F</td>
</tr>
<tr>
<td>9.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">u/txByteCounter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u/txByteCounter_3_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u/txByteCounter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.396, 54.386%; route: 3.229, 39.944%; tC2Q: 0.458, 5.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/sekunda_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txCounter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u/sekunda_19_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u/sekunda_19_s0/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u/n909_s6/I3</td>
</tr>
<tr>
<td>3.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u/n909_s6/F</td>
</tr>
<tr>
<td>4.730</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>u/n909_s3/I2</td>
</tr>
<tr>
<td>5.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">u/n909_s3/F</td>
</tr>
<tr>
<td>6.973</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u/txCounter_1_s4/I1</td>
</tr>
<tr>
<td>7.775</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u/txCounter_1_s4/F</td>
</tr>
<tr>
<td>8.201</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u/n593_s16/I2</td>
</tr>
<tr>
<td>9.300</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">u/n593_s16/F</td>
</tr>
<tr>
<td>9.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u/txCounter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u/txCounter_0_s3/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u/txCounter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.099, 50.764%; route: 3.517, 43.559%; tC2Q: 0.458, 5.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txByteCounter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">u/txCounter_10_s2/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>u/n949_s7/I0</td>
</tr>
<tr>
<td>3.209</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s7/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>u/n949_s2/I2</td>
</tr>
<tr>
<td>5.112</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s2/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u/n949_s1/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s1/F</td>
</tr>
<tr>
<td>8.210</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>u/txByteCounter_4_s6/I0</td>
</tr>
<tr>
<td>9.271</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">u/txByteCounter_4_s6/F</td>
</tr>
<tr>
<td>9.616</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">u/txByteCounter_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>u/txByteCounter_2_s2/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>u/txByteCounter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.358, 51.940%; route: 3.574, 42.598%; tC2Q: 0.458, 5.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txCounter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txByteCounter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u/txCounter_10_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">u/txCounter_10_s2/Q</td>
</tr>
<tr>
<td>2.110</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>u/n949_s7/I0</td>
</tr>
<tr>
<td>3.209</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s7/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td>u/n949_s2/I2</td>
</tr>
<tr>
<td>5.112</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s2/F</td>
</tr>
<tr>
<td>5.916</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u/n949_s1/I1</td>
</tr>
<tr>
<td>7.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u/n949_s1/F</td>
</tr>
<tr>
<td>8.210</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>u/txByteCounter_4_s6/I0</td>
</tr>
<tr>
<td>9.271</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">u/txByteCounter_4_s6/F</td>
</tr>
<tr>
<td>9.616</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">u/txByteCounter_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u/txByteCounter_3_s2/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u/txByteCounter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.358, 51.940%; route: 3.574, 42.598%; tC2Q: 0.458, 5.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n373_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spori_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">n373_s2/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">n373_s2/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">spori_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>spori_s1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spori_s1</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>spori_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>regul/e_prev_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/n202_s34</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td>regul/e_prev_15_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td style=" font-weight:bold;">regul/e_prev_15_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">regul/n202_s34/B1[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>-0.072</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>regul/e_prev_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/n202_s34</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>regul/e_prev_14_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" font-weight:bold;">regul/e_prev_14_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">regul/n202_s34/B1[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>-0.072</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>regul/e_prev_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/n202_s34</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>regul/e_prev_13_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" font-weight:bold;">regul/e_prev_13_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">regul/n202_s34/B1[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>-0.072</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>regul/e_prev_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/n202_s34</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>regul/e_prev_12_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" font-weight:bold;">regul/e_prev_12_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">regul/n202_s34/B1[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>-0.072</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>regul/e_prev_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/n202_s34</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>regul/e_prev_6_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">regul/e_prev_6_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">regul/n202_s34/B1[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>-0.072</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>regul/e_prev_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/n202_s34</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>regul/e_prev_11_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">regul/e_prev_11_s0/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">regul/n202_s34/B1[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/CLK</td>
</tr>
<tr>
<td>0.899</td>
<td>-0.068</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>regul/e_prev_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>regul/n202_s34</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spori_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spori_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>regul/e_prev_5_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">regul/e_prev_5_s0/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">regul/n202_s34/B1[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R12C19[1][A]</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34/CLK</td>
</tr>
<tr>
<td>0.899</td>
<td>-0.068</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>regul/n202_s34</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txCounter_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txCounter_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u/txCounter_11_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u/txCounter_11_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u/n582_s21/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">u/n582_s21/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">u/txCounter_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u/txCounter_11_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>u/txCounter_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/bitToSend_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/bitToSend_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>a/bitToSend_2_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">a/bitToSend_2_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>a/n1045_s2/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">a/n1045_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">a/bitToSend_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>a/bitToSend_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>a/bitToSend_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/counter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/counter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>a/counter_3_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">a/counter_3_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>a/n852_s8/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">a/n852_s8/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">a/counter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>a/counter_3_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>a/counter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/counter_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/counter_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>a/counter_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">a/counter_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>a/n850_s8/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">a/n850_s8/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">a/counter_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>a/counter_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>a/counter_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/counter_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/counter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>a/counter_6_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">a/counter_6_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>a/n849_s8/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">a/n849_s8/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">a/counter_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>a/counter_6_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>a/counter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/counter_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/counter_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>a/counter_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">a/counter_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>a/n848_s8/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">a/n848_s8/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">a/counter_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>a/counter_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>a/counter_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcEnable_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcEnable_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>adcEnable_s5/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">adcEnable_s5/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>n196_s8/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">n196_s8/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">adcEnable_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>adcEnable_s5/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>adcEnable_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>temp_br_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>temp_br_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>temp_br_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">temp_br_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>n355_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">n355_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">temp_br_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>temp_br_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>temp_br_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txBitNumber_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txBitNumber_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u/txBitNumber_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u/txBitNumber_0_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u/n699_s9/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">u/n699_s9/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u/txBitNumber_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u/txBitNumber_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u/txBitNumber_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txBitNumber_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txBitNumber_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u/txBitNumber_1_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u/txBitNumber_1_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u/n697_s8/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u/n697_s8/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u/txBitNumber_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u/txBitNumber_1_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u/txBitNumber_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txBitNumber_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txBitNumber_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u/txBitNumber_2_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">u/txBitNumber_2_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u/n695_s8/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">u/n695_s8/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">u/txBitNumber_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u/txBitNumber_2_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>u/txBitNumber_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txCounter_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txCounter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>u/txCounter_4_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">u/txCounter_4_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>u/n589_s22/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">u/n589_s22/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">u/txCounter_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>u/txCounter_4_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>u/txCounter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txCounter_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txCounter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u/txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u/txCounter_8_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u/n585_s21/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">u/n585_s21/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u/txCounter_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u/txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u/txCounter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/txCounter_23_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/txCounter_23_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u/txCounter_23_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">u/txCounter_23_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u/n570_s21/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">u/n570_s21/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">u/txCounter_23_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u/txCounter_23_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u/txCounter_23_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u/sekunda_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u/sekunda_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u/sekunda_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">u/sekunda_0_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u/n25_s2/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">u/n25_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">u/sekunda_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u/sekunda_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u/sekunda_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>iz/Q_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>iz/Q_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>iz/Q_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">iz/Q_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>iz/n31_s2/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">iz/n31_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">iz/Q_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>iz/Q_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>iz/Q_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/bitToSend_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/bitToSend_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>a/bitToSend_1_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">a/bitToSend_1_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>a/n1046_s3/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">a/n1046_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">a/bitToSend_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>241</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>a/bitToSend_1_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>a/bitToSend_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>spori_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>regul/u_prev_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>regul/u_prev_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>spori_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>spori_s1/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>regul/u_prev_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>241</td>
<td>clk_d</td>
<td>2.918</td>
<td>0.262</td>
</tr>
<tr>
<td>50</td>
<td>greska[15]</td>
<td>2.918</td>
<td>4.396</td>
</tr>
<tr>
<td>48</td>
<td>spori_4</td>
<td>6.732</td>
<td>1.730</td>
</tr>
<tr>
<td>35</td>
<td>NESTO[2]</td>
<td>13.423</td>
<td>1.361</td>
</tr>
<tr>
<td>34</td>
<td>n909_12</td>
<td>10.666</td>
<td>1.976</td>
</tr>
<tr>
<td>33</td>
<td>NESTO[4]</td>
<td>12.568</td>
<td>1.364</td>
</tr>
<tr>
<td>32</td>
<td>NESTO[3]</td>
<td>12.424</td>
<td>1.502</td>
</tr>
<tr>
<td>29</td>
<td>NESTO[0]</td>
<td>12.218</td>
<td>1.357</td>
</tr>
<tr>
<td>27</td>
<td>NESTO[5]</td>
<td>13.839</td>
<td>1.354</td>
</tr>
<tr>
<td>26</td>
<td>txCounter_1_10</td>
<td>11.525</td>
<td>1.329</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C27</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C24</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R17C29</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C23</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C28</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C13</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
