#! /Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/antoinecolson/cours/EPFL/MA2/Project/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7f8126f05bf0 .scope module, "tb_clock_synchronizer" "tb_clock_synchronizer" 2 3;
 .timescale -9 -12;
v0x6000024b8510_0 .var "clk_in", 0 0;
v0x6000024b85a0_0 .var "clk_out", 0 0;
v0x6000024b8630_0 .var "n_reset", 0 0;
v0x6000024b86c0_0 .net "sync_out", 9 0, L_0x600003db8150;  1 drivers
v0x6000024b8750_0 .var "to_sync", 9 0;
S_0x7f8126f05d60 .scope module, "uut" "clock_synchronizer" 2 13, 3 1 0, S_0x7f8126f05bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 10 "to_sync";
    .port_info 3 /INPUT 1 "n_reset";
    .port_info 4 /OUTPUT 10 "sync_out";
P_0x6000003bd2c0 .param/l "SYNC_WIDTH" 0 3 2, +C4<00000000000000000000000000001010>;
L_0x600003db8150 .functor BUFZ 10, v0x6000024b83f0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000024b8090_0 .net "clk_in", 0 0, v0x6000024b8510_0;  1 drivers
v0x6000024b8120_0 .net "clk_out", 0 0, v0x6000024b85a0_0;  1 drivers
v0x6000024b81b0_0 .net "n_reset", 0 0, v0x6000024b8630_0;  1 drivers
v0x6000024b8240_0 .net "sync_out", 9 0, L_0x600003db8150;  alias, 1 drivers
v0x6000024b82d0_0 .var "sync_reg_1", 9 0;
v0x6000024b8360_0 .var "sync_reg_2", 9 0;
v0x6000024b83f0_0 .var "sync_reg_3", 9 0;
v0x6000024b8480_0 .net "to_sync", 9 0, v0x6000024b8750_0;  1 drivers
E_0x6000003bd340/0 .event negedge, v0x6000024b81b0_0;
E_0x6000003bd340/1 .event posedge, v0x6000024b8120_0;
E_0x6000003bd340 .event/or E_0x6000003bd340/0, E_0x6000003bd340/1;
E_0x6000003bd380/0 .event negedge, v0x6000024b81b0_0;
E_0x6000003bd380/1 .event posedge, v0x6000024b83f0_0, v0x6000024b8120_0;
E_0x6000003bd380 .event/or E_0x6000003bd380/0, E_0x6000003bd380/1;
E_0x6000003bd3c0/0 .event negedge, v0x6000024b81b0_0;
E_0x6000003bd3c0/1 .event posedge, v0x6000024b83f0_0, v0x6000024b8090_0;
E_0x6000003bd3c0 .event/or E_0x6000003bd3c0/0, E_0x6000003bd3c0/1;
    .scope S_0x7f8126f05d60;
T_0 ;
    %wait E_0x6000003bd3c0;
    %load/vec4 v0x6000024b81b0_0;
    %nor/r;
    %pad/u 10;
    %load/vec4 v0x6000024b83f0_0;
    %or;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000024b82d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000024b8480_0;
    %load/vec4 v0x6000024b82d0_0;
    %or;
    %assign/vec4 v0x6000024b82d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8126f05d60;
T_1 ;
    %wait E_0x6000003bd380;
    %load/vec4 v0x6000024b81b0_0;
    %nor/r;
    %pad/u 10;
    %load/vec4 v0x6000024b83f0_0;
    %or;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000024b8360_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000024b82d0_0;
    %assign/vec4 v0x6000024b8360_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8126f05d60;
T_2 ;
    %wait E_0x6000003bd340;
    %load/vec4 v0x6000024b81b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000024b83f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000024b8360_0;
    %assign/vec4 v0x6000024b83f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8126f05bf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b8510_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000024b8510_0;
    %inv;
    %store/vec4 v0x6000024b8510_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7f8126f05bf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b85a0_0, 0, 1;
T_4.0 ;
    %delay 7000, 0;
    %load/vec4 v0x6000024b85a0_0;
    %inv;
    %store/vec4 v0x6000024b85a0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x7f8126f05bf0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x6000024b8750_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b8630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024b8630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x6000024b8750_0, 0, 10;
    %delay 100000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f8126f05bf0;
T_6 ;
    %vpi_call 2 49 "$dumpfile", "test_clock_sync.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8126f05bf0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_clock_synchronizer.v";
    "../clock_synchronizer.v";
