Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  2 22:12:02 2023
| Host         : DESKTOP-UOPH7KM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.981   -20162.912                   2467                58228        0.053        0.000                      0                58228        0.264        0.000                       0                 20324  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
CLK_315/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_315     {0.000 15.873}       31.746          31.500          
  clkfbout_clk_315     {0.000 20.000}       40.000          25.000          
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 10.000}       20.000          50.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_315/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_31_5_clk_315           8.178        0.000                      0                  909        0.169        0.000                      0                  909       15.373        0.000                       0                   180  
  clkfbout_clk_315                                                                                                                                                      37.845        0.000                       0                     3  
sys_clk_pin                  8.793        0.000                      0                    7        0.171        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                    1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.012        0.000                      0                 8722        0.054        0.000                      0                 8722        3.000        0.000                       0                  3189  
    clk_core                -1.713     -842.152                   1259                32087        0.053        0.000                      0                32087        8.750        0.000                       0                 16732  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     98.593        0.000                      0                   31        0.190        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                   97.898        0.000                      0                   81        0.120        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core          clk_31_5_clk_315      -17.981   -19207.367                   1196                 1196        4.138        0.000                      0                 1196  
clk_core          clkout1                 1.147        0.000                      0                  155        1.041        0.000                      0                  155  
clk_31_5_clk_315  clk_core              -10.744     -113.391                     12                   12        0.053        0.000                      0                   12  
clkout1           clk_core                3.786        0.000                      0                   91        0.055        0.000                      0                   91  
tck_dtmcs         clk_core               11.676        0.000                      0                    2        2.221        0.000                      0                    2  
clk_core          tck_dtmcs              10.713        0.000                      0                   32        1.645        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 1.865        0.000                      0                15614        0.373        0.000                      0                15614  
**async_default**  clkout1            clkout1                  2.431        0.000                      0                  326        0.484        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_315/inst/clk_in1
  To Clock:  CLK_315/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_315/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_315/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_315
  To Clock:  clk_31_5_clk_315

Setup :            0  Failing Endpoints,  Worst Slack        8.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        23.283ns  (logic 3.545ns (15.226%)  route 19.738ns (84.774%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 28.799 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.657    -2.365    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.507 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.572    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.997 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)          14.683    15.681    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X68Y118        LUT5 (Prop_lut5_I4_O)        0.124    15.805 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           4.990    20.794    swervolf/vga/DataOut[0]_8[0]
    SLICE_X69Y119        LUT3 (Prop_lut3_I2_O)        0.124    20.918 r  swervolf/vga/red[0]_i_1/O
                         net (fo=1, routed)           0.000    20.918    swervolf/vga/red[0]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  swervolf/vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.485    28.799    swervolf/vga/clk_31_5
    SLICE_X69Y119        FDRE                                         r  swervolf/vga/red_reg[0]/C
                         clock pessimism              0.410    29.209    
                         clock uncertainty           -0.142    29.067    
    SLICE_X69Y119        FDRE (Setup_fdre_C_D)        0.029    29.096    swervolf/vga/red_reg[0]
  -------------------------------------------------------------------
                         required time                         29.096    
                         arrival time                         -20.918    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        22.620ns  (logic 3.545ns (15.672%)  route 19.075ns (84.328%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 28.803 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.278ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.744    -2.278    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.594 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.659    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.084 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)          13.236    14.321    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_0[0]
    SLICE_X64Y117        LUT5 (Prop_lut5_I4_O)        0.124    14.445 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           5.774    20.218    swervolf/vga/DataOut[0]_8[2]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124    20.342 r  swervolf/vga/red[2]_i_1/O
                         net (fo=1, routed)           0.000    20.342    swervolf/vga/red[2]_i_1_n_0
    SLICE_X71Y116        FDRE                                         r  swervolf/vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.489    28.803    swervolf/vga/clk_31_5
    SLICE_X71Y116        FDRE                                         r  swervolf/vga/red_reg[2]/C
                         clock pessimism              0.410    29.213    
                         clock uncertainty           -0.142    29.071    
    SLICE_X71Y116        FDRE (Setup_fdre_C_D)        0.029    29.100    swervolf/vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         29.100    
                         arrival time                         -20.342    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             10.425ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        21.013ns  (logic 3.218ns (15.314%)  route 17.795ns (84.686%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.953ns = ( 28.793 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.676    -2.346    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.108 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           8.274     8.382    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_7[0]
    SLICE_X65Y110        LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     8.506    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_7_n_0
    SLICE_X65Y110        MUXF7 (Prop_muxf7_I1_O)      0.217     8.723 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.808    12.531    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X64Y110        LUT5 (Prop_lut5_I4_O)        0.299    12.830 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           5.714    18.543    swervolf/vga/Memory_n_8_[1]
    SLICE_X69Y125        LUT3 (Prop_lut3_I0_O)        0.124    18.667 r  swervolf/vga/red[3]_i_2/O
                         net (fo=1, routed)           0.000    18.667    swervolf/vga/red[3]_i_2_n_0
    SLICE_X69Y125        FDRE                                         r  swervolf/vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.479    28.793    swervolf/vga/clk_31_5
    SLICE_X69Y125        FDRE                                         r  swervolf/vga/red_reg[3]/C
                         clock pessimism              0.410    29.203    
                         clock uncertainty           -0.142    29.061    
    SLICE_X69Y125        FDRE (Setup_fdre_C_D)        0.031    29.092    swervolf/vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         29.092    
                         arrival time                         -18.667    
  -------------------------------------------------------------------
                         slack                                 10.425    

Slack (MET) :             10.682ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        20.806ns  (logic 2.826ns (13.582%)  route 17.980ns (86.418%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.953ns = ( 28.793 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.750    -2.271    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y28         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.183 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)          10.420    10.602    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.726 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           3.229    13.955    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124    14.079 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           4.332    18.411    swervolf/vga/Memory_n_5_[1]
    SLICE_X66Y124        LUT3 (Prop_lut3_I0_O)        0.124    18.535 r  swervolf/vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000    18.535    swervolf/vga/green[2]_i_1_n_0
    SLICE_X66Y124        FDRE                                         r  swervolf/vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.479    28.793    swervolf/vga/clk_31_5
    SLICE_X66Y124        FDRE                                         r  swervolf/vga/green_reg[2]/C
                         clock pessimism              0.489    29.282    
                         clock uncertainty           -0.142    29.140    
    SLICE_X66Y124        FDRE (Setup_fdre_C_D)        0.077    29.217    swervolf/vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -18.535    
  -------------------------------------------------------------------
                         slack                                 10.682    

Slack (MET) :             10.781ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        20.765ns  (logic 3.247ns (15.637%)  route 17.518ns (84.363%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 28.798 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.650    -2.371    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.083 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)          10.123    10.206    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_7[2]
    SLICE_X62Y120        LUT6 (Prop_lut6_I5_O)        0.124    10.330 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.330    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X62Y120        MUXF7 (Prop_muxf7_I1_O)      0.247    10.577 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           2.407    12.984    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X63Y120        LUT5 (Prop_lut5_I2_O)        0.298    13.282 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           4.988    18.270    swervolf/vga/Memory_n_6_[1]
    SLICE_X71Y121        LUT3 (Prop_lut3_I0_O)        0.124    18.394 r  swervolf/vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    18.394    swervolf/vga/green[1]_i_1_n_0
    SLICE_X71Y121        FDRE                                         r  swervolf/vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.484    28.798    swervolf/vga/clk_31_5
    SLICE_X71Y121        FDRE                                         r  swervolf/vga/green_reg[1]/C
                         clock pessimism              0.489    29.287    
                         clock uncertainty           -0.142    29.145    
    SLICE_X71Y121        FDRE (Setup_fdre_C_D)        0.029    29.174    swervolf/vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         29.174    
                         arrival time                         -18.394    
  -------------------------------------------------------------------
                         slack                                 10.781    

Slack (MET) :             10.820ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        20.712ns  (logic 3.218ns (15.537%)  route 17.494ns (84.463%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.953ns = ( 28.793 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.658    -2.363    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.091 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           9.205     9.295    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_6[5]
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.124     9.419 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.419    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X67Y119        MUXF7 (Prop_muxf7_I1_O)      0.217     9.636 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           3.792    13.428    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X63Y120        LUT5 (Prop_lut5_I2_O)        0.299    13.727 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           4.498    18.225    swervolf/vga/Memory_n_3_[1]
    SLICE_X69Y125        LUT3 (Prop_lut3_I0_O)        0.124    18.349 r  swervolf/vga/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    18.349    swervolf/vga/blue[0]_i_1_n_0
    SLICE_X69Y125        FDRE                                         r  swervolf/vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.479    28.793    swervolf/vga/clk_31_5
    SLICE_X69Y125        FDRE                                         r  swervolf/vga/blue_reg[0]/C
                         clock pessimism              0.489    29.282    
                         clock uncertainty           -0.142    29.140    
    SLICE_X69Y125        FDRE (Setup_fdre_C_D)        0.029    29.169    swervolf/vga/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         29.169    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                 10.820    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        20.510ns  (logic 3.245ns (15.821%)  route 17.265ns (84.179%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 28.796 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.650    -2.371    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.083 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)          11.226    11.309    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_7[1]
    SLICE_X64Y120        LUT6 (Prop_lut6_I5_O)        0.124    11.433 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    11.433    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X64Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    11.678 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.360    14.038    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I2_O)        0.298    14.336 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           3.678    18.015    swervolf/vga/Memory_n_7_[1]
    SLICE_X65Y122        LUT3 (Prop_lut3_I0_O)        0.124    18.139 r  swervolf/vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000    18.139    swervolf/vga/green[0]_i_1_n_0
    SLICE_X65Y122        FDRE                                         r  swervolf/vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.482    28.796    swervolf/vga/clk_31_5
    SLICE_X65Y122        FDRE                                         r  swervolf/vga/green_reg[0]/C
                         clock pessimism              0.489    29.285    
                         clock uncertainty           -0.142    29.143    
    SLICE_X65Y122        FDRE (Setup_fdre_C_D)        0.029    29.172    swervolf/vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         29.172    
                         arrival time                         -18.139    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             12.460ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        18.913ns  (logic 2.702ns (14.286%)  route 16.211ns (85.714%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 28.886 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.842    -2.180    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.274 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)          15.087    15.361    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2][0]
    SLICE_X68Y119        LUT5 (Prop_lut5_I1_O)        0.124    15.485 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.124    16.609    swervolf/vga/DataOut[0]_8[1]
    SLICE_X72Y116        LUT3 (Prop_lut3_I2_O)        0.124    16.733 r  swervolf/vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000    16.733    swervolf/vga/red[1]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  swervolf/vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.572    28.886    swervolf/vga/clk_31_5
    SLICE_X72Y116        FDRE                                         r  swervolf/vga/red_reg[1]/C
                         clock pessimism              0.418    29.304    
                         clock uncertainty           -0.142    29.162    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)        0.031    29.193    swervolf/vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         29.193    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 12.460    

Slack (MET) :             13.579ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        17.867ns  (logic 2.826ns (15.817%)  route 15.041ns (84.183%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 28.796 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.750    -2.271    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y28         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.183 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)          11.565    11.748    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X62Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.804    14.676    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I0_O)        0.124    14.800 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.672    15.472    swervolf/vga/Memory_n_4_[1]
    SLICE_X65Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.596 r  swervolf/vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000    15.596    swervolf/vga/green[3]_i_1_n_0
    SLICE_X65Y122        FDRE                                         r  swervolf/vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.482    28.796    swervolf/vga/clk_31_5
    SLICE_X65Y122        FDRE                                         r  swervolf/vga/green_reg[3]/C
                         clock pessimism              0.489    29.285    
                         clock uncertainty           -0.142    29.143    
    SLICE_X65Y122        FDRE (Setup_fdre_C_D)        0.031    29.174    swervolf/vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         29.174    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                 13.579    

Slack (MET) :             13.852ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_315 rise@31.746ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        17.478ns  (logic 3.213ns (18.383%)  route 14.265ns (81.617%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.859ns = ( 28.887 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.884    -2.138    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.316 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           6.625     6.941    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_0[7]
    SLICE_X72Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.065 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.065    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4_n_0
    SLICE_X72Y138        MUXF7 (Prop_muxf7_I0_O)      0.212     7.277 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           6.809    14.086    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X72Y114        LUT5 (Prop_lut5_I2_O)        0.299    14.385 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.831    15.216    swervolf/vga/DataOut[0]_8[10]
    SLICE_X72Y115        LUT3 (Prop_lut3_I2_O)        0.124    15.340 r  swervolf/vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    15.340    swervolf/vga/blue[2]_i_1_n_0
    SLICE_X72Y115        FDRE                                         r  swervolf/vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.573    28.887    swervolf/vga/clk_31_5
    SLICE_X72Y115        FDRE                                         r  swervolf/vga/blue_reg[2]/C
                         clock pessimism              0.418    29.305    
                         clock uncertainty           -0.142    29.163    
    SLICE_X72Y115        FDRE (Setup_fdre_C_D)        0.029    29.192    swervolf/vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         29.192    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                 13.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/horiz_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.560    -0.854    swervolf/vga/DTG/clk_31_5
    SLICE_X48Y144        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.713 f  swervolf/vga/DTG/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.087    -0.626    swervolf/vga/DTG/pixel_column_reg_n_0_[3]
    SLICE_X49Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.581 r  swervolf/vga/DTG/horiz_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.581    swervolf/vga/DTG/horiz_sync_i_1_n_0
    SLICE_X49Y144        FDRE                                         r  swervolf/vga/DTG/horiz_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -1.280    swervolf/vga/DTG/clk_31_5
    SLICE_X49Y144        FDRE                                         r  swervolf/vga/DTG/horiz_sync_reg/C
                         clock pessimism              0.439    -0.841    
    SLICE_X49Y144        FDRE (Hold_fdre_C_D)         0.091    -0.750    swervolf/vga/DTG/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.852    swervolf/vga/DTG/clk_31_5
    SLICE_X44Y143        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.711 f  swervolf/vga/DTG/pixel_row_reg[5]/Q
                         net (fo=4, routed)           0.159    -0.552    swervolf/vga/DTG/pixel_row_reg_n_0_[5]
    SLICE_X45Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.507 r  swervolf/vga/DTG/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.507    swervolf/vga/DTG/vert_sync_i_1_n_0
    SLICE_X45Y143        FDRE                                         r  swervolf/vga/DTG/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -1.279    swervolf/vga/DTG/clk_31_5
    SLICE_X45Y143        FDRE                                         r  swervolf/vga/DTG/vert_sync_reg/C
                         clock pessimism              0.440    -0.839    
    SLICE_X45Y143        FDRE (Hold_fdre_C_D)         0.091    -0.748    swervolf/vga/DTG/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 swervolf/vga/DupVertical_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DupVertical_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.549    -0.865    swervolf/vga/clk_31_5
    SLICE_X56Y127        FDRE                                         r  swervolf/vga/DupVertical_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.701 r  swervolf/vga/DupVertical_reg/Q
                         net (fo=2, routed)           0.174    -0.527    swervolf/vga/DTG/DupVertical_reg_1
    SLICE_X56Y127        LUT5 (Prop_lut5_I4_O)        0.045    -0.482 r  swervolf/vga/DTG/DupVertical_i_1/O
                         net (fo=1, routed)           0.000    -0.482    swervolf/vga/DTG_n_3
    SLICE_X56Y127        FDRE                                         r  swervolf/vga/DupVertical_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.816    -1.295    swervolf/vga/clk_31_5
    SLICE_X56Y127        FDRE                                         r  swervolf/vga/DupVertical_reg/C
                         clock pessimism              0.430    -0.865    
    SLICE_X56Y127        FDRE (Hold_fdre_C_D)         0.120    -0.745    swervolf/vga/DupVertical_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/pixel_column_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.559    -0.855    swervolf/vga/DTG/clk_31_5
    SLICE_X50Y144        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.691 f  swervolf/vga/DTG/pixel_column_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.516    swervolf/vga/DTG/pixel_column_reg_n_0_[0]
    SLICE_X50Y144        LUT1 (Prop_lut1_I0_O)        0.045    -0.471 r  swervolf/vga/DTG/pixel_column[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.471    swervolf/vga/DTG/pixel_column[0]
    SLICE_X50Y144        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.829    -1.282    swervolf/vga/DTG/clk_31_5
    SLICE_X50Y144        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[0]/C
                         clock pessimism              0.427    -0.855    
    SLICE_X50Y144        FDRE (Hold_fdre_C_D)         0.120    -0.735    swervolf/vga/DTG/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.561    -0.853    swervolf/vga/DTG/clk_31_5
    SLICE_X44Y142        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  swervolf/vga/DTG/pixel_row_reg[2]/Q
                         net (fo=3, routed)           0.134    -0.578    swervolf/vga/DTG/pixel_row_reg_n_0_[2]
    SLICE_X44Y142        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.467 r  swervolf/vga/DTG/pixel_row_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.467    swervolf/vga/DTG/pixel_row_reg[0]_i_2_n_5
    SLICE_X44Y142        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -1.280    swervolf/vga/DTG/clk_31_5
    SLICE_X44Y142        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[2]/C
                         clock pessimism              0.427    -0.853    
    SLICE_X44Y142        FDRE (Hold_fdre_C_D)         0.105    -0.748    swervolf/vga/DTG/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.852    swervolf/vga/DTG/clk_31_5
    SLICE_X44Y144        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  swervolf/vga/DTG/pixel_row_reg[10]/Q
                         net (fo=3, routed)           0.144    -0.567    swervolf/vga/DTG/pixel_row_reg_n_0_[10]
    SLICE_X44Y144        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.456 r  swervolf/vga/DTG/pixel_row_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.456    swervolf/vga/DTG/pixel_row_reg[8]_i_1_n_5
    SLICE_X44Y144        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -1.279    swervolf/vga/DTG/clk_31_5
    SLICE_X44Y144        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[10]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.105    -0.747    swervolf/vga/DTG/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_column_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/pixel_column_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.560    -0.854    swervolf/vga/DTG/clk_31_5
    SLICE_X48Y146        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  swervolf/vga/DTG/pixel_column_reg[11]/Q
                         net (fo=5, routed)           0.144    -0.568    swervolf/vga/DTG/pixel_column_reg_n_0_[11]
    SLICE_X48Y146        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.457 r  swervolf/vga/DTG/pixel_column0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.457    swervolf/vga/DTG/pixel_column0_carry__1_n_5
    SLICE_X48Y146        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -1.280    swervolf/vga/DTG/clk_31_5
    SLICE_X48Y146        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[11]/C
                         clock pessimism              0.426    -0.854    
    SLICE_X48Y146        FDRE (Hold_fdre_C_D)         0.105    -0.749    swervolf/vga/DTG/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.252ns (61.952%)  route 0.155ns (38.048%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.560    -0.854    swervolf/vga/DTG/clk_31_5
    SLICE_X48Y144        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  swervolf/vga/DTG/pixel_column_reg[3]/Q
                         net (fo=4, routed)           0.155    -0.558    swervolf/vga/DTG/pixel_column_reg_n_0_[3]
    SLICE_X48Y144        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.447 r  swervolf/vga/DTG/pixel_column0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.447    swervolf/vga/DTG/pixel_column0_carry_n_5
    SLICE_X48Y144        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -1.280    swervolf/vga/DTG/clk_31_5
    SLICE_X48Y144        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[3]/C
                         clock pessimism              0.426    -0.854    
    SLICE_X48Y144        FDRE (Hold_fdre_C_D)         0.105    -0.749    swervolf/vga/DTG/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.837%)  route 0.156ns (38.163%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.852    swervolf/vga/DTG/clk_31_5
    SLICE_X44Y143        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  swervolf/vga/DTG/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.156    -0.555    swervolf/vga/DTG/pixel_row_reg_n_0_[6]
    SLICE_X44Y143        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.444 r  swervolf/vga/DTG/pixel_row_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.444    swervolf/vga/DTG/pixel_row_reg[4]_i_1_n_5
    SLICE_X44Y143        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -1.279    swervolf/vga/DTG/clk_31_5
    SLICE_X44Y143        FDRE                                         r  swervolf/vga/DTG/pixel_row_reg[6]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X44Y143        FDRE (Hold_fdre_C_D)         0.105    -0.747    swervolf/vga/DTG/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 swervolf/vga/DTG/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/DTG/pixel_column_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.681%)  route 0.157ns (38.319%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.560    -0.854    swervolf/vga/DTG/clk_31_5
    SLICE_X48Y145        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  swervolf/vga/DTG/pixel_column_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.556    swervolf/vga/DTG/pixel_column_reg_n_0_[7]
    SLICE_X48Y145        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.445 r  swervolf/vga/DTG/pixel_column0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.445    swervolf/vga/DTG/pixel_column0_carry__0_n_5
    SLICE_X48Y145        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -1.280    swervolf/vga/DTG/clk_31_5
    SLICE_X48Y145        FDRE                                         r  swervolf/vga/DTG/pixel_column_reg[7]/C
                         clock pessimism              0.426    -0.854    
    SLICE_X48Y145        FDRE (Hold_fdre_C_D)         0.105    -0.749    swervolf/vga/DTG/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_315
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { CLK_315/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y16     swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y17     swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y15     swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y14     swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X2Y16     swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y15     swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y20     swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y21     swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y18     swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.746      28.854     RAMB36_X3Y19     swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X77Y112    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X61Y127    swervolf/vga/RenderAddress_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X60Y127    swervolf/vga/RenderAddress_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X60Y127    swervolf/vga/RenderAddress_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X60Y126    swervolf/vga/RenderAddress_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X60Y127    swervolf/vga/RenderAddress_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X71Y115    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X71Y112    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X70Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X72Y111    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.873      15.373     SLICE_X77Y112    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X58Y128    swervolf/vga/RenderAddress_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X60Y128    swervolf/vga/RenderAddress_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_315
  To Clock:  clkfbout_clk_315

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_315
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_315/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   CLK_315/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLK_315/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.125%)  route 0.626ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.631     3.112    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.456     3.568 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.626     4.195    ddr2/ldc/subfragments_reset0
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.397    12.808    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.283    13.090    
                         clock uncertainty           -0.035    13.055    
    SLICE_X87Y146        FDRE (Setup_fdre_C_D)       -0.067    12.988    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.631     3.112    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.456     3.568 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.641     4.209    ddr2/ldc/subfragments_reset3
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.397    12.808    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.305    13.112    
                         clock uncertainty           -0.035    13.077    
    SLICE_X87Y146        FDRE (Setup_fdre_C_D)       -0.058    13.019    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.631     3.112    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.456     3.568 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.636     4.204    ddr2/ldc/subfragments_reset2
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.397    12.808    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.305    13.112    
                         clock uncertainty           -0.035    13.077    
    SLICE_X87Y146        FDRE (Setup_fdre_C_D)       -0.061    13.016    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.631     3.112    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.419     3.531 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.914    ddr2/ldc/subfragments_reset5
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.397    12.808    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.305    13.112    
                         clock uncertainty           -0.035    13.077    
    SLICE_X86Y146        FDRE (Setup_fdre_C_D)       -0.256    12.821    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.631     3.112    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.456     3.568 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     4.089    ddr2/ldc/subfragments_reset1
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.397    12.808    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.305    13.112    
                         clock uncertainty           -0.035    13.077    
    SLICE_X87Y146        FDRE (Setup_fdre_C_D)       -0.081    12.996    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.631     3.112    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.456     3.568 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.521     4.089    ddr2/ldc/subfragments_reset6
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.397    12.808    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.305    13.112    
                         clock uncertainty           -0.035    13.077    
    SLICE_X86Y146        FDRE (Setup_fdre_C_D)       -0.061    13.016    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 12.808 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.631     3.112    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.456     3.568 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.338     3.906    ddr2/ldc/subfragments_reset4
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.397    12.808    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.283    13.090    
                         clock uncertainty           -0.035    13.055    
    SLICE_X86Y146        FDRE (Setup_fdre_C_D)       -0.047    13.008    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  9.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.685     0.934    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.118     1.193    ddr2/ldc/subfragments_reset4
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.798     1.235    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.288     0.947    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.075     1.022    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.685     0.934    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.128     1.062 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.182    ddr2/ldc/subfragments_reset5
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.798     1.235    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.301     0.934    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.012     0.946    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.685     0.934    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.172     1.247    ddr2/ldc/subfragments_reset6
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.798     1.235    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.301     0.934    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.070     1.004    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.685     0.934    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.245    ddr2/ldc/subfragments_reset1
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.798     1.235    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.301     0.934    
    SLICE_X87Y146        FDRE (Hold_fdre_C_D)         0.066     1.000    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.685     0.934    ddr2/ldc/clk
    SLICE_X86Y146        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.224     1.300    ddr2/ldc/subfragments_reset0
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.798     1.235    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.288     0.947    
    SLICE_X87Y146        FDRE (Hold_fdre_C_D)         0.070     1.017    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.685     0.934    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.232     1.307    ddr2/ldc/subfragments_reset3
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.798     1.235    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.301     0.934    
    SLICE_X87Y146        FDRE (Hold_fdre_C_D)         0.072     1.006    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.685     0.934    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.232     1.307    ddr2/ldc/subfragments_reset2
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.798     1.235    ddr2/ldc/clk
    SLICE_X87Y146        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.301     0.934    
    SLICE_X87Y146        FDRE (Hold_fdre_C_D)         0.070     1.004    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X86Y146   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X87Y146   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X87Y146   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X87Y146   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X87Y146   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X86Y146   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X86Y146   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X86Y146   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y146   ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y146   ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y146   ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y146   ddr2/ldc/FD_3/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y146   ddr2/ldc/FD_4/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y146   ddr2/ldc/FD_5/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y146   ddr2/ldc/FD_6/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y146   ddr2/ldc/FD_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y146   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y146   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y146   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y146   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X87Y146   ddr2/ldc/FD_4/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y146   ddr2/ldc/FD_5/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y146   ddr2/ldc/FD_6/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X86Y146   ddr2/ldc/FD_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.456     6.809 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     6.999    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.601     8.002    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.351     8.353    
                         clock uncertainty           -0.053     8.300    
    SLICE_X89Y69         FDPE (Setup_fdpe_C_D)       -0.047     8.253    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.718     6.351    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419     6.770 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.667    ddr2/ldc/reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299     7.966 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.578    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.350    11.351    
                         clock uncertainty           -0.053    11.298    
    SLICE_X89Y71         FDSE (Setup_fdse_C_CE)      -0.205    11.093    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.718     6.351    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419     6.770 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.667    ddr2/ldc/reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299     7.966 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.578    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.350    11.351    
                         clock uncertainty           -0.053    11.298    
    SLICE_X89Y71         FDSE (Setup_fdse_C_CE)      -0.205    11.093    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.718     6.351    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419     6.770 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.667    ddr2/ldc/reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299     7.966 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.578    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.350    11.351    
                         clock uncertainty           -0.053    11.298    
    SLICE_X89Y71         FDSE (Setup_fdse_C_CE)      -0.205    11.093    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.718ns (32.232%)  route 1.510ns (67.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.718     6.351    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.419     6.770 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.667    ddr2/ldc/reset_counter[1]
    SLICE_X89Y71         LUT4 (Prop_lut4_I0_O)        0.299     7.966 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.578    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.350    11.351    
                         clock uncertainty           -0.053    11.298    
    SLICE_X89Y71         FDSE (Setup_fdse_C_CE)      -0.205    11.093    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.426%)  route 1.326ns (69.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.718     6.351    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.456     6.807 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.326     8.133    ddr2/ldc/reset_counter[0]
    SLICE_X89Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.257 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.257    ddr2/ldc/reset_counter0[0]
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.350    11.351    
                         clock uncertainty           -0.053    11.298    
    SLICE_X89Y71         FDSE (Setup_fdse_C_D)        0.029    11.327    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.606ns (31.362%)  route 1.326ns (68.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.351ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.718     6.351    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.456     6.807 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.326     8.133    ddr2/ldc/reset_counter[0]
    SLICE_X89Y71         LUT2 (Prop_lut2_I0_O)        0.150     8.283 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.283    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.350    11.351    
                         clock uncertainty           -0.053    11.298    
    SLICE_X89Y71         FDSE (Setup_fdse_C_D)        0.075    11.373    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.274%)  route 0.676ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.772 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.676     7.447    ddr2/ldc/iodelay_rst
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.328    
                         clock uncertainty           -0.053    11.275    
    SLICE_X89Y71         FDSE (Setup_fdse_C_S)       -0.604    10.671    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.274%)  route 0.676ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.772 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.676     7.447    ddr2/ldc/iodelay_rst
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.327    11.328    
                         clock uncertainty           -0.053    11.275    
    SLICE_X89Y71         FDSE (Setup_fdse_C_S)       -0.604    10.671    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.274%)  route 0.676ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 11.001 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.419     6.772 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.676     7.447    ddr2/ldc/iodelay_rst
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.600    11.001    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.327    11.328    
                         clock uncertainty           -0.053    11.275    
    SLICE_X89Y71         FDSE (Setup_fdse_C_S)       -0.604    10.671    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  3.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.141     2.019 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     2.075    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.550     1.878    
    SLICE_X89Y69         FDPE (Hold_fdpe_C_D)         0.075     1.953    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.141     2.017 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.188    ddr2/ldc/reset_counter[0]
    SLICE_X89Y71         LUT4 (Prop_lut4_I1_O)        0.043     2.231 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.231    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.867     2.427    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.876    
    SLICE_X89Y71         FDSE (Hold_fdse_C_D)         0.107     1.983    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.502%)  route 0.125ns (35.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.128     2.004 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.125     2.129    ddr2/ldc/reset_counter[1]
    SLICE_X89Y72         LUT6 (Prop_lut6_I0_O)        0.099     2.228 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.228    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y72         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.866     2.426    ddr2/ldc/iodelay_clk
    SLICE_X89Y72         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.536     1.889    
    SLICE_X89Y72         FDRE (Hold_fdre_C_D)         0.091     1.980    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.141     2.017 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.188    ddr2/ldc/reset_counter[0]
    SLICE_X89Y71         LUT3 (Prop_lut3_I1_O)        0.045     2.233 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.233    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.867     2.427    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.876    
    SLICE_X89Y71         FDSE (Hold_fdse_C_D)         0.092     1.968    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.128     2.004 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     2.326    ddr2/ldc/reset_counter[1]
    SLICE_X89Y71         LUT2 (Prop_lut2_I1_O)        0.098     2.424 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.424    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.867     2.427    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.876    
    SLICE_X89Y71         FDSE (Hold_fdse_C_D)         0.107     1.983    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.530%)  route 0.254ns (66.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.006 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.254     2.260    ddr2/ldc/iodelay_rst
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.867     2.427    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.890    
    SLICE_X89Y71         FDSE (Hold_fdse_C_S)        -0.072     1.818    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.530%)  route 0.254ns (66.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.006 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.254     2.260    ddr2/ldc/iodelay_rst
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.867     2.427    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.890    
    SLICE_X89Y71         FDSE (Hold_fdse_C_S)        -0.072     1.818    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.530%)  route 0.254ns (66.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.006 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.254     2.260    ddr2/ldc/iodelay_rst
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.867     2.427    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.890    
    SLICE_X89Y71         FDSE (Hold_fdse_C_S)        -0.072     1.818    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.530%)  route 0.254ns (66.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X89Y69         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.006 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.254     2.260    ddr2/ldc/iodelay_rst
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.867     2.427    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.890    
    SLICE_X89Y71         FDSE (Hold_fdse_C_S)        -0.072     1.818    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.837%)  route 0.314ns (58.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.597     1.876    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDSE (Prop_fdse_C_Q)         0.128     2.004 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.120    ddr2/ldc/reset_counter[3]
    SLICE_X89Y71         LUT4 (Prop_lut4_I3_O)        0.098     2.218 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.198     2.417    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.867     2.427    ddr2/ldc/iodelay_clk
    SLICE_X89Y71         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.876    
    SLICE_X89Y71         FDSE (Hold_fdse_C_CE)       -0.039     1.837    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y69     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y69     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y71     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y69     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y72     ddr2/ldc/ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.766ns (19.661%)  route 7.216ns (80.339%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.803     6.436    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     6.954 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=8, routed)           0.981     7.935    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.152     8.087 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.826     8.913    ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_valid
    SLICE_X68Y37         LUT6 (Prop_lut6_I1_O)        0.326     9.239 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.495     9.734    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.858 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.417    10.275    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.691    11.090    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.214 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.871    12.085    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.209 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.578    12.788    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.356    14.268    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X78Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.418 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.000    15.418    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA/CLK
                         clock pessimism              0.239    16.251    
                         clock uncertainty           -0.057    16.194    
    SLICE_X84Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.764    15.430    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.766ns (19.661%)  route 7.216ns (80.339%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.803     6.436    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     6.954 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=8, routed)           0.981     7.935    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.152     8.087 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.826     8.913    ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_valid
    SLICE_X68Y37         LUT6 (Prop_lut6_I1_O)        0.326     9.239 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.495     9.734    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.858 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.417    10.275    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.691    11.090    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.214 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.871    12.085    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.209 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.578    12.788    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.356    14.268    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X78Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.418 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.000    15.418    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.239    16.251    
                         clock uncertainty           -0.057    16.194    
    SLICE_X84Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.764    15.430    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.766ns (19.661%)  route 7.216ns (80.339%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.803     6.436    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     6.954 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=8, routed)           0.981     7.935    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.152     8.087 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.826     8.913    ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_valid
    SLICE_X68Y37         LUT6 (Prop_lut6_I1_O)        0.326     9.239 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.495     9.734    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.858 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.417    10.275    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.691    11.090    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.214 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.871    12.085    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.209 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.578    12.788    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.356    14.268    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X78Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.418 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.000    15.418    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB/CLK
                         clock pessimism              0.239    16.251    
                         clock uncertainty           -0.057    16.194    
    SLICE_X84Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.764    15.430    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.766ns (19.661%)  route 7.216ns (80.339%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.803     6.436    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     6.954 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=8, routed)           0.981     7.935    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.152     8.087 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.826     8.913    ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_valid
    SLICE_X68Y37         LUT6 (Prop_lut6_I1_O)        0.326     9.239 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.495     9.734    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.858 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.417    10.275    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.691    11.090    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.214 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.871    12.085    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.209 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.578    12.788    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.356    14.268    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X78Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.418 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.000    15.418    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.239    16.251    
                         clock uncertainty           -0.057    16.194    
    SLICE_X84Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.764    15.430    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.766ns (19.661%)  route 7.216ns (80.339%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.803     6.436    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     6.954 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=8, routed)           0.981     7.935    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.152     8.087 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.826     8.913    ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_valid
    SLICE_X68Y37         LUT6 (Prop_lut6_I1_O)        0.326     9.239 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.495     9.734    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.858 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.417    10.275    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.691    11.090    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.214 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.871    12.085    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.209 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.578    12.788    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.356    14.268    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X78Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.418 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.000    15.418    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC/CLK
                         clock pessimism              0.239    16.251    
                         clock uncertainty           -0.057    16.194    
    SLICE_X84Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.764    15.430    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.766ns (19.661%)  route 7.216ns (80.339%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.803     6.436    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     6.954 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=8, routed)           0.981     7.935    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.152     8.087 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.826     8.913    ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_valid
    SLICE_X68Y37         LUT6 (Prop_lut6_I1_O)        0.326     9.239 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.495     9.734    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.858 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.417    10.275    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.691    11.090    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.214 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.871    12.085    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.209 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.578    12.788    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.356    14.268    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X78Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.418 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.000    15.418    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMD32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.239    16.251    
                         clock uncertainty           -0.057    16.194    
    SLICE_X84Y51         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.764    15.430    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.766ns (19.661%)  route 7.216ns (80.339%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.803     6.436    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     6.954 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=8, routed)           0.981     7.935    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.152     8.087 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.826     8.913    ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_valid
    SLICE_X68Y37         LUT6 (Prop_lut6_I1_O)        0.326     9.239 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.495     9.734    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.858 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.417    10.275    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.691    11.090    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.214 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.871    12.085    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.209 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.578    12.788    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.356    14.268    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X78Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.418 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.000    15.418    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y51         RAMS32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMS32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD/CLK
                         clock pessimism              0.239    16.251    
                         clock uncertainty           -0.057    16.194    
    SLICE_X84Y51         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.764    15.430    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 1.766ns (19.661%)  route 7.216ns (80.339%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 16.012 - 10.000 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.803     6.436    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.518     6.954 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=8, routed)           0.981     7.935    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[2]
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.152     8.087 f  ddr2/ldc/sdram_bankmachine5_cmd_buffer_source_valid_i_1/O
                         net (fo=8, routed)           0.826     8.913    ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_valid
    SLICE_X68Y37         LUT6 (Prop_lut6_I1_O)        0.326     9.239 r  ddr2/ldc/subfragments_roundrobin2_grant_i_9/O
                         net (fo=1, routed)           0.495     9.734    ddr2/ldc/subfragments_roundrobin2_grant_i_9_n_0
    SLICE_X69Y37         LUT5 (Prop_lut5_I0_O)        0.124     9.858 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.417    10.275    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X69Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.399 f  ddr2/ldc/subfragments_state[1]_i_15/O
                         net (fo=3, routed)           0.691    11.090    ddr2/ldc/subfragments_state[1]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.214 f  ddr2/ldc/subfragments_state[1]_i_10/O
                         net (fo=4, routed)           0.871    12.085    ddr2/ldc/subfragments_state[1]_i_10_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.209 r  ddr2/ldc/subfragments_state[0]_i_8/O
                         net (fo=2, routed)           0.578    12.788    ddr2/ldc/subfragments_state[0]_i_8_n_0
    SLICE_X70Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.356    14.268    ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain7_reg_0_1_6_7
    SLICE_X78Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.418 r  ddr2/ldc/serv_rf_top/cpu/bufreg/data_mem_grain5_reg_0_1_0_5_i_1/O
                         net (fo=16, routed)          1.000    15.418    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WE
    SLICE_X84Y51         RAMS32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.611    16.012    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/WCLK
    SLICE_X84Y51         RAMS32                                       r  ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism              0.239    16.251    
                         clock uncertainty           -0.057    16.194    
    SLICE_X84Y51         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.764    15.430    ddr2/ldc/data_mem_grain5_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.912ns (31.947%)  route 6.203ns (68.053%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 16.113 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.793     6.426    ddr2/ldc/clk_0
    SLICE_X68Y29         FDRE                                         r  ddr2/ldc/sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDRE (Prop_fdre_C_Q)         0.419     6.845 r  ddr2/ldc/sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.987     7.832    ddr2/ldc/sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X67Y29         LUT6 (Prop_lut6_I2_O)        0.299     8.131 r  ddr2/ldc/subfragments_bankmachine3_state[2]_i_13/O
                         net (fo=1, routed)           0.000     8.131    ddr2/ldc/subfragments_bankmachine3_state[2]_i_13_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.681 r  ddr2/ldc/subfragments_bankmachine3_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.681    ddr2/ldc/subfragments_bankmachine3_state_reg[2]_i_8_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.952 r  ddr2/ldc/subfragments_bankmachine3_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.898     9.850    ddr2/ldc/sdram_bankmachine3_row_hit
    SLICE_X71Y26         LUT6 (Prop_lut6_I1_O)        0.373    10.223 r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_9/O
                         net (fo=5, routed)           0.675    10.897    ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_9_n_0
    SLICE_X72Y26         LUT5 (Prop_lut5_I0_O)        0.124    11.021 f  ddr2/ldc/sdram_choose_req_grant[2]_i_15/O
                         net (fo=9, routed)           0.852    11.874    ddr2/ldc/sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X72Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.998 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.998    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X72Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    12.210 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.652    12.862    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X74Y25         LUT6 (Prop_lut6_I5_O)        0.299    13.161 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.887    14.048    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X76Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.172 r  ddr2/ldc/sdram_twtrcon_count[1]_i_2/O
                         net (fo=7, routed)           0.718    14.890    ddr2/ldc/sdram_twtrcon_valid
    SLICE_X80Y22         LUT2 (Prop_lut2_I1_O)        0.117    15.007 r  ddr2/ldc/sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.533    15.541    ddr2/ldc/sdram_twtrcon_ready_i_1_n_0
    SLICE_X80Y22         FDRE                                         r  ddr2/ldc/sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.713    16.113    ddr2/ldc/clk_0
    SLICE_X80Y22         FDRE                                         r  ddr2/ldc/sdram_twtrcon_ready_reg/C
                         clock pessimism              0.319    16.433    
                         clock uncertainty           -0.057    16.376    
    SLICE_X80Y22         FDRE (Setup_fdre_C_R)       -0.748    15.628    ddr2/ldc/sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 2.919ns (30.346%)  route 6.700ns (69.654%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.074ns = ( 16.074 - 10.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.793     6.426    ddr2/ldc/clk_0
    SLICE_X68Y29         FDRE                                         r  ddr2/ldc/sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y29         FDRE (Prop_fdre_C_Q)         0.419     6.845 r  ddr2/ldc/sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.987     7.832    ddr2/ldc/sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X67Y29         LUT6 (Prop_lut6_I2_O)        0.299     8.131 r  ddr2/ldc/subfragments_bankmachine3_state[2]_i_13/O
                         net (fo=1, routed)           0.000     8.131    ddr2/ldc/subfragments_bankmachine3_state[2]_i_13_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.681 r  ddr2/ldc/subfragments_bankmachine3_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.681    ddr2/ldc/subfragments_bankmachine3_state_reg[2]_i_8_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.952 r  ddr2/ldc/subfragments_bankmachine3_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.898     9.850    ddr2/ldc/sdram_bankmachine3_row_hit
    SLICE_X71Y26         LUT6 (Prop_lut6_I1_O)        0.373    10.223 r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_9/O
                         net (fo=5, routed)           0.675    10.897    ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_9_n_0
    SLICE_X72Y26         LUT5 (Prop_lut5_I0_O)        0.124    11.021 f  ddr2/ldc/sdram_choose_req_grant[2]_i_15/O
                         net (fo=9, routed)           0.852    11.874    ddr2/ldc/sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X72Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.998 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    11.998    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X72Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    12.210 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.652    12.862    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X74Y25         LUT6 (Prop_lut6_I5_O)        0.299    13.161 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.127    14.287    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.411 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.793    15.205    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.329 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.716    16.045    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.674    16.074    ddr2/ldc/clk_0
    SLICE_X62Y40         FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.319    16.394    
                         clock uncertainty           -0.057    16.337    
    SLICE_X62Y40         FDRE (Setup_fdre_C_CE)      -0.169    16.168    ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                         -16.045    
  -------------------------------------------------------------------
                         slack                                  0.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.085%)  route 0.250ns (63.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.622     1.902    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     2.043 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/Q
                         net (fo=2, routed)           0.250     2.293    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[52]
    SLICE_X56Y22         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.892     2.452    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X56Y22         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]/C
                         clock pessimism             -0.289     2.163    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.076     2.239    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.924%)  route 0.227ns (58.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.624     1.904    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X50Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.164     2.068 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/Q
                         net (fo=2, routed)           0.227     2.295    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q[58]
    SLICE_X55Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.896     2.456    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X55Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]/C
                         clock pessimism             -0.289     2.167    
    SLICE_X55Y32         FDCE (Hold_fdce_C_D)         0.071     2.238    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.630     1.910    ddr2/ldc/clk_0
    SLICE_X71Y34         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.292    ddr2/ldc/storage_3_reg_0_15_12_17/ADDRD0
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.904     2.464    ddr2/ldc/storage_3_reg_0_15_12_17/WCLK
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.541     1.923    
    SLICE_X70Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.233    ddr2/ldc/storage_3_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.630     1.910    ddr2/ldc/clk_0
    SLICE_X71Y34         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.292    ddr2/ldc/storage_3_reg_0_15_12_17/ADDRD0
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.904     2.464    ddr2/ldc/storage_3_reg_0_15_12_17/WCLK
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.541     1.923    
    SLICE_X70Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.233    ddr2/ldc/storage_3_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.630     1.910    ddr2/ldc/clk_0
    SLICE_X71Y34         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.292    ddr2/ldc/storage_3_reg_0_15_12_17/ADDRD0
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.904     2.464    ddr2/ldc/storage_3_reg_0_15_12_17/WCLK
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.541     1.923    
    SLICE_X70Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.233    ddr2/ldc/storage_3_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.630     1.910    ddr2/ldc/clk_0
    SLICE_X71Y34         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.292    ddr2/ldc/storage_3_reg_0_15_12_17/ADDRD0
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.904     2.464    ddr2/ldc/storage_3_reg_0_15_12_17/WCLK
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.541     1.923    
    SLICE_X70Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.233    ddr2/ldc/storage_3_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.630     1.910    ddr2/ldc/clk_0
    SLICE_X71Y34         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.292    ddr2/ldc/storage_3_reg_0_15_12_17/ADDRD0
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.904     2.464    ddr2/ldc/storage_3_reg_0_15_12_17/WCLK
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.541     1.923    
    SLICE_X70Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.233    ddr2/ldc/storage_3_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.630     1.910    ddr2/ldc/clk_0
    SLICE_X71Y34         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.292    ddr2/ldc/storage_3_reg_0_15_12_17/ADDRD0
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.904     2.464    ddr2/ldc/storage_3_reg_0_15_12_17/WCLK
    SLICE_X70Y34         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.541     1.923    
    SLICE_X70Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.233    ddr2/ldc/storage_3_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.630     1.910    ddr2/ldc/clk_0
    SLICE_X71Y34         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.292    ddr2/ldc/storage_3_reg_0_15_12_17/ADDRD0
    SLICE_X70Y34         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.904     2.464    ddr2/ldc/storage_3_reg_0_15_12_17/WCLK
    SLICE_X70Y34         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.541     1.923    
    SLICE_X70Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.233    ddr2/ldc/storage_3_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.630     1.910    ddr2/ldc/clk_0
    SLICE_X71Y34         FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_fdre_C_Q)         0.141     2.051 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.292    ddr2/ldc/storage_3_reg_0_15_12_17/ADDRD0
    SLICE_X70Y34         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.904     2.464    ddr2/ldc/storage_3_reg_0_15_12_17/WCLK
    SLICE_X70Y34         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.541     1.923    
    SLICE_X70Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.233    ddr2/ldc/storage_3_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y20    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y21    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y21    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7     ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6     ddr2/ldc/mem_1_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y39    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y35    ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y35    ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y35    ddr2/ldc/storage_2_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y35    ddr2/ldc/storage_2_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y35    ddr2/ldc/storage_2_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y35    ddr2/ldc/storage_2_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y35    ddr2/ldc/storage_2_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y35    ddr2/ldc/storage_2_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :         1259  Failing Endpoints,  Worst Slack       -1.713ns,  Total Violation     -842.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.713ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.658ns  (logic 3.328ns (15.366%)  route 18.330ns (84.634%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.878ns = ( 29.878 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.618    28.951    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.075 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.732    30.808    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124    30.932 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[57]_i_1__0/O
                         net (fo=1, routed)           1.027    31.958    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/bp1_in[57]
    SLICE_X32Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.681    29.878    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X32Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[57]/C
                         clock pessimism              0.472    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)       -0.043    30.245    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[57]
  -------------------------------------------------------------------
                         required time                         30.245    
                         arrival time                         -31.958    
  -------------------------------------------------------------------
                         slack                                 -1.713    

Slack (VIOLATED) :        -1.667ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.608ns  (logic 3.328ns (15.402%)  route 18.280ns (84.598%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.878ns = ( 29.878 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.618    28.951    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.075 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.837    30.913    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X32Y25         LUT5 (Prop_lut5_I2_O)        0.124    31.037 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[61]_i_1__0/O
                         net (fo=1, routed)           0.871    31.908    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/bp1_in[61]
    SLICE_X32Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.681    29.878    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X32Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[61]/C
                         clock pessimism              0.472    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)       -0.047    30.241    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         30.241    
                         arrival time                         -31.908    
  -------------------------------------------------------------------
                         slack                                 -1.667    

Slack (VIOLATED) :        -1.616ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.404ns  (logic 3.328ns (15.549%)  route 18.076ns (84.451%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.883ns = ( 29.883 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.579    28.913    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X45Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.037 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.111    30.148    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X44Y35         LUT3 (Prop_lut3_I1_O)        0.124    30.272 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.432    31.704    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X19Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.686    29.883    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X19Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[41]/C
                         clock pessimism              0.472    30.355    
                         clock uncertainty           -0.062    30.293    
    SLICE_X19Y43         FDCE (Setup_fdce_C_CE)      -0.205    30.088    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[41]
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                         -31.704    
  -------------------------------------------------------------------
                         slack                                 -1.616    

Slack (VIOLATED) :        -1.616ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.404ns  (logic 3.328ns (15.549%)  route 18.076ns (84.451%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.883ns = ( 29.883 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.579    28.913    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X45Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.037 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.111    30.148    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X44Y35         LUT3 (Prop_lut3_I1_O)        0.124    30.272 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.432    31.704    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X19Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.686    29.883    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X19Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.472    30.355    
                         clock uncertainty           -0.062    30.293    
    SLICE_X19Y43         FDCE (Setup_fdce_C_CE)      -0.205    30.088    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                         -31.704    
  -------------------------------------------------------------------
                         slack                                 -1.616    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.563ns  (logic 3.328ns (15.434%)  route 18.235ns (84.566%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.865ns = ( 29.865 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.579    28.913    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X45Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.037 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.867    30.904    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X18Y24         LUT6 (Prop_lut6_I2_O)        0.124    31.028 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[0]_i_1__6/O
                         net (fo=1, routed)           0.836    31.863    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/bp2_in[0]
    SLICE_X30Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.668    29.865    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.472    30.337    
                         clock uncertainty           -0.062    30.275    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)       -0.016    30.259    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         30.259    
                         arrival time                         -31.863    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.574ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.361ns  (logic 3.328ns (15.580%)  route 18.033ns (84.420%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.882ns = ( 29.882 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.579    28.913    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X45Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.037 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.111    30.148    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X44Y35         LUT3 (Prop_lut3_I1_O)        0.124    30.272 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.389    31.661    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X23Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.685    29.882    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X23Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[31]/C
                         clock pessimism              0.472    30.354    
                         clock uncertainty           -0.062    30.292    
    SLICE_X23Y42         FDCE (Setup_fdce_C_CE)      -0.205    30.087    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                         -31.661    
  -------------------------------------------------------------------
                         slack                                 -1.574    

Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.353ns  (logic 3.328ns (15.586%)  route 18.025ns (84.414%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.879ns = ( 29.879 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.579    28.913    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X45Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.037 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.111    30.148    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X44Y35         LUT3 (Prop_lut3_I1_O)        0.124    30.272 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.381    31.653    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X20Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.682    29.879    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X20Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.472    30.351    
                         clock uncertainty           -0.062    30.289    
    SLICE_X20Y37         FDCE (Setup_fdce_C_CE)      -0.205    30.084    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         30.084    
                         arrival time                         -31.653    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.538ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.486ns  (logic 3.328ns (15.489%)  route 18.158ns (84.511%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.878ns = ( 29.878 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.618    28.951    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.075 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.646    30.721    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X35Y26         LUT5 (Prop_lut5_I2_O)        0.124    30.845 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[60]_i_1__0/O
                         net (fo=1, routed)           0.941    31.786    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/bp1_in[60]
    SLICE_X36Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.681    29.878    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X36Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[60]/C
                         clock pessimism              0.472    30.350    
                         clock uncertainty           -0.062    30.288    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)       -0.040    30.248    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[60]
  -------------------------------------------------------------------
                         required time                         30.248    
                         arrival time                         -31.786    
  -------------------------------------------------------------------
                         slack                                 -1.538    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.501ns  (logic 3.328ns (15.478%)  route 18.173ns (84.522%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.872ns = ( 29.872 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.618    28.951    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.075 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.704    30.779    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X36Y24         LUT5 (Prop_lut5_I2_O)        0.124    30.903 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[13]_i_1__3/O
                         net (fo=1, routed)           0.898    31.802    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/pc1_in[13]
    SLICE_X38Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.675    29.872    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X38Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.472    30.344    
                         clock uncertainty           -0.062    30.282    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)       -0.013    30.269    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         30.269    
                         arrival time                         -31.802    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.489ns  (logic 3.328ns (15.487%)  route 18.161ns (84.513%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.875ns = ( 29.875 - 20.000 ) 
    Source Clock Delay      (SCD):    10.301ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.639    10.301    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X37Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.456    10.757 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          0.961    11.718    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.842 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.811    12.653    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.777 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.457    13.234    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.358 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.161    14.518    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.124    14.642 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[56]_i_1__5/O
                         net (fo=4, routed)           0.609    15.252    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.376 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    15.376    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.908 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           1.421    17.329    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.453 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           1.043    18.496    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    18.620 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.334    19.954    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_5
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.153    20.107 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[8]_i_10__2/O
                         net (fo=8, routed)           0.977    21.085    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_12
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.327    21.412 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4/O
                         net (fo=6, routed)           1.055    22.466    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[17]_i_4__4_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.590 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0/O
                         net (fo=2, routed)           0.585    23.176    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[18]_i_6__0_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.300 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           1.365    24.665    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    24.789 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9/O
                         net (fo=1, routed)           0.922    25.711    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_9_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I3_O)        0.124    25.835 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_4/O
                         net (fo=5, routed)           1.406    27.242    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_36
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    27.366 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
                         net (fo=137, routed)         0.844    28.210    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    28.334 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.618    28.951    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    29.075 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.708    30.783    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X36Y24         LUT5 (Prop_lut5_I2_O)        0.124    30.907 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[17]_i_1__3/O
                         net (fo=1, routed)           0.882    31.789    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/pc1_in[17]
    SLICE_X30Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.678    29.875    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y35         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.472    30.347    
                         clock uncertainty           -0.062    30.285    
    SLICE_X30Y35         FDCE (Setup_fdce_C_D)       -0.013    30.272    swervolf/swerv_eh1/swerv/dec/instbuff/pc1ff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         30.272    
                         arrival time                         -31.789    
  -------------------------------------------------------------------
                         slack                                 -1.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.458%)  route 0.246ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.564     3.211    swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y54         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.141     3.352 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.246     3.598    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X53Y52         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.833     4.094    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y52         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism             -0.618     3.475    
    SLICE_X53Y52         FDCE (Hold_fdce_C_D)         0.070     3.545    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.545    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.181%)  route 0.186ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.653     3.301    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47         FDCE (Prop_fdce_C_Q)         0.141     3.442 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/Q
                         net (fo=4, routed)           0.186     3.627    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[34]
    SLICE_X72Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.866     4.127    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/C
                         clock pessimism             -0.618     3.508    
    SLICE_X72Y50         FDCE (Hold_fdce_C_D)         0.066     3.574    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.815%)  route 0.210ns (62.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.563     3.210    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y53         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.128     3.338 r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.210     3.549    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[4]_1
    SLICE_X53Y55         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.832     4.093    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y55         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism             -0.618     3.474    
    SLICE_X53Y55         FDCE (Hold_fdce_C_D)         0.021     3.495    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.577%)  route 0.213ns (62.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.562     3.209    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y57         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.128     3.337 r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.213     3.550    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[8]_1
    SLICE_X53Y57         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.831     4.092    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y57         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -0.618     3.473    
    SLICE_X53Y57         FDCE (Hold_fdce_C_D)         0.017     3.490    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.426%)  route 0.236ns (62.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.093ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.564     3.211    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y55         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.141     3.352 r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[1]/Q
                         net (fo=3, routed)           0.236     3.588    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/i0_pc_e2_0[1]
    SLICE_X53Y55         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.832     4.093    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y55         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism             -0.618     3.474    
    SLICE_X53Y55         FDCE (Hold_fdce_C_D)         0.046     3.520    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.613%)  route 0.198ns (58.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.629     3.277    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.141     3.418 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.198     3.616    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[20]_9
    SLICE_X55Y52         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.833     4.094    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y52         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism             -0.618     3.475    
    SLICE_X55Y52         FDCE (Hold_fdce_C_D)         0.070     3.545    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.545    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.130%)  route 0.235ns (58.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.623     3.271    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X46Y31         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164     3.435 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]/Q
                         net (fo=2, routed)           0.235     3.670    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][22]
    SLICE_X53Y32         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.894     4.155    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y32         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]/C
                         clock pessimism             -0.622     3.533    
    SLICE_X53Y32         FDCE (Hold_fdce_C_D)         0.066     3.599    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][22]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.482%)  route 0.256ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.561     3.208    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y57         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDCE (Prop_fdce_C_Q)         0.141     3.349 r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[4]/Q
                         net (fo=2, routed)           0.256     3.606    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dec_i0_pc_e3[5]
    SLICE_X50Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.829     4.090    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism             -0.618     3.471    
    SLICE_X50Y62         FDCE (Hold_fdce_C_D)         0.063     3.534    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.183%)  route 0.260ns (64.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.624     3.272    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X48Y17         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDCE (Prop_fdce_C_Q)         0.141     3.413 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/Q
                         net (fo=2, routed)           0.260     3.673    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[burst_n_0_][0]
    SLICE_X52Y15         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.896     4.157    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X52Y15         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/C
                         clock pessimism             -0.622     3.535    
    SLICE_X52Y15         FDCE (Hold_fdce_C_D)         0.066     3.601    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/trap_e3ff/genblock.dff/dffs/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.241%)  route 0.224ns (57.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.630     3.278    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     3.442 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.224     3.666    swervolf/swerv_eh1/swerv/dec/decode/trap_e3ff/genblock.dff/dffs/dout_reg[23]_1
    SLICE_X54Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e3ff/genblock.dff/dffs/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.903     4.164    swervolf/swerv_eh1/swerv/dec/decode/trap_e3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X54Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e3ff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism             -0.622     3.542    
    SLICE_X54Y49         FDCE (Hold_fdce_C_D)         0.052     3.594    swervolf/swerv_eh1/swerv/dec/decode/trap_e3ff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y58    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y58    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y8     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y8     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y28    swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y28    swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y26    swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y26    swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y130   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y130   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y115   swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y115   swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y115   swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y129   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.593ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.518ns (42.285%)  route 0.707ns (57.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 103.166 - 100.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.697     3.632    tap/dmi_tck
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     4.150 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.707     4.857    tap/dmi[7]
    SLICE_X8Y120         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.500   103.166    tap/dmi_tck
    SLICE_X8Y120         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.347   103.513    
                         clock uncertainty           -0.035   103.478    
    SLICE_X8Y120         FDSE (Setup_fdse_C_D)       -0.028   103.450    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        103.450    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 98.593    

Slack (MET) :             98.622ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.518ns (39.969%)  route 0.778ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.697     3.632    tap/dmi_tck
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     4.150 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.778     4.928    tap/dmi[26]
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.579   103.245    tap/dmi_tck
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.387   103.632    
                         clock uncertainty           -0.035   103.597    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)       -0.047   103.550    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        103.550    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 98.622    

Slack (MET) :             98.674ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.794%)  route 0.613ns (56.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.697     3.632    tap/dmi_tck
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     4.110 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.613     4.724    tap/dmi[9]
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.579   103.245    tap/dmi_tck
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.387   103.632    
                         clock uncertainty           -0.035   103.597    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)       -0.199   103.398    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        103.398    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 98.674    

Slack (MET) :             98.746ns  (required time - arrival time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.518ns (46.426%)  route 0.598ns (53.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 103.243 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.628    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     4.146 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.598     4.744    tap/dmi[16]
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.577   103.243    tap/dmi_tck
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism              0.363   103.606    
                         clock uncertainty           -0.035   103.571    
    SLICE_X3Y123         FDRE (Setup_fdre_C_D)       -0.081   103.490    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                        103.490    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                 98.746    

Slack (MET) :             98.761ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.719%)  route 0.640ns (55.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 103.243 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.628    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     4.146 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.640     4.786    tap/dmi[18]
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.577   103.243    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.385   103.628    
                         clock uncertainty           -0.035   103.593    
    SLICE_X2Y123         FDRE (Setup_fdre_C_D)       -0.045   103.548    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        103.548    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 98.761    

Slack (MET) :             98.787ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.449%)  route 0.524ns (55.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 103.245 - 100.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.697     3.632    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.419     4.051 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.524     4.575    tap/dmi[31]
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.579   103.245    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.387   103.632    
                         clock uncertainty           -0.035   103.597    
    SLICE_X7Y120         FDRE (Setup_fdre_C_D)       -0.235   103.362    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.362    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                 98.787    

Slack (MET) :             98.790ns  (required time - arrival time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 103.244 - 100.000 ) 
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.694     3.629    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     4.147 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.612     4.759    tap/dmi[12]
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.578   103.244    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism              0.385   103.629    
                         clock uncertainty           -0.035   103.594    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)       -0.045   103.549    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                        103.549    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 98.790    

Slack (MET) :             98.790ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 103.166 - 100.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.619     3.554    tap/dmi_tck
    SLICE_X8Y120         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDSE (Prop_fdse_C_Q)         0.518     4.072 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.612     4.684    tap/dmi[5]
    SLICE_X8Y120         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.500   103.166    tap/dmi_tck
    SLICE_X8Y120         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.388   103.554    
                         clock uncertainty           -0.035   103.519    
    SLICE_X8Y120         FDSE (Setup_fdse_C_D)       -0.045   103.474    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.474    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 98.790    

Slack (MET) :             98.793ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.125%)  route 0.626ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 103.241 - 100.000 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.692     3.627    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456     4.083 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.626     4.710    tap/dmi[21]
    SLICE_X5Y123         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.575   103.241    tap/dmi_tck
    SLICE_X5Y123         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.364   103.605    
                         clock uncertainty           -0.035   103.570    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)       -0.067   103.503    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        103.503    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 98.793    

Slack (MET) :             98.804ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 103.243 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.839     1.839    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.935 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.628    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     4.146 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.612     4.758    tap/dmi[17]
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.575   101.575    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.666 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.577   103.243    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.385   103.628    
                         clock uncertainty           -0.035   103.593    
    SLICE_X2Y123         FDRE (Setup_fdre_C_D)       -0.031   103.562    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.562    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                 98.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.329    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.128     1.457 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.054     1.511    tap/dmi[2]
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     1.717    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.388     1.329    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)        -0.008     1.321    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.326    tap/dmi_tck
    SLICE_X5Y123         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.467 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.169     1.636    tap/dmi[20]
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.857     1.716    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.353     1.363    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.063     1.426    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.329    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.128     1.457 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.119     1.576    tap/dmi[3]
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     1.717    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.388     1.329    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.022     1.351    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.588     1.327    tap/dmi_tck
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.172     1.640    tap/dmi[14]
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.859     1.718    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism             -0.376     1.342    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.063     1.405    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.183%)  route 0.176ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.329    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.493 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.176     1.669    tap/dmi[10]
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     1.717    tap/dmi_tck
    SLICE_X6Y120         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.353     1.364    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.060     1.424    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.350%)  route 0.112ns (46.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.329    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.128     1.457 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.112     1.569    tap/dmi[30]
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     1.717    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism             -0.388     1.329    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)        -0.006     1.323    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.587     1.326    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.467 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.179     1.646    tap/dmi[24]
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.854     1.713    tap/dmi_tck
    SLICE_X4Y123         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism             -0.387     1.326    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070     1.396    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.329    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.164     1.634    tap/dmi[28]
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     1.717    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.388     1.329    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.047     1.376    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.717%)  route 0.239ns (59.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.562     1.301    tap/dmi_tck
    SLICE_X8Y120         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDSE (Prop_fdse_C_Q)         0.164     1.465 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.239     1.704    tap/dmi[4]
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     1.717    tap/dmi_tck
    SLICE_X7Y120         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.353     1.364    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.078     1.442    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.591%)  route 0.198ns (58.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.713     0.713    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.588     1.327    tap/dmi_tck
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.198     1.666    tap/dmi[15]
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.829     0.829    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.857     1.716    tap/dmi_tck
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.389     1.327    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.070     1.397    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X8Y120   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y122   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y122   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y122   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y122   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y123   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y123   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y123   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y123   tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y123   tap/dmi_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y123   tap/dmi_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[19]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X8Y120   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y122   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y122   tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y122   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X8Y120   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y122   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y122   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y122   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y122   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y123   tap/dmi_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y123   tap/dmi_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.898ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.419ns (24.587%)  route 1.285ns (75.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.218ns = ( 103.218 - 100.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.800     3.589    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.419     4.008 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.285     5.293    tap/dtmcs[2]
    SLICE_X49Y45         FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.675   103.218    tap/dtmcs_tck
    SLICE_X49Y45         FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.262   103.480    
                         clock uncertainty           -0.035   103.445    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)       -0.254   103.191    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.191    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 97.898    

Slack (MET) :             97.904ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.609ns (29.505%)  route 1.455ns (70.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 103.215 - 100.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.592    tap/dtmcs_tck
    SLICE_X51Y46         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     4.048 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.455     5.503    tap/dtmcs[34]
    SLICE_X60Y48         LUT3 (Prop_lut3_I2_O)        0.153     5.656 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.656    tap/dtmcs[33]_i_2_n_0
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.215    tap/dtmcs_tck
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.262   103.477    
                         clock uncertainty           -0.035   103.442    
    SLICE_X60Y48         FDRE (Setup_fdre_C_D)        0.118   103.560    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.560    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 97.904    

Slack (MET) :             97.913ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.718ns (34.470%)  route 1.365ns (65.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.592    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.419     4.011 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           1.365     5.376    tap/dtmcs[20]
    SLICE_X63Y45         LUT3 (Prop_lut3_I2_O)        0.299     5.675 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     5.675    tap/dtmcs[19]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.216    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.376   103.592    
                         clock uncertainty           -0.035   103.557    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.031   103.588    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.588    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                 97.913    

Slack (MET) :             98.048ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.718ns (36.861%)  route 1.230ns (63.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.804     3.593    tap/dtmcs_tck
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.419     4.012 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.230     5.242    tap/dtmcs[25]
    SLICE_X63Y48         LUT3 (Prop_lut3_I2_O)        0.299     5.541 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     5.541    tap/dtmcs[24]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.674   103.217    tap/dtmcs_tck
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.376   103.593    
                         clock uncertainty           -0.035   103.558    
    SLICE_X63Y48         FDRE (Setup_fdre_C_D)        0.031   103.589    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.589    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                 98.048    

Slack (MET) :             98.055ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.747ns (38.539%)  route 1.191ns (61.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 103.213 - 100.000 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.804     3.593    tap/dtmcs_tck
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.419     4.012 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           1.191     5.203    tap/dtmcs[3]
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.328     5.531 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.531    tap/dtmcs[2]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.670   103.213    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.334   103.547    
                         clock uncertainty           -0.035   103.512    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.075   103.587    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.587    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                 98.055    

Slack (MET) :             98.202ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.419ns (27.889%)  route 1.083ns (72.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.800     3.589    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.419     4.008 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.083     5.091    tap/dtmcs[9]
    SLICE_X63Y47         FDRE                                         r  tap/dtmcs_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.674   103.217    tap/dtmcs_tck
    SLICE_X63Y47         FDRE                                         r  tap/dtmcs_r_reg[9]/C
                         clock pessimism              0.334   103.551    
                         clock uncertainty           -0.035   103.516    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)       -0.222   103.294    tap/dtmcs_r_reg[9]
  -------------------------------------------------------------------
                         required time                        103.294    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 98.202    

Slack (MET) :             98.221ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.746ns (41.965%)  route 1.032ns (58.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.592    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.419     4.011 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           1.032     5.043    tap/dtmcs[6]
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.327     5.370 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     5.370    tap/dtmcs[5]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.674   103.217    tap/dtmcs_tck
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.334   103.551    
                         clock uncertainty           -0.035   103.516    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.075   103.591    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        103.591    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                 98.221    

Slack (MET) :             98.240ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.419ns (28.690%)  route 1.041ns (71.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.592    tap/dtmcs_tck
    SLICE_X51Y46         FDRE                                         r  tap/dtmcs_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.419     4.011 r  tap/dtmcs_reg[38]/Q
                         net (fo=2, routed)           1.041     5.053    tap/dtmcs[38]
    SLICE_X51Y46         FDRE                                         r  tap/dtmcs_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.216    tap/dtmcs_tck
    SLICE_X51Y46         FDRE                                         r  tap/dtmcs_reg[37]/C
                         clock pessimism              0.376   103.592    
                         clock uncertainty           -0.035   103.557    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)       -0.264   103.293    tap/dtmcs_reg[37]
  -------------------------------------------------------------------
                         required time                        103.293    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                 98.240    

Slack (MET) :             98.451ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.711ns (45.879%)  route 0.839ns (54.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.800     3.589    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.419     4.008 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           0.839     4.847    tap/dtmcs[9]
    SLICE_X63Y45         LUT3 (Prop_lut3_I2_O)        0.292     5.139 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.139    tap/dtmcs[8]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.216    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.334   103.550    
                         clock uncertainty           -0.035   103.515    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.075   103.590    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.590    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                 98.451    

Slack (MET) :             98.460ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.774ns (48.875%)  route 0.810ns (51.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 103.215 - 100.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.802     3.591    tap/dtmcs_tck
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.478     4.069 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           0.810     4.879    tap/dtmcs[33]
    SLICE_X60Y48         LUT3 (Prop_lut3_I2_O)        0.296     5.175 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     5.175    tap/dtmcs[32]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.215    tap/dtmcs_tck
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.376   103.591    
                         clock uncertainty           -0.035   103.556    
    SLICE_X60Y48         FDRE (Setup_fdre_C_D)        0.079   103.635    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        103.635    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 98.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.840%)  route 0.274ns (68.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.297    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.128     1.425 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.274     1.699    tap/dtmcs[2]
    SLICE_X51Y43         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.678    tap/dtmcs_tck
    SLICE_X51Y43         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism             -0.116     1.562    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.017     1.579    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.830%)  route 0.064ns (31.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.300    tap/dtmcs_tck
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.141     1.441 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.064     1.505    tap/dtmcs[18]
    SLICE_X65Y44         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.683    tap/dtmcs_tck
    SLICE_X65Y44         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.370     1.313    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.047     1.360    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.562%)  route 0.127ns (47.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.300    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.441 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.127     1.568    tap/dtmcs[7]
    SLICE_X65Y44         FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.683    tap/dtmcs_tck
    SLICE_X65Y44         FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.345     1.338    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.078     1.416    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.297    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.438 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.123     1.561    tap/dtmcs[10]
    SLICE_X59Y43         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.905     1.680    tap/dtmcs_tck
    SLICE_X59Y43         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.366     1.314    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.070     1.384    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.297    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.438 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           0.123     1.561    tap/dtmcs[11]
    SLICE_X59Y43         FDRE                                         r  tap/dtmcs_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.905     1.680    tap/dtmcs_tck
    SLICE_X59Y43         FDRE                                         r  tap/dtmcs_r_reg[11]/C
                         clock pessimism             -0.366     1.314    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.066     1.380    tap/dtmcs_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.633     1.301    tap/dtmcs_tck
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.128     1.429 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.073     1.502    tap/dtmcs[26]
    SLICE_X62Y48         FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.683    tap/dtmcs_tck
    SLICE_X62Y48         FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism             -0.369     1.314    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.007     1.321    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.316%)  route 0.129ns (47.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.633     1.301    tap/dtmcs_tck
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.442 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.129     1.570    tap/dtmcs[22]
    SLICE_X62Y48         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.683    tap/dtmcs_tck
    SLICE_X62Y48         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.369     1.314    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.075     1.389    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.072%)  route 0.130ns (47.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.297    tap/dtmcs_tck
    SLICE_X51Y46         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.438 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.130     1.568    tap/dtmcs[34]
    SLICE_X51Y44         FDRE                                         r  tap/dtmcs_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.903     1.678    tap/dtmcs_tck
    SLICE_X51Y44         FDRE                                         r  tap/dtmcs_r_reg[34]/C
                         clock pessimism             -0.365     1.313    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.070     1.383    tap/dtmcs_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.631     1.299    tap/dtmcs_tck
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.148     1.447 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.074     1.521    tap/dtmcs[31]
    SLICE_X61Y48         FDRE                                         r  tap/dtmcs_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.906     1.681    tap/dtmcs_tck
    SLICE_X61Y48         FDRE                                         r  tap/dtmcs_r_reg[31]/C
                         clock pessimism             -0.369     1.312    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.018     1.330    tap/dtmcs_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.633     1.301    tap/dtmcs_tck
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.442 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.128     1.570    tap/dtmcs[24]
    SLICE_X62Y48         FDRE                                         r  tap/dtmcs_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.683    tap/dtmcs_tck
    SLICE_X62Y48         FDRE                                         r  tap/dtmcs_r_reg[24]/C
                         clock pessimism             -0.369     1.314    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.063     1.377    tap/dtmcs_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y45   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y43   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y43   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X61Y42   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y43   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y43   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X63Y47   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X63Y47   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y44   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y43   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y43   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y48   tap/dtmcs_r_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y48   tap/dtmcs_r_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y45   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y45   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y42   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y43   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X60Y43   tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.073    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.197 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.197    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.086    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.086    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.738    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.501    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_31_5_clk_315

Setup :         1196  Failing Endpoints,  Worst Slack      -17.981ns,  Total Violation   -19207.368ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.981ns  (required time - arrival time)
  Source:                 swervolf/vga/RegPixelAddress_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.257ns  (logic 0.704ns (16.536%)  route 3.553ns (83.464%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -13.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.895ns = ( 1457.423 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.262ns = ( 1470.262 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.601  1470.262    swervolf/vga/clk_core_BUFG
    SLICE_X68Y126        FDRE                                         r  swervolf/vga/RegPixelAddress_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456  1470.718 f  swervolf/vga/RegPixelAddress_reg[12]/Q
                         net (fo=5, routed)           1.055  1471.773    swervolf/vga/RegPixelAddress_reg_n_0_[12]
    SLICE_X71Y114        LUT3 (Prop_lut3_I2_O)        0.124  1471.897 f  swervolf/vga/Memory[1]_i_6/O
                         net (fo=28, routed)          1.348  1473.245    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X63Y128        LUT5 (Prop_lut5_I2_O)        0.124  1473.369 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__16/O
                         net (fo=1, routed)           1.150  1474.519    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y28         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.537  1457.423    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.423    
                         clock uncertainty           -0.441  1456.981    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.538    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.538    
                         arrival time                       -1474.519    
  -------------------------------------------------------------------
                         slack                                -17.981    

Slack (VIOLATED) :        -17.933ns  (required time - arrival time)
  Source:                 swervolf/vga/RegPixelAddress_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.383ns  (logic 0.704ns (16.061%)  route 3.679ns (83.939%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -12.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 1457.596 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.262ns = ( 1470.262 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.601  1470.262    swervolf/vga/clk_core_BUFG
    SLICE_X68Y126        FDRE                                         r  swervolf/vga/RegPixelAddress_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456  1470.718 r  swervolf/vga/RegPixelAddress_reg[12]/Q
                         net (fo=5, routed)           1.055  1471.773    swervolf/vga/RegPixelAddress_reg_n_0_[12]
    SLICE_X71Y114        LUT3 (Prop_lut3_I2_O)        0.124  1471.897 r  swervolf/vga/Memory[1]_i_6/O
                         net (fo=28, routed)          1.569  1473.466    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X70Y137        LUT5 (Prop_lut5_I3_O)        0.124  1473.590 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__15/O
                         net (fo=1, routed)           1.055  1474.645    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y31         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.711  1457.596    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.596    
                         clock uncertainty           -0.441  1457.155    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.712    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.712    
                         arrival time                       -1474.645    
  -------------------------------------------------------------------
                         slack                                -17.933    

Slack (VIOLATED) :        -17.780ns  (required time - arrival time)
  Source:                 swervolf/vga/FrameSelect_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.140ns  (logic 0.704ns (17.003%)  route 3.436ns (82.997%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -13.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.801ns = ( 1457.516 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.272ns = ( 1470.272 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.611  1470.272    swervolf/vga/clk_core_BUFG
    SLICE_X68Y116        FDCE                                         r  swervolf/vga/FrameSelect_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDCE (Prop_fdce_C_Q)         0.456  1470.728 r  swervolf/vga/FrameSelect_reg_replica/Q
                         net (fo=16, routed)          0.672  1471.400    swervolf/vga/FrameSelect_repN
    SLICE_X68Y116        LUT3 (Prop_lut3_I1_O)        0.124  1471.524 f  swervolf/vga/Memory[1]_i_2/O
                         net (fo=28, routed)          1.535  1473.060    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ENA
    SLICE_X78Y97         LUT3 (Prop_lut3_I2_O)        0.124  1473.184 f  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.229  1474.412    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_7
    RAMB36_X3Y14         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.631  1457.516    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000  1457.516    
                         clock uncertainty           -0.441  1457.075    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.632    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       1456.632    
                         arrival time                       -1474.412    
  -------------------------------------------------------------------
                         slack                                -17.780    

Slack (VIOLATED) :        -17.774ns  (required time - arrival time)
  Source:                 swervolf/vga/FrameSelect_reg_replica_15/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.254ns  (logic 0.704ns (16.550%)  route 3.550ns (83.450%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -12.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.681ns = ( 1457.636 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.272ns = ( 1470.272 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.611  1470.272    swervolf/vga/clk_core_BUFG
    SLICE_X68Y116        FDCE                                         r  swervolf/vga/FrameSelect_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDCE (Prop_fdce_C_Q)         0.456  1470.728 r  swervolf/vga/FrameSelect_reg_replica_15/Q
                         net (fo=25, routed)          0.627  1471.355    swervolf/vga/FrameSelect_repN_15
    SLICE_X68Y114        LUT3 (Prop_lut3_I1_O)        0.124  1471.479 r  swervolf/vga/Memory[0]_i_4/O
                         net (fo=26, routed)          2.568  1474.047    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y178        LUT5 (Prop_lut5_I4_O)        0.124  1474.171 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.355  1474.526    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[7]
    RAMB36_X2Y35         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.751  1457.636    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.636    
                         clock uncertainty           -0.441  1457.195    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.752    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.752    
                         arrival time                       -1474.526    
  -------------------------------------------------------------------
                         slack                                -17.774    

Slack (VIOLATED) :        -17.718ns  (required time - arrival time)
  Source:                 swervolf/vga/RegPixelAddress_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.087ns  (logic 0.704ns (17.226%)  route 3.383ns (82.774%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -13.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 1457.516 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.262ns = ( 1470.262 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.601  1470.262    swervolf/vga/clk_core_BUFG
    SLICE_X68Y126        FDRE                                         r  swervolf/vga/RegPixelAddress_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456  1470.718 f  swervolf/vga/RegPixelAddress_reg[12]/Q
                         net (fo=5, routed)           0.858  1471.576    swervolf/vga/RegPixelAddress_reg_n_0_[12]
    SLICE_X71Y119        LUT3 (Prop_lut3_I0_O)        0.124  1471.700 f  swervolf/vga/Memory[0]_i_5_replica_1/O
                         net (fo=15, routed)          1.397  1473.096    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Memory[0]_i_5_n_0_repN_1_alias
    SLICE_X79Y126        LUT5 (Prop_lut5_I2_O)        0.124  1473.220 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=1, routed)           1.129  1474.349    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y29         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.630  1457.516    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.516    
                         clock uncertainty           -0.441  1457.074    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.631    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.631    
                         arrival time                       -1474.349    
  -------------------------------------------------------------------
                         slack                                -17.718    

Slack (VIOLATED) :        -17.672ns  (required time - arrival time)
  Source:                 swervolf/vga/RegPixelAddress_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.040ns  (logic 0.704ns (17.425%)  route 3.336ns (82.575%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -13.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.803ns = ( 1457.515 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.262ns = ( 1470.262 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.601  1470.262    swervolf/vga/clk_core_BUFG
    SLICE_X68Y126        FDRE                                         r  swervolf/vga/RegPixelAddress_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.456  1470.718 f  swervolf/vga/RegPixelAddress_reg[12]/Q
                         net (fo=5, routed)           1.055  1471.773    swervolf/vga/RegPixelAddress_reg_n_0_[12]
    SLICE_X71Y114        LUT3 (Prop_lut3_I2_O)        0.124  1471.897 f  swervolf/vga/Memory[1]_i_6/O
                         net (fo=28, routed)          1.062  1472.959    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X76Y121        LUT5 (Prop_lut5_I3_O)        0.124  1473.083 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__14/O
                         net (fo=1, routed)           1.219  1474.302    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y28         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.629  1457.515    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y28         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.515    
                         clock uncertainty           -0.441  1457.073    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.630    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.630    
                         arrival time                       -1474.302    
  -------------------------------------------------------------------
                         slack                                -17.672    

Slack (VIOLATED) :        -17.621ns  (required time - arrival time)
  Source:                 swervolf/vga/FrameSelect_reg_replica_15/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        3.988ns  (logic 0.704ns (17.653%)  route 3.284ns (82.347%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -13.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 1457.523 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.272ns = ( 1470.272 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.611  1470.272    swervolf/vga/clk_core_BUFG
    SLICE_X68Y116        FDCE                                         r  swervolf/vga/FrameSelect_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDCE (Prop_fdce_C_Q)         0.456  1470.728 r  swervolf/vga/FrameSelect_reg_replica_15/Q
                         net (fo=25, routed)          0.550  1471.278    swervolf/vga/FrameSelect_repN_15
    SLICE_X69Y116        LUT3 (Prop_lut3_I1_O)        0.124  1471.402 f  swervolf/vga/Memory[1]_i_3/O
                         net (fo=30, routed)          1.870  1473.272    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X70Y96         LUT5 (Prop_lut5_I0_O)        0.124  1473.396 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=1, routed)           0.864  1474.260    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.638  1457.523    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.523    
                         clock uncertainty           -0.441  1457.082    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.639    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.639    
                         arrival time                       -1474.260    
  -------------------------------------------------------------------
                         slack                                -17.621    

Slack (VIOLATED) :        -17.608ns  (required time - arrival time)
  Source:                 swervolf/vga/FrameSelect_reg_replica_15/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -13.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.730ns = ( 1457.587 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.272ns = ( 1470.272 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.611  1470.272    swervolf/vga/clk_core_BUFG
    SLICE_X68Y116        FDCE                                         r  swervolf/vga/FrameSelect_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDCE (Prop_fdce_C_Q)         0.456  1470.728 r  swervolf/vga/FrameSelect_reg_replica_15/Q
                         net (fo=25, routed)          0.627  1471.355    swervolf/vga/FrameSelect_repN_15
    SLICE_X68Y114        LUT3 (Prop_lut3_I1_O)        0.124  1471.479 f  swervolf/vga/Memory[0]_i_4/O
                         net (fo=26, routed)          2.214  1473.693    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X64Y167        LUT5 (Prop_lut5_I4_O)        0.124  1473.818 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__14/O
                         net (fo=1, routed)           0.493  1474.310    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y33         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.702  1457.587    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.587    
                         clock uncertainty           -0.441  1457.146    
    RAMB36_X1Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.703    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.703    
                         arrival time                       -1474.310    
  -------------------------------------------------------------------
                         slack                                -17.608    

Slack (VIOLATED) :        -17.563ns  (required time - arrival time)
  Source:                 swervolf/vga/RegPixelAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        3.924ns  (logic 0.642ns (16.359%)  route 3.282ns (83.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -12.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.676ns = ( 1457.641 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.272ns = ( 1470.272 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.611  1470.272    swervolf/vga/clk_core_BUFG
    SLICE_X70Y116        FDRE                                         r  swervolf/vga/RegPixelAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116        FDRE (Prop_fdre_C_Q)         0.518  1470.790 r  swervolf/vga/RegPixelAddress_reg[0]/Q
                         net (fo=4, routed)           1.019  1471.809    swervolf/vga/RegPixelAddress_reg_n_0_[0]
    SLICE_X71Y129        LUT3 (Prop_lut3_I0_O)        0.124  1471.933 r  swervolf/vga/Memory[0]_i_17_replica/O
                         net (fo=5, routed)           2.263  1474.196    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/Memory[0]_i_17_n_0_repN_alias
    RAMB36_X2Y36         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.756  1457.641    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.641    
                         clock uncertainty           -0.441  1457.200    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  1456.634    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.634    
                         arrival time                       -1474.197    
  -------------------------------------------------------------------
                         slack                                -17.563    

Slack (VIOLATED) :        -17.552ns  (required time - arrival time)
  Source:                 swervolf/vga/FrameSelect_reg_replica_15/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_315 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        3.892ns  (logic 0.704ns (18.087%)  route 3.188ns (81.913%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -13.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.821ns = ( 1457.497 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.272ns = ( 1470.272 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.611  1470.272    swervolf/vga/clk_core_BUFG
    SLICE_X68Y116        FDCE                                         r  swervolf/vga/FrameSelect_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDCE (Prop_fdce_C_Q)         0.456  1470.728 r  swervolf/vga/FrameSelect_reg_replica_15/Q
                         net (fo=25, routed)          0.550  1471.278    swervolf/vga/FrameSelect_repN_15
    SLICE_X69Y116        LUT3 (Prop_lut3_I1_O)        0.124  1471.402 f  swervolf/vga/Memory[1]_i_3/O
                         net (fo=30, routed)          1.767  1473.169    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[15]
    SLICE_X71Y113        LUT5 (Prop_lut5_I0_O)        0.124  1473.293 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.871  1474.164    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[7]
    RAMB36_X2Y23         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.611  1457.497    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  1457.497    
                         clock uncertainty           -0.441  1457.055    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  1456.612    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       1456.613    
                         arrival time                       -1474.164    
  -------------------------------------------------------------------
                         slack                                -17.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.138ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.361%)  route 0.145ns (50.639%))
  Logic Levels:           0  
  Clock Path Skew:        -4.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.589     3.236    swervolf/vga/clk_core_BUFG
    SLICE_X73Y111        FDCE                                         r  swervolf/vga/RegDataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDCE (Prop_fdce_C_Q)         0.141     3.377 r  swervolf/vga/RegDataIn_reg[1]/Q
                         net (fo=1, routed)           0.145     3.522    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y22         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.898    -1.212    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.212    
                         clock uncertainty            0.441    -0.771    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.616    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.153ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.352%)  route 0.163ns (53.648%))
  Logic Levels:           0  
  Clock Path Skew:        -4.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.578     3.225    swervolf/vga/clk_core_BUFG
    SLICE_X73Y124        FDCE                                         r  swervolf/vga/RegDataIn_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDCE (Prop_fdce_C_Q)         0.141     3.366 r  swervolf/vga/RegDataIn_reg[9]/Q
                         net (fo=3, routed)           0.163     3.530    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y25         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.891    -1.219    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.219    
                         clock uncertainty            0.441    -0.778    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.623    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.154ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.150%)  route 0.165ns (53.850%))
  Logic Levels:           0  
  Clock Path Skew:        -4.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.578     3.225    swervolf/vga/clk_core_BUFG
    SLICE_X73Y124        FDCE                                         r  swervolf/vga/RegDataIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDCE (Prop_fdce_C_Q)         0.141     3.366 r  swervolf/vga/RegDataIn_reg[5]/Q
                         net (fo=3, routed)           0.165     3.531    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y25         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.891    -1.219    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.219    
                         clock uncertainty            0.441    -0.778    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.623    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.156ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.850%)  route 0.167ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        -4.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.578     3.225    swervolf/vga/clk_core_BUFG
    SLICE_X73Y124        FDCE                                         r  swervolf/vga/RegDataIn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDCE (Prop_fdce_C_Q)         0.141     3.366 r  swervolf/vga/RegDataIn_reg[7]/Q
                         net (fo=3, routed)           0.167     3.533    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y25         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.891    -1.219    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.219    
                         clock uncertainty            0.441    -0.778    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.623    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.158ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.135%)  route 0.145ns (46.865%))
  Logic Levels:           0  
  Clock Path Skew:        -4.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.564     3.211    swervolf/vga/clk_core_BUFG
    SLICE_X62Y146        FDCE                                         r  swervolf/vga/RegDataIn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y146        FDCE (Prop_fdce_C_Q)         0.164     3.375 r  swervolf/vga/RegDataIn_reg[0]_replica/Q
                         net (fo=1, routed)           0.145     3.520    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/RegDataIn_reg_n_0_[0]_repN_alias
    RAMB18_X1Y59         RAMB18E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.876    -1.234    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y59         RAMB18E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    -1.234    
                         clock uncertainty            0.441    -0.793    
    RAMB18_X1Y59         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.638    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.165ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[8]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.770%)  route 0.174ns (55.230%))
  Logic Levels:           0  
  Clock Path Skew:        -4.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.591     3.238    swervolf/vga/clk_core_BUFG
    SLICE_X72Y145        FDCE                                         r  swervolf/vga/RegDataIn_reg[8]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y145        FDCE (Prop_fdce_C_Q)         0.141     3.379 r  swervolf/vga/RegDataIn_reg[8]_replica_6/Q
                         net (fo=2, routed)           0.174     3.553    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/RegDataIn_reg_n_0_[8]_repN_6_alias
    RAMB36_X2Y28         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.903    -1.207    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.207    
                         clock uncertainty            0.441    -0.766    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.611    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.166ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[6]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.523%)  route 0.176ns (55.477%))
  Logic Levels:           0  
  Clock Path Skew:        -4.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.591     3.238    swervolf/vga/clk_core_BUFG
    SLICE_X72Y145        FDCE                                         r  swervolf/vga/RegDataIn_reg[6]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y145        FDCE (Prop_fdce_C_Q)         0.141     3.379 r  swervolf/vga/RegDataIn_reg[6]_replica_7/Q
                         net (fo=2, routed)           0.176     3.555    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/RegDataIn_reg_n_0_[6]_repN_7_alias
    RAMB36_X2Y28         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.903    -1.207    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.207    
                         clock uncertainty            0.441    -0.766    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.611    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.168ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[9]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.113%)  route 0.179ns (55.887%))
  Logic Levels:           0  
  Clock Path Skew:        -4.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.590     3.237    swervolf/vga/clk_core_BUFG
    SLICE_X72Y142        FDCE                                         r  swervolf/vga/RegDataIn_reg[9]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y142        FDCE (Prop_fdce_C_Q)         0.141     3.378 r  swervolf/vga/RegDataIn_reg[9]_replica_6/Q
                         net (fo=2, routed)           0.179     3.557    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/RegDataIn_reg_n_0_[9]_repN_6_alias
    RAMB36_X2Y28         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.903    -1.207    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.207    
                         clock uncertainty            0.441    -0.766    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.611    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.169ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[7]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.067%)  route 0.179ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        -4.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.591     3.238    swervolf/vga/clk_core_BUFG
    SLICE_X72Y143        FDCE                                         r  swervolf/vga/RegDataIn_reg[7]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDCE (Prop_fdce_C_Q)         0.141     3.379 r  swervolf/vga/RegDataIn_reg[7]_replica_5/Q
                         net (fo=2, routed)           0.179     3.558    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/RegDataIn_reg_n_0_[7]_repN_5_alias
    RAMB36_X2Y29         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.904    -1.206    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.206    
                         clock uncertainty            0.441    -0.765    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.610    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 swervolf/vga/RegDataIn_reg[8]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_315
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_315 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.906%)  route 0.180ns (56.094%))
  Logic Levels:           0  
  Clock Path Skew:        -4.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.591     3.238    swervolf/vga/clk_core_BUFG
    SLICE_X72Y145        FDCE                                         r  swervolf/vga/RegDataIn_reg[8]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y145        FDCE (Prop_fdce_C_Q)         0.141     3.379 r  swervolf/vga/RegDataIn_reg[8]_replica_6/Q
                         net (fo=2, routed)           0.180     3.560    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/RegDataIn_reg_n_0_[8]_repN_6_alias
    RAMB36_X2Y29         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         0.904    -1.206    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    -1.206    
                         clock uncertainty            0.441    -0.765    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.610    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  4.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.456ns (10.026%)  route 4.092ns (89.974%))
  Logic Levels:           0  
  Clock Path Skew:        -4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    10.377ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X77Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y53         FDCE (Prop_fdce_C_Q)         0.456    10.833 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          4.092    14.925    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X62Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.671    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X62Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.303    
                         clock uncertainty           -0.172    16.131    
    SLICE_X62Y14         FDCE (Setup_fdce_C_D)       -0.059    16.072    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.718ns (35.085%)  route 1.328ns (64.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 16.006 - 10.000 ) 
    Source Clock Delay      (SCD):    10.379ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.717    10.379    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X81Y64         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDRE (Prop_fdre_C_Q)         0.419    10.798 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][49]/Q
                         net (fo=1, routed)           1.328    12.126    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][49]
    SLICE_X83Y63         LUT4 (Prop_lut4_I3_O)        0.299    12.425 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    12.425    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[48]
    SLICE_X83Y63         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605    16.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y63         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.232    16.238    
                         clock uncertainty           -0.172    16.065    
    SLICE_X83Y63         FDCE (Setup_fdce_C_D)        0.031    16.096    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         16.096    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.642ns (33.201%)  route 1.292ns (66.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 16.005 - 10.000 ) 
    Source Clock Delay      (SCD):    10.381ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.719    10.381    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X84Y67         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDRE (Prop_fdre_C_Q)         0.518    10.899 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][41]/Q
                         net (fo=1, routed)           1.292    12.190    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][41]
    SLICE_X83Y65         LUT4 (Prop_lut4_I3_O)        0.124    12.314 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[41]_i_1/O
                         net (fo=1, routed)           0.000    12.314    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[40]
    SLICE_X83Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.604    16.005    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism              0.232    16.237    
                         clock uncertainty           -0.172    16.064    
    SLICE_X83Y65         FDCE (Setup_fdce_C_D)        0.031    16.095    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         16.095    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][67]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.776ns (44.032%)  route 0.986ns (55.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 16.058 - 10.000 ) 
    Source Clock Delay      (SCD):    10.447ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.785    10.447    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X54Y18         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.478    10.925 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][67]/Q
                         net (fo=1, routed)           0.986    11.911    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[35]
    SLICE_X55Y19         LUT4 (Prop_lut4_I1_O)        0.298    12.209 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[67]_i_1/O
                         net (fo=1, routed)           0.000    12.209    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[35]
    SLICE_X55Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.658    16.058    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X55Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism              0.232    16.290    
                         clock uncertainty           -0.172    16.118    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)        0.032    16.150    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         16.150    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.642ns (36.470%)  route 1.118ns (63.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    10.453ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.791    10.453    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X50Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518    10.971 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           1.118    12.089    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[14]
    SLICE_X51Y31         LUT4 (Prop_lut4_I1_O)        0.124    12.213 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000    12.213    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[14]
    SLICE_X51Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    16.066    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X51Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.232    16.298    
                         clock uncertainty           -0.172    16.126    
    SLICE_X51Y31         FDCE (Setup_fdce_C_D)        0.029    16.155    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         16.155    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.670%)  route 1.195ns (67.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.007ns = ( 16.007 - 10.000 ) 
    Source Clock Delay      (SCD):    10.377ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y62         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y62         FDRE (Prop_fdre_C_Q)         0.456    10.833 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           1.195    12.028    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][7]
    SLICE_X85Y62         LUT4 (Prop_lut4_I3_O)        0.124    12.152 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    12.152    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[6]
    SLICE_X85Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.606    16.007    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X85Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.232    16.239    
                         clock uncertainty           -0.172    16.066    
    SLICE_X85Y62         FDCE (Setup_fdce_C_D)        0.031    16.097    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         16.097    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.642ns (35.547%)  route 1.164ns (64.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 16.005 - 10.000 ) 
    Source Clock Delay      (SCD):    10.378ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.716    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X84Y69         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y69         FDRE (Prop_fdre_C_Q)         0.518    10.896 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/Q
                         net (fo=1, routed)           1.164    12.060    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][21]
    SLICE_X84Y65         LUT4 (Prop_lut4_I0_O)        0.124    12.184 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[21]_i_1/O
                         net (fo=1, routed)           0.000    12.184    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[20]
    SLICE_X84Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.604    16.005    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y65         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.232    16.237    
                         clock uncertainty           -0.172    16.064    
    SLICE_X84Y65         FDCE (Setup_fdce_C_D)        0.077    16.141    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.642ns (36.664%)  route 1.109ns (63.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    10.447ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.785    10.447    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X56Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518    10.965 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][50]/Q
                         net (fo=1, routed)           1.109    12.074    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[18]
    SLICE_X51Y31         LUT4 (Prop_lut4_I1_O)        0.124    12.198 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000    12.198    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[18]
    SLICE_X51Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    16.066    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X51Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.232    16.298    
                         clock uncertainty           -0.172    16.126    
    SLICE_X51Y31         FDCE (Setup_fdce_C_D)        0.031    16.157    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         16.157    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.580ns (32.257%)  route 1.218ns (67.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns = ( 15.999 - 10.000 ) 
    Source Clock Delay      (SCD):    10.381ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.719    10.381    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X81Y61         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDRE (Prop_fdre_C_Q)         0.456    10.837 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           1.218    12.055    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X78Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.179 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[28]_i_1/O
                         net (fo=1, routed)           0.000    12.179    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[27]
    SLICE_X78Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598    15.999    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism              0.232    16.231    
                         clock uncertainty           -0.172    16.058    
    SLICE_X78Y60         FDCE (Setup_fdce_C_D)        0.081    16.139    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         16.139    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.642ns (36.833%)  route 1.101ns (63.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 16.066 - 10.000 ) 
    Source Clock Delay      (SCD):    10.447ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.785    10.447    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X56Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.518    10.965 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][49]/Q
                         net (fo=1, routed)           1.101    12.065    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[17]
    SLICE_X51Y31         LUT4 (Prop_lut4_I1_O)        0.124    12.189 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    12.189    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[17]
    SLICE_X51Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.666    16.066    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X51Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.232    16.298    
                         clock uncertainty           -0.172    16.126    
    SLICE_X51Y31         FDCE (Setup_fdce_C_D)        0.031    16.157    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         16.157    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  3.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.596     3.243    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60         FDRE (Prop_fdre_C_Q)         0.141     3.384 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][28]/Q
                         net (fo=1, routed)           0.054     3.438    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][28]
    SLICE_X78Y60         LUT4 (Prop_lut4_I3_O)        0.045     3.483 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[28]_i_1/O
                         net (fo=1, routed)           0.000     3.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[27]
    SLICE_X78Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X78Y60         FDCE (Hold_fdce_C_D)         0.121     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.622     3.270    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X59Y19         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     3.411 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           0.056     3.467    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[8]
    SLICE_X58Y19         LUT4 (Prop_lut4_I1_O)        0.045     3.512 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[34]_i_1/O
                         net (fo=1, routed)           0.000     3.512    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[8]
    SLICE_X58Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.897     2.457    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X58Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.280     2.176    
                         clock uncertainty            0.172     2.349    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.120     2.469    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.596     3.243    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y61         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y61         FDRE (Prop_fdre_C_Q)         0.141     3.384 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][48]/Q
                         net (fo=1, routed)           0.080     3.464    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][48]
    SLICE_X78Y61         LUT4 (Prop_lut4_I3_O)        0.045     3.509 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[48]_i_1/O
                         net (fo=1, routed)           0.000     3.509    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[47]
    SLICE_X78Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X78Y61         FDCE (Hold_fdce_C_D)         0.121     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.596     3.243    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60         FDRE (Prop_fdre_C_Q)         0.141     3.384 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           0.080     3.464    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][52]
    SLICE_X78Y60         LUT4 (Prop_lut4_I3_O)        0.045     3.509 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000     3.509    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[51]
    SLICE_X78Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X78Y60         FDCE (Hold_fdce_C_D)         0.121     2.443    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.601     3.248    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X83Y62         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDRE (Prop_fdre_C_Q)         0.141     3.389 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           0.058     3.448    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X82Y62         LUT4 (Prop_lut4_I0_O)        0.045     3.493 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[39]_i_1/O
                         net (fo=1, routed)           0.000     3.493    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[38]
    SLICE_X82Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.874     2.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.280     2.153    
                         clock uncertainty            0.172     2.326    
    SLICE_X82Y62         FDCE (Hold_fdce_C_D)         0.091     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X78Y64         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y64         FDRE (Prop_fdre_C_Q)         0.164     3.405 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][20]/Q
                         net (fo=1, routed)           0.049     3.454    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][20]
    SLICE_X79Y64         LUT4 (Prop_lut4_I3_O)        0.045     3.499 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     3.499    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[19]
    SLICE_X79Y64         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.867     2.427    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y64         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.280     2.146    
                         clock uncertainty            0.172     2.319    
    SLICE_X79Y64         FDCE (Hold_fdce_C_D)         0.092     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.615     3.263    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X54Y25         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     3.427 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][41]/Q
                         net (fo=1, routed)           0.050     3.477    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[9]
    SLICE_X55Y25         LUT4 (Prop_lut4_I1_O)        0.045     3.522 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[41]_i_1/O
                         net (fo=1, routed)           0.000     3.522    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[9]
    SLICE_X55Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.888     2.448    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X55Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism             -0.280     2.167    
                         clock uncertainty            0.172     2.340    
    SLICE_X55Y25         FDCE (Hold_fdce_C_D)         0.092     2.432    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.023%)  route 0.109ns (36.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.594     3.241    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y63         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y63         FDRE (Prop_fdre_C_Q)         0.141     3.382 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           0.109     3.491    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][64]
    SLICE_X80Y63         LUT4 (Prop_lut4_I0_O)        0.045     3.536 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000     3.536    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[63]
    SLICE_X80Y63         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X80Y63         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism             -0.280     2.148    
                         clock uncertainty            0.172     2.321    
    SLICE_X80Y63         FDCE (Hold_fdce_C_D)         0.121     2.442    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.621     3.269    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X55Y18         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     3.410 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][46]/Q
                         net (fo=1, routed)           0.111     3.521    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][20]
    SLICE_X56Y18         LUT4 (Prop_lut4_I0_O)        0.045     3.566 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000     3.566    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[20]
    SLICE_X56Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.896     2.456    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X56Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.280     2.175    
                         clock uncertainty            0.172     2.348    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.121     2.469    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.595     3.242    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y62         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y62         FDRE (Prop_fdre_C_Q)         0.141     3.383 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][22]/Q
                         net (fo=1, routed)           0.112     3.496    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][22]
    SLICE_X78Y61         LUT4 (Prop_lut4_I3_O)        0.045     3.541 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[22]_i_1/O
                         net (fo=1, routed)           0.000     3.541    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[21]
    SLICE_X78Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.280     2.149    
                         clock uncertainty            0.172     2.322    
    SLICE_X78Y61         FDCE (Hold_fdce_C_D)         0.120     2.442    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  1.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_315
  To Clock:  clk_core

Setup :           12  Failing Endpoints,  Worst Slack      -10.744ns,  Total Violation     -113.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.744ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        22.592ns  (logic 3.545ns (15.691%)  route 19.047ns (84.309%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        11.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.686ns = ( 549.686 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.255ns = ( 537.427 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.767   537.428    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   540.300 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   540.365    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   540.790 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)          13.965   554.755    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X71Y121        LUT5 (Prop_lut5_I4_O)        0.124   554.879 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           5.017   559.896    swervolf/vga/Memory_n_11_[1]
    SLICE_X69Y118        LUT6 (Prop_lut6_I2_O)        0.124   560.020 r  swervolf/vga/wb_output[0]_i_1/O
                         net (fo=1, routed)           0.000   560.020    swervolf/vga/wb_output[0]_i_1_n_0
    SLICE_X69Y118        FDRE                                         r  swervolf/vga/wb_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.489   549.686    swervolf/vga/clk_core_BUFG
    SLICE_X69Y118        FDRE                                         r  swervolf/vga/wb_output_reg[0]/C
                         clock pessimism              0.000   549.686    
                         clock uncertainty           -0.441   549.245    
    SLICE_X69Y118        FDRE (Setup_fdre_C_D)        0.031   549.276    swervolf/vga/wb_output_reg[0]
  -------------------------------------------------------------------
                         required time                        549.276    
                         arrival time                        -560.020    
  -------------------------------------------------------------------
                         slack                                -10.744    

Slack (VIOLATED) :        -10.569ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        22.441ns  (logic 3.545ns (15.797%)  route 18.896ns (84.203%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        11.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.689ns = ( 549.689 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.278ns = ( 537.404 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.744   537.405    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   540.277 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   540.342    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   540.767 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)          13.236   554.003    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_0[0]
    SLICE_X64Y117        LUT5 (Prop_lut5_I4_O)        0.124   554.127 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           5.595   559.722    swervolf/vga/DataOut[0]_8[2]
    SLICE_X69Y116        LUT6 (Prop_lut6_I3_O)        0.124   559.846 r  swervolf/vga/wb_output[2]_i_1/O
                         net (fo=1, routed)           0.000   559.846    swervolf/vga/wb_output[2]_i_1_n_0
    SLICE_X69Y116        FDRE                                         r  swervolf/vga/wb_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.492   549.689    swervolf/vga/clk_core_BUFG
    SLICE_X69Y116        FDRE                                         r  swervolf/vga/wb_output_reg[2]/C
                         clock pessimism              0.000   549.689    
                         clock uncertainty           -0.441   549.248    
    SLICE_X69Y116        FDRE (Setup_fdre_C_D)        0.029   549.277    swervolf/vga/wb_output_reg[2]
  -------------------------------------------------------------------
                         required time                        549.277    
                         arrival time                        -559.846    
  -------------------------------------------------------------------
                         slack                                -10.569    

Slack (VIOLATED) :        -10.084ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        21.906ns  (logic 2.702ns (12.334%)  route 19.204ns (87.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        11.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.685ns = ( 549.685 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.180ns = ( 537.503 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.842   537.503    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   539.956 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)          15.087   555.044    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2][0]
    SLICE_X68Y119        LUT5 (Prop_lut5_I1_O)        0.124   555.168 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           4.117   559.285    swervolf/vga/DataOut[0]_8[1]
    SLICE_X70Y119        LUT6 (Prop_lut6_I3_O)        0.124   559.409 r  swervolf/vga/wb_output[1]_i_1/O
                         net (fo=1, routed)           0.000   559.409    swervolf/vga/wb_output[1]_i_1_n_0
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.488   549.685    swervolf/vga/clk_core_BUFG
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[1]/C
                         clock pessimism              0.000   549.685    
                         clock uncertainty           -0.441   549.244    
    SLICE_X70Y119        FDRE (Setup_fdre_C_D)        0.081   549.325    swervolf/vga/wb_output_reg[1]
  -------------------------------------------------------------------
                         required time                        549.325    
                         arrival time                        -559.409    
  -------------------------------------------------------------------
                         slack                                -10.084    

Slack (VIOLATED) :        -9.675ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        21.403ns  (logic 3.213ns (15.012%)  route 18.190ns (84.988%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        11.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.685ns = ( 549.685 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 537.544 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.884   537.544    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   539.998 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           6.800   546.798    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_0[1]
    SLICE_X72Y137        LUT6 (Prop_lut6_I0_O)        0.124   546.922 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   546.922    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X72Y137        MUXF7 (Prop_muxf7_I0_O)      0.212   547.134 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           6.030   553.164    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I2_O)        0.299   553.463 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           5.360   558.824    swervolf/vga/DataOut[0]_8[4]
    SLICE_X64Y120        LUT6 (Prop_lut6_I3_O)        0.124   558.948 r  swervolf/vga/wb_output[4]_i_1/O
                         net (fo=1, routed)           0.000   558.948    swervolf/vga/wb_output[4]_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  swervolf/vga/wb_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.488   549.685    swervolf/vga/clk_core_BUFG
    SLICE_X64Y120        FDRE                                         r  swervolf/vga/wb_output_reg[4]/C
                         clock pessimism              0.000   549.685    
                         clock uncertainty           -0.441   549.244    
    SLICE_X64Y120        FDRE (Setup_fdre_C_D)        0.029   549.273    swervolf/vga/wb_output_reg[4]
  -------------------------------------------------------------------
                         required time                        549.273    
                         arrival time                        -558.948    
  -------------------------------------------------------------------
                         slack                                 -9.675    

Slack (VIOLATED) :        -9.484ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        21.453ns  (logic 2.826ns (13.173%)  route 18.627ns (86.827%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        12.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.684ns = ( 549.684 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.377ns = ( 537.305 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.644   537.305    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   539.759 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)          10.795   550.554    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10][5]
    SLICE_X69Y124        LUT6 (Prop_lut6_I2_O)        0.124   550.678 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           2.413   553.092    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X68Y124        LUT5 (Prop_lut5_I0_O)        0.124   553.216 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           5.419   558.634    swervolf/vga/DataOut[0]_8[8]
    SLICE_X69Y121        LUT6 (Prop_lut6_I3_O)        0.124   558.758 r  swervolf/vga/wb_output[8]_i_1/O
                         net (fo=1, routed)           0.000   558.758    swervolf/vga/wb_output[8]_i_1_n_0
    SLICE_X69Y121        FDRE                                         r  swervolf/vga/wb_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.487   549.684    swervolf/vga/clk_core_BUFG
    SLICE_X69Y121        FDRE                                         r  swervolf/vga/wb_output_reg[8]/C
                         clock pessimism              0.000   549.684    
                         clock uncertainty           -0.441   549.243    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.031   549.274    swervolf/vga/wb_output_reg[8]
  -------------------------------------------------------------------
                         required time                        549.274    
                         arrival time                        -558.758    
  -------------------------------------------------------------------
                         slack                                 -9.484    

Slack (VIOLATED) :        -9.356ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        21.269ns  (logic 2.826ns (13.287%)  route 18.443ns (86.713%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        11.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.684ns = ( 549.684 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.271ns = ( 537.411 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.750   537.411    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y28         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   539.865 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)          11.565   551.430    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X62Y121        LUT6 (Prop_lut6_I0_O)        0.124   551.554 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.804   554.358    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I0_O)        0.124   554.482 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           4.074   558.556    swervolf/vga/Memory_n_4_[1]
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.124   558.680 r  swervolf/vga/wb_output[7]_i_1/O
                         net (fo=1, routed)           0.000   558.680    swervolf/vga/wb_output[7]_i_1_n_0
    SLICE_X66Y121        FDRE                                         r  swervolf/vga/wb_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.487   549.684    swervolf/vga/clk_core_BUFG
    SLICE_X66Y121        FDRE                                         r  swervolf/vga/wb_output_reg[7]/C
                         clock pessimism              0.000   549.684    
                         clock uncertainty           -0.441   549.243    
    SLICE_X66Y121        FDRE (Setup_fdre_C_D)        0.081   549.324    swervolf/vga/wb_output_reg[7]
  -------------------------------------------------------------------
                         required time                        549.324    
                         arrival time                        -558.680    
  -------------------------------------------------------------------
                         slack                                 -9.356    

Slack (VIOLATED) :        -9.200ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        21.020ns  (logic 3.213ns (15.286%)  route 17.807ns (84.714%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        11.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.776ns = ( 549.776 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 537.544 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.884   537.544    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   539.998 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           6.625   546.624    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_0[7]
    SLICE_X72Y138        LUT6 (Prop_lut6_I0_O)        0.124   546.748 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   546.748    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_4_n_0
    SLICE_X72Y138        MUXF7 (Prop_muxf7_I0_O)      0.212   546.960 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           6.809   553.768    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X72Y114        LUT5 (Prop_lut5_I2_O)        0.299   554.067 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           4.373   558.440    swervolf/vga/DataOut[0]_8[10]
    SLICE_X75Y114        LUT6 (Prop_lut6_I3_O)        0.124   558.564 r  swervolf/vga/wb_output[10]_i_1/O
                         net (fo=1, routed)           0.000   558.564    swervolf/vga/wb_output[10]_i_1_n_0
    SLICE_X75Y114        FDRE                                         r  swervolf/vga/wb_output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.579   549.776    swervolf/vga/clk_core_BUFG
    SLICE_X75Y114        FDRE                                         r  swervolf/vga/wb_output_reg[10]/C
                         clock pessimism              0.000   549.776    
                         clock uncertainty           -0.441   549.335    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029   549.364    swervolf/vga/wb_output_reg[10]
  -------------------------------------------------------------------
                         required time                        549.364    
                         arrival time                        -558.564    
  -------------------------------------------------------------------
                         slack                                 -9.200    

Slack (VIOLATED) :        -9.008ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        20.918ns  (logic 2.826ns (13.510%)  route 18.092ns (86.490%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        11.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.685ns = ( 549.685 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.271ns = ( 537.411 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.750   537.411    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X3Y28         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454   539.865 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           9.529   549.394    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOPADOP[0]
    SLICE_X63Y126        LUT6 (Prop_lut6_I0_O)        0.124   549.518 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           2.942   552.460    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124   552.584 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           5.621   558.205    swervolf/vga/Memory_n_0_[1]
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124   558.329 r  swervolf/vga/wb_output[11]_i_2/O
                         net (fo=1, routed)           0.000   558.329    swervolf/vga/wb_output[11]_i_2_n_0
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.488   549.685    swervolf/vga/clk_core_BUFG
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[11]/C
                         clock pessimism              0.000   549.685    
                         clock uncertainty           -0.441   549.244    
    SLICE_X70Y119        FDRE (Setup_fdre_C_D)        0.077   549.321    swervolf/vga/wb_output_reg[11]
  -------------------------------------------------------------------
                         required time                        549.321    
                         arrival time                        -558.329    
  -------------------------------------------------------------------
                         slack                                 -9.008    

Slack (VIOLATED) :        -8.966ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        20.801ns  (logic 3.238ns (15.566%)  route 17.563ns (84.434%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        11.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.684ns = ( 549.684 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.198ns = ( 537.484 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.824   537.484    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   539.938 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           6.114   546.052    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_2[3]
    SLICE_X72Y138        LUT6 (Prop_lut6_I3_O)        0.124   546.176 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   546.176    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_n_0
    SLICE_X72Y138        MUXF7 (Prop_muxf7_I0_O)      0.238   546.414 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           6.353   552.767    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X67Y124        LUT5 (Prop_lut5_I2_O)        0.298   553.065 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           5.097   558.162    swervolf/vga/DataOut[0]_8[6]
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.124   558.286 r  swervolf/vga/wb_output[6]_i_1/O
                         net (fo=1, routed)           0.000   558.286    swervolf/vga/wb_output[6]_i_1_n_0
    SLICE_X66Y121        FDRE                                         r  swervolf/vga/wb_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.487   549.684    swervolf/vga/clk_core_BUFG
    SLICE_X66Y121        FDRE                                         r  swervolf/vga/wb_output_reg[6]/C
                         clock pessimism              0.000   549.684    
                         clock uncertainty           -0.441   549.243    
    SLICE_X66Y121        FDRE (Setup_fdre_C_D)        0.077   549.320    swervolf/vga/wb_output_reg[6]
  -------------------------------------------------------------------
                         required time                        549.320    
                         arrival time                        -558.286    
  -------------------------------------------------------------------
                         slack                                 -8.966    

Slack (VIOLATED) :        -8.911ns  (required time - arrival time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@540.000ns - clk_31_5_clk_315 rise@539.682ns)
  Data Path Delay:        20.915ns  (logic 0.766ns (3.663%)  route 20.149ns (96.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        12.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.685ns = ( 549.685 - 540.000 ) 
    Source Clock Delay      (SCD):    -2.413ns = ( 537.270 - 539.682 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                    539.682   539.682 r  
    E3                   IBUF                         0.000   539.682 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233   540.916    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   533.845 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   535.565    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096   535.661 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.609   537.270    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y116        FDRE                                         r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.518   537.788 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)         14.810   552.597    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X68Y121        LUT5 (Prop_lut5_I3_O)        0.124   552.721 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           5.339   558.060    swervolf/vga/DataOut[0]_8[3]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.124   558.184 r  swervolf/vga/wb_output[3]_i_1/O
                         net (fo=1, routed)           0.000   558.184    swervolf/vga/wb_output[3]_i_1_n_0
    SLICE_X69Y120        FDRE                                         r  swervolf/vga/wb_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  clk (IN)
                         net (fo=0)                   0.000   540.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   542.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   542.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634   544.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   544.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705   546.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   546.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918   548.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   548.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.488   549.685    swervolf/vga/clk_core_BUFG
    SLICE_X69Y120        FDRE                                         r  swervolf/vga/wb_output_reg[3]/C
                         clock pessimism              0.000   549.685    
                         clock uncertainty           -0.441   549.244    
    SLICE_X69Y120        FDRE (Setup_fdre_C_D)        0.029   549.273    swervolf/vga/wb_output_reg[3]
  -------------------------------------------------------------------
                         required time                        549.273    
                         arrival time                        -558.184    
  -------------------------------------------------------------------
                         slack                                 -8.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        13.824ns  (logic 1.653ns (11.958%)  route 12.171ns (88.042%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        12.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.266ns
    Source Clock Delay      (SCD):    -2.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.702    -2.730    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.353    -1.377 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           3.759     2.381    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.100     2.481 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           3.907     6.389    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I0_O)        0.100     6.489 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           4.505    10.994    swervolf/vga/DataOut[0]_8[7]
    SLICE_X66Y121        LUT6 (Prop_lut6_I3_O)        0.100    11.094 r  swervolf/vga/wb_output[7]_i_1/O
                         net (fo=1, routed)           0.000    11.094    swervolf/vga/wb_output[7]_i_1_n_0
    SLICE_X66Y121        FDRE                                         r  swervolf/vga/wb_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.605    10.266    swervolf/vga/clk_core_BUFG
    SLICE_X66Y121        FDRE                                         r  swervolf/vga/wb_output_reg[7]/C
                         clock pessimism              0.000    10.266    
                         clock uncertainty            0.441    10.707    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.333    11.040    swervolf/vga/wb_output_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.040    
                         arrival time                          11.094    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        13.826ns  (logic 1.989ns (14.386%)  route 11.837ns (85.614%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        13.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.267ns
    Source Clock Delay      (SCD):    -2.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.639    -2.793    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    -1.440 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           5.563     4.123    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_0[2]
    SLICE_X62Y120        LUT6 (Prop_lut6_I0_O)        0.100     4.223 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.223    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y120        MUXF7 (Prop_muxf7_I0_O)      0.195     4.418 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           2.047     6.465    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X63Y120        LUT5 (Prop_lut5_I2_O)        0.241     6.706 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           4.227    10.933    swervolf/vga/Memory_n_6_[1]
    SLICE_X69Y120        LUT6 (Prop_lut6_I0_O)        0.100    11.033 r  swervolf/vga/wb_output[5]_i_1/O
                         net (fo=1, routed)           0.000    11.033    swervolf/vga/wb_output[5]_i_1_n_0
    SLICE_X69Y120        FDRE                                         r  swervolf/vga/wb_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.606    10.267    swervolf/vga/clk_core_BUFG
    SLICE_X69Y120        FDRE                                         r  swervolf/vga/wb_output_reg[5]/C
                         clock pessimism              0.000    10.267    
                         clock uncertainty            0.441    10.708    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.270    10.978    swervolf/vga/wb_output_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.978    
                         arrival time                          11.033    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        13.952ns  (logic 1.965ns (14.084%)  route 11.987ns (85.916%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        13.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.268ns
    Source Clock Delay      (SCD):    -2.815ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.617    -2.815    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      1.353    -1.462 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           3.274     1.812    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_3[0]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.100     1.912 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.912    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_4_n_0
    SLICE_X77Y115        MUXF7 (Prop_muxf7_I0_O)      0.171     2.083 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2/O
                         net (fo=1, routed)           3.973     6.056    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_n_0
    SLICE_X65Y121        LUT5 (Prop_lut5_I2_O)        0.241     6.297 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           4.740    11.037    swervolf/vga/Memory_n_0_[1]
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.100    11.137 r  swervolf/vga/wb_output[11]_i_2/O
                         net (fo=1, routed)           0.000    11.137    swervolf/vga/wb_output[11]_i_2_n_0
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.607    10.268    swervolf/vga/clk_core_BUFG
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[11]/C
                         clock pessimism              0.000    10.268    
                         clock uncertainty            0.441    10.709    
    SLICE_X70Y119        FDRE (Hold_fdre_C_D)         0.330    11.039    swervolf/vga/wb_output_reg[11]
  -------------------------------------------------------------------
                         required time                        -11.039    
                         arrival time                          11.137    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        14.056ns  (logic 1.965ns (13.980%)  route 12.091ns (86.020%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        13.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.268ns
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.532    -2.900    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      1.353    -1.547 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           4.524     2.977    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_3[6]
    SLICE_X72Y108        LUT6 (Prop_lut6_I5_O)        0.100     3.077 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.077    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X72Y108        MUXF7 (Prop_muxf7_I0_O)      0.171     3.248 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           2.774     6.022    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X71Y114        LUT5 (Prop_lut5_I4_O)        0.241     6.263 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           4.793    11.056    swervolf/vga/Memory_n_2_[1]
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.100    11.156 r  swervolf/vga/wb_output[9]_i_1/O
                         net (fo=1, routed)           0.000    11.156    swervolf/vga/wb_output[9]_i_1_n_0
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.607    10.268    swervolf/vga/clk_core_BUFG
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[9]/C
                         clock pessimism              0.000    10.268    
                         clock uncertainty            0.441    10.709    
    SLICE_X70Y119        FDRE (Hold_fdre_C_D)         0.331    11.040    swervolf/vga/wb_output_reg[9]
  -------------------------------------------------------------------
                         required time                        -11.040    
                         arrival time                          11.156    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        14.046ns  (logic 0.718ns (5.112%)  route 13.328ns (94.888%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        13.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.267ns
    Source Clock Delay      (SCD):    -2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.491    -2.941    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X70Y113        FDRE                                         r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.418    -2.523 f  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=30, routed)          5.086     2.563    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X66Y145        LUT6 (Prop_lut6_I5_O)        0.100     2.663 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           3.633     6.295    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X66Y123        LUT5 (Prop_lut5_I0_O)        0.100     6.395 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           4.609    11.005    swervolf/vga/DataOut[0]_8[4]
    SLICE_X64Y120        LUT6 (Prop_lut6_I3_O)        0.100    11.105 r  swervolf/vga/wb_output[4]_i_1/O
                         net (fo=1, routed)           0.000    11.105    swervolf/vga/wb_output[4]_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  swervolf/vga/wb_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.606    10.267    swervolf/vga/clk_core_BUFG
    SLICE_X64Y120        FDRE                                         r  swervolf/vga/wb_output_reg[4]/C
                         clock pessimism              0.000    10.267    
                         clock uncertainty            0.441    10.708    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.269    10.977    swervolf/vga/wb_output_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.977    
                         arrival time                          11.105    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        14.043ns  (logic 1.992ns (14.185%)  route 12.051ns (85.815%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        13.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.266ns
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.555    -2.877    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    -1.524 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           4.037     2.513    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_7[3]
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.100     2.613 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.613    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7_n_0
    SLICE_X65Y112        MUXF7 (Prop_muxf7_I1_O)      0.198     2.811 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           4.590     7.401    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X65Y121        LUT5 (Prop_lut5_I4_O)        0.241     7.642 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           3.424    11.066    swervolf/vga/Memory_n_5_[1]
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.100    11.166 r  swervolf/vga/wb_output[6]_i_1/O
                         net (fo=1, routed)           0.000    11.166    swervolf/vga/wb_output[6]_i_1_n_0
    SLICE_X66Y121        FDRE                                         r  swervolf/vga/wb_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.605    10.266    swervolf/vga/clk_core_BUFG
    SLICE_X66Y121        FDRE                                         r  swervolf/vga/wb_output_reg[6]/C
                         clock pessimism              0.000    10.266    
                         clock uncertainty            0.441    10.707    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.330    11.037    swervolf/vga/wb_output_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.037    
                         arrival time                          11.166    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        13.970ns  (logic 1.965ns (14.065%)  route 12.005ns (85.935%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        13.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.267ns
    Source Clock Delay      (SCD):    -2.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.618    -2.814    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.353    -1.461 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           3.709     2.249    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_3[0]
    SLICE_X71Y133        LUT6 (Prop_lut6_I5_O)        0.100     2.349 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.349    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X71Y133        MUXF7 (Prop_muxf7_I0_O)      0.171     2.520 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           3.746     6.265    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X68Y121        LUT5 (Prop_lut5_I2_O)        0.241     6.506 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           4.551    11.057    swervolf/vga/DataOut[0]_8[3]
    SLICE_X69Y120        LUT6 (Prop_lut6_I3_O)        0.100    11.157 r  swervolf/vga/wb_output[3]_i_1/O
                         net (fo=1, routed)           0.000    11.157    swervolf/vga/wb_output[3]_i_1_n_0
    SLICE_X69Y120        FDRE                                         r  swervolf/vga/wb_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.606    10.267    swervolf/vga/clk_core_BUFG
    SLICE_X69Y120        FDRE                                         r  swervolf/vga/wb_output_reg[3]/C
                         clock pessimism              0.000    10.267    
                         clock uncertainty            0.441    10.708    
    SLICE_X69Y120        FDRE (Hold_fdre_C_D)         0.269    10.977    swervolf/vga/wb_output_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.977    
                         arrival time                          11.157    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 1.965ns (13.887%)  route 12.185ns (86.113%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        13.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.359ns
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.532    -2.900    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      1.353    -1.547 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.721     1.174    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_3[7]
    SLICE_X65Y113        LUT6 (Prop_lut6_I5_O)        0.100     1.274 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.274    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X65Y113        MUXF7 (Prop_muxf7_I0_O)      0.171     1.445 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           3.339     4.784    swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X71Y115        LUT5 (Prop_lut5_I4_O)        0.241     5.025 r  swervolf/vga/Memory[1]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           6.125    11.150    swervolf/vga/Memory_n_1_[1]
    SLICE_X75Y114        LUT6 (Prop_lut6_I0_O)        0.100    11.250 r  swervolf/vga/wb_output[10]_i_1/O
                         net (fo=1, routed)           0.000    11.250    swervolf/vga/wb_output[10]_i_1_n_0
    SLICE_X75Y114        FDRE                                         r  swervolf/vga/wb_output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.698    10.359    swervolf/vga/clk_core_BUFG
    SLICE_X75Y114        FDRE                                         r  swervolf/vga/wb_output_reg[10]/C
                         clock pessimism              0.000    10.359    
                         clock uncertainty            0.441    10.800    
    SLICE_X75Y114        FDRE (Hold_fdre_C_D)         0.269    11.069    swervolf/vga/wb_output_reg[10]
  -------------------------------------------------------------------
                         required time                        -11.069    
                         arrival time                          11.250    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        13.979ns  (logic 1.993ns (14.257%)  route 11.986ns (85.743%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        13.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.266ns
    Source Clock Delay      (SCD):    -2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.614    -2.818    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      1.353    -1.465 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           3.765     2.301    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_7[5]
    SLICE_X70Y138        LUT6 (Prop_lut6_I5_O)        0.100     2.401 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.401    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X70Y138        MUXF7 (Prop_muxf7_I1_O)      0.199     2.600 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           3.572     6.172    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X68Y124        LUT5 (Prop_lut5_I2_O)        0.241     6.413 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           4.649    11.062    swervolf/vga/DataOut[0]_8[8]
    SLICE_X69Y121        LUT6 (Prop_lut6_I3_O)        0.100    11.162 r  swervolf/vga/wb_output[8]_i_1/O
                         net (fo=1, routed)           0.000    11.162    swervolf/vga/wb_output[8]_i_1_n_0
    SLICE_X69Y121        FDRE                                         r  swervolf/vga/wb_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.605    10.266    swervolf/vga/clk_core_BUFG
    SLICE_X69Y121        FDRE                                         r  swervolf/vga/wb_output_reg[8]/C
                         clock pessimism              0.000    10.266    
                         clock uncertainty            0.441    10.707    
    SLICE_X69Y121        FDRE (Hold_fdre_C_D)         0.270    10.977    swervolf/vga/wb_output_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.977    
                         arrival time                          11.162    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5_clk_315  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/wb_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_31_5_clk_315 rise@0.000ns)
  Data Path Delay:        14.207ns  (logic 1.553ns (10.931%)  route 12.654ns (89.069%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        13.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.268ns
    Source Clock Delay      (SCD):    -2.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_315 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    CLK_315/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  CLK_315/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    CLK_315/inst/clk_31_5_clk_315
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  CLK_315/inst/clkout1_buf/O
                         net (fo=178, routed)         1.643    -2.789    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.353    -1.436 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           9.093     7.657    swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.100     7.757 r  swervolf/vga/Memory[0]/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           3.561    11.318    swervolf/vga/DataOut[0]_8[1]
    SLICE_X70Y119        LUT6 (Prop_lut6_I3_O)        0.100    11.418 r  swervolf/vga/wb_output[1]_i_1/O
                         net (fo=1, routed)           0.000    11.418    swervolf/vga/wb_output[1]_i_1_n_0
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.607    10.268    swervolf/vga/clk_core_BUFG
    SLICE_X70Y119        FDRE                                         r  swervolf/vga/wb_output_reg[1]/C
                         clock pessimism              0.000    10.268    
                         clock uncertainty            0.441    10.709    
    SLICE_X70Y119        FDRE (Hold_fdre_C_D)         0.333    11.042    swervolf/vga/wb_output_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.042    
                         arrival time                          11.418    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.744ns  (logic 0.642ns (6.588%)  route 9.102ns (93.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 29.790 - 20.000 ) 
    Source Clock Delay      (SCD):    6.350ns = ( 16.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717    16.350    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X74Y53         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_fdre_C_Q)         0.518    16.868 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           9.102    25.970    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][7]
    SLICE_X73Y53         LUT4 (Prop_lut4_I0_O)        0.124    26.094 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    26.094    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[4]
    SLICE_X73Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.592    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.232    30.022    
                         clock uncertainty           -0.173    29.849    
    SLICE_X73Y53         FDCE (Setup_fdce_C_D)        0.031    29.880    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         29.880    
                         arrival time                         -26.094    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.740ns  (logic 0.580ns (5.955%)  route 9.160ns (94.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.791ns = ( 29.791 - 20.000 ) 
    Source Clock Delay      (SCD):    6.348ns = ( 16.348 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    16.348    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y56         FDRE (Prop_fdre_C_Q)         0.456    16.804 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/Q
                         net (fo=1, routed)           9.160    25.964    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][61]
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.124    26.088 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    26.088    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[58]
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.593    29.791    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism              0.232    30.023    
                         clock uncertainty           -0.173    29.850    
    SLICE_X76Y57         FDCE (Setup_fdce_C_D)        0.079    29.929    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         29.929    
                         arrival time                         -26.088    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.156ns  (logic 0.642ns (7.012%)  route 8.514ns (92.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.791ns = ( 29.791 - 20.000 ) 
    Source Clock Delay      (SCD):    6.350ns = ( 16.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717    16.350    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X74Y53         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_fdre_C_Q)         0.518    16.868 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/Q
                         net (fo=1, routed)           8.514    25.382    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][38]
    SLICE_X72Y52         LUT4 (Prop_lut4_I0_O)        0.124    25.506 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[38]_i_1__0/O
                         net (fo=1, routed)           0.000    25.506    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[35]
    SLICE_X72Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.593    29.791    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism              0.232    30.023    
                         clock uncertainty           -0.173    29.850    
    SLICE_X72Y52         FDCE (Setup_fdce_C_D)        0.031    29.881    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         29.881    
                         arrival time                         -25.506    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.104ns  (logic 0.580ns (6.371%)  route 8.524ns (93.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.792ns = ( 29.792 - 20.000 ) 
    Source Clock Delay      (SCD):    6.350ns = ( 16.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717    16.350    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y53         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y53         FDRE (Prop_fdre_C_Q)         0.456    16.806 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           8.524    25.330    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X77Y53         LUT4 (Prop_lut4_I3_O)        0.124    25.454 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    25.454    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[13]
    SLICE_X77Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.594    29.792    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism              0.232    30.024    
                         clock uncertainty           -0.173    29.851    
    SLICE_X77Y53         FDCE (Setup_fdce_C_D)        0.031    29.882    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         29.882    
                         arrival time                         -25.454    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.884ns  (logic 0.580ns (6.528%)  route 8.304ns (93.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.792ns = ( 29.792 - 20.000 ) 
    Source Clock Delay      (SCD):    6.350ns = ( 16.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717    16.350    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X77Y54         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y54         FDRE (Prop_fdre_C_Q)         0.456    16.806 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][35]/Q
                         net (fo=1, routed)           8.304    25.110    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][35]
    SLICE_X77Y53         LUT4 (Prop_lut4_I3_O)        0.124    25.234 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[35]_i_1__0/O
                         net (fo=1, routed)           0.000    25.234    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[32]
    SLICE_X77Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.594    29.792    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.232    30.024    
                         clock uncertainty           -0.173    29.851    
    SLICE_X77Y53         FDCE (Setup_fdce_C_D)        0.032    29.883    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         29.883    
                         arrival time                         -25.234    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.797ns  (logic 0.715ns (8.127%)  route 8.082ns (91.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.792ns = ( 29.792 - 20.000 ) 
    Source Clock Delay      (SCD):    6.348ns = ( 16.348 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    16.348    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y55         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y55         FDRE (Prop_fdre_C_Q)         0.419    16.767 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/Q
                         net (fo=1, routed)           8.082    24.849    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][67]
    SLICE_X75Y54         LUT4 (Prop_lut4_I0_O)        0.296    25.145 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[67]_i_1__0/O
                         net (fo=1, routed)           0.000    25.145    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[64]
    SLICE_X75Y54         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.594    29.792    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X75Y54         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism              0.232    30.024    
                         clock uncertainty           -0.173    29.851    
    SLICE_X75Y54         FDCE (Setup_fdce_C_D)        0.032    29.883    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         29.883    
                         arrival time                         -25.145    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.678ns  (logic 0.580ns (6.683%)  route 8.098ns (93.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.872ns = ( 29.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.267ns = ( 16.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.634    16.267    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y52         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y52         FDRE (Prop_fdre_C_Q)         0.456    16.723 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           8.098    24.821    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][52]
    SLICE_X70Y48         LUT4 (Prop_lut4_I3_O)        0.124    24.945 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[52]_i_1__0/O
                         net (fo=1, routed)           0.000    24.945    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[49]
    SLICE_X70Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.675    29.872    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.232    30.104    
                         clock uncertainty           -0.173    29.932    
    SLICE_X70Y48         FDCE (Setup_fdce_C_D)        0.079    30.011    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         30.011    
                         arrival time                         -24.945    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.341ns  (logic 0.580ns (6.953%)  route 7.761ns (93.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 29.706 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns = ( 16.265 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.632    16.265    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y57         FDRE (Prop_fdre_C_Q)         0.456    16.721 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           7.761    24.482    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X71Y57         LUT4 (Prop_lut4_I0_O)        0.124    24.606 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    24.606    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[36]
    SLICE_X71Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.508    29.706    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X71Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.232    29.938    
                         clock uncertainty           -0.173    29.765    
    SLICE_X71Y57         FDCE (Setup_fdce_C_D)        0.031    29.796    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         29.796    
                         arrival time                         -24.606    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][64]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.265ns  (logic 0.715ns (8.651%)  route 7.550ns (91.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 29.790 - 20.000 ) 
    Source Clock Delay      (SCD):    6.348ns = ( 16.348 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    16.348    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDRE (Prop_fdre_C_Q)         0.419    16.767 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][64]/Q
                         net (fo=1, routed)           7.550    24.317    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][64]
    SLICE_X73Y55         LUT4 (Prop_lut4_I3_O)        0.296    24.613 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[64]_i_1__0/O
                         net (fo=1, routed)           0.000    24.613    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[61]
    SLICE_X73Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.592    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.232    30.022    
                         clock uncertainty           -0.173    29.849    
    SLICE_X73Y55         FDCE (Setup_fdce_C_D)        0.032    29.881    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         29.881    
                         arrival time                         -24.613    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][47]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.170ns  (logic 0.580ns (7.099%)  route 7.590ns (92.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.792ns = ( 29.792 - 20.000 ) 
    Source Clock Delay      (SCD):    6.349ns = ( 16.349 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.716    16.349    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y58         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDRE (Prop_fdre_C_Q)         0.456    16.805 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][47]/Q
                         net (fo=1, routed)           7.590    24.394    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][47]
    SLICE_X74Y56         LUT4 (Prop_lut4_I3_O)        0.124    24.518 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[47]_i_1__0/O
                         net (fo=1, routed)           0.000    24.518    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[44]
    SLICE_X74Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.594    29.792    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.232    30.024    
                         clock uncertainty           -0.173    29.851    
    SLICE_X74Y56         FDCE (Setup_fdce_C_D)        0.079    29.930    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                         -24.518    
  -------------------------------------------------------------------
                         slack                                  5.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.518ns (11.151%)  route 4.127ns (88.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.292ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511     5.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y58         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.418     6.330 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/Q
                         net (fo=1, routed)           4.127    10.457    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][39]
    SLICE_X71Y57         LUT4 (Prop_lut4_I3_O)        0.100    10.557 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    10.557    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[36]
    SLICE_X71Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.630    10.292    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X71Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.232    10.059    
                         clock uncertainty            0.173    10.232    
    SLICE_X71Y57         FDCE (Hold_fdce_C_D)         0.270    10.502    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                        -10.502    
                         arrival time                          10.557    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.467ns (10.007%)  route 4.200ns (89.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.516ns
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.728     6.128    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y49         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.367     6.495 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/Q
                         net (fo=1, routed)           4.200    10.695    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][60]
    SLICE_X73Y47         LUT4 (Prop_lut4_I3_O)        0.100    10.795 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[60]_i_1__0/O
                         net (fo=1, routed)           0.000    10.795    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[57]
    SLICE_X73Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.854    10.516    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism             -0.232    10.283    
                         clock uncertainty            0.173    10.456    
    SLICE_X73Y47         FDCE (Hold_fdce_C_D)         0.270    10.726    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                        -10.726    
                         arrival time                          10.795    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.467ns (10.021%)  route 4.193ns (89.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.293ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.512     5.913    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y55         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y55         FDRE (Prop_fdre_C_Q)         0.367     6.280 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/Q
                         net (fo=1, routed)           4.193    10.473    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][53]
    SLICE_X71Y55         LUT4 (Prop_lut4_I3_O)        0.100    10.573 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[53]_i_1__0/O
                         net (fo=1, routed)           0.000    10.573    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[50]
    SLICE_X71Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.631    10.293    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X71Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism             -0.232    10.060    
                         clock uncertainty            0.173    10.233    
    SLICE_X71Y55         FDCE (Hold_fdce_C_D)         0.270    10.503    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                        -10.503    
                         arrival time                          10.573    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.578ns (12.234%)  route 4.147ns (87.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.381ns
    Source Clock Delay      (SCD):    5.998ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.597     5.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y53         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y53         FDRE (Prop_fdre_C_Q)         0.337     6.335 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/Q
                         net (fo=1, routed)           4.147    10.481    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][66]
    SLICE_X78Y53         LUT4 (Prop_lut4_I3_O)        0.241    10.722 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    10.722    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[63]
    SLICE_X78Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.719    10.381    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism             -0.232    10.148    
                         clock uncertainty            0.173    10.321    
    SLICE_X78Y53         FDCE (Hold_fdce_C_D)         0.330    10.651    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                        -10.651    
                         arrival time                          10.722    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.467ns (10.013%)  route 4.197ns (89.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.375ns
    Source Clock Delay      (SCD):    5.996ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595     5.996    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDRE (Prop_fdre_C_Q)         0.367     6.363 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           4.197    10.560    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][63]
    SLICE_X73Y55         LUT4 (Prop_lut4_I3_O)        0.100    10.660 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    10.660    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[60]
    SLICE_X73Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y55         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism             -0.232    10.142    
                         clock uncertainty            0.173    10.315    
    SLICE_X73Y55         FDCE (Hold_fdce_C_D)         0.270    10.585    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                        -10.585    
                         arrival time                          10.660    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.467ns (9.872%)  route 4.264ns (90.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.378ns
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.596     5.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y51         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y51         FDRE (Prop_fdre_C_Q)         0.367     6.364 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           4.264    10.627    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][30]
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.100    10.727 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    10.727    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[27]
    SLICE_X74Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.716    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.232    10.145    
                         clock uncertainty            0.173    10.318    
    SLICE_X74Y50         FDCE (Hold_fdce_C_D)         0.331    10.649    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                        -10.649    
                         arrival time                          10.727    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.577ns (12.333%)  route 4.102ns (87.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.465ns
    Source Clock Delay      (SCD):    6.076ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.676     6.076    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X68Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)         0.337     6.413 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           4.102    10.515    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[6]
    SLICE_X65Y41         LUT4 (Prop_lut4_I1_O)        0.240    10.755 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    10.755    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[6]
    SLICE_X65Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X65Y41         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.232    10.232    
                         clock uncertainty            0.173    10.405    
    SLICE_X65Y41         FDCE (Hold_fdce_C_D)         0.270    10.675    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.675    
                         arrival time                          10.755    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.467ns (9.867%)  route 4.266ns (90.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.378ns
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.596     5.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y50         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y50         FDRE (Prop_fdre_C_Q)         0.367     6.364 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           4.266    10.629    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X74Y50         LUT4 (Prop_lut4_I0_O)        0.100    10.729 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    10.729    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[25]
    SLICE_X74Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.716    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.232    10.145    
                         clock uncertainty            0.173    10.318    
    SLICE_X74Y50         FDCE (Hold_fdce_C_D)         0.331    10.649    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                        -10.649    
                         arrival time                          10.729    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.467ns (9.996%)  route 4.205ns (90.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.377ns
    Source Clock Delay      (SCD):    5.998ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.597     5.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y53         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y53         FDRE (Prop_fdre_C_Q)         0.367     6.365 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/Q
                         net (fo=1, routed)           4.205    10.570    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][32]
    SLICE_X77Y53         LUT4 (Prop_lut4_I3_O)        0.100    10.670 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[32]_i_1__0/O
                         net (fo=1, routed)           0.000    10.670    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[29]
    SLICE_X77Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y53         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.232    10.144    
                         clock uncertainty            0.173    10.317    
    SLICE_X77Y53         FDCE (Hold_fdce_C_D)         0.270    10.587    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                        -10.587    
                         arrival time                          10.670    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.467ns (9.852%)  route 4.273ns (90.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.377ns
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.594     5.995    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y57         FDRE (Prop_fdre_C_Q)         0.367     6.362 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/Q
                         net (fo=1, routed)           4.273    10.635    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][11]
    SLICE_X74Y56         LUT4 (Prop_lut4_I0_O)        0.100    10.735 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000    10.735    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[8]
    SLICE_X74Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.232    10.144    
                         clock uncertainty            0.173    10.317    
    SLICE_X74Y56         FDCE (Hold_fdce_C_D)         0.330    10.647    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.647    
                         arrival time                          10.735    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       11.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        14.387ns  (logic 0.518ns (3.600%)  route 13.869ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        6.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.862ns = ( 29.862 - 20.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.592    tap/dtmcs_tck
    SLICE_X50Y45         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.518     4.110 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          13.869    17.979    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X53Y42         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.665    29.862    tap/clk_core_BUFG
    SLICE_X53Y42         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.862    
                         clock uncertainty           -0.140    29.722    
    SLICE_X53Y42         FDCE (Setup_fdce_C_D)       -0.067    29.655    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.655    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             13.941ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.964ns  (logic 0.478ns (3.995%)  route 11.486ns (96.005%))
  Logic Levels:           0  
  Clock Path Skew:        6.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.862ns = ( 29.862 - 20.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.592    tap/dtmcs_tck
    SLICE_X50Y45         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.478     4.070 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          11.486    15.556    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X54Y42         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.665    29.862    tap/clk_core_BUFG
    SLICE_X54Y42         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.862    
                         clock uncertainty           -0.140    29.722    
    SLICE_X54Y42         FDCE (Setup_fdce_C_D)       -0.225    29.497    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.497    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                 13.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.221ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.148ns (2.813%)  route 5.114ns (97.187%))
  Logic Levels:           0  
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.297    tap/dtmcs_tck
    SLICE_X50Y45         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.148     1.445 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.114     6.559    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X54Y42         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.901     4.162    tap/clk_core_BUFG
    SLICE_X54Y42         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.162    
                         clock uncertainty            0.140     4.302    
    SLICE_X54Y42         FDCE (Hold_fdce_C_D)         0.036     4.338    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           6.559    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.822ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.164ns (2.781%)  route 5.733ns (97.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.297    tap/dtmcs_tck
    SLICE_X50Y45         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.461 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           5.733     7.194    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X53Y42         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.901     4.162    tap/clk_core_BUFG
    SLICE_X53Y42         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.162    
                         clock uncertainty            0.140     4.302    
    SLICE_X53Y42         FDCE (Hold_fdce_C_D)         0.070     4.372    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.372    
                         arrival time                           7.194    
  -------------------------------------------------------------------
                         slack                                  2.822    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.713ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.982ns  (logic 0.608ns (30.681%)  route 1.374ns (69.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.458ns = ( 90.458 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.796    90.457    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X53Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDCE (Prop_fdce_C_Q)         0.456    90.913 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.374    92.287    tap/dmi_reg_rdata[1]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.152    92.439 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    92.439    tap/dtmcs[3]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.674   103.217    tap/dtmcs_tck
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.075   103.152    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.152    
                         arrival time                         -92.439    
  -------------------------------------------------------------------
                         slack                                 10.713    

Slack (MET) :             10.812ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.874ns  (logic 0.608ns (32.438%)  route 1.266ns (67.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.466ns = ( 90.465 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.804    90.465    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.456    90.921 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           1.266    92.188    tap/dmi_reg_rdata[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.152    92.340 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    92.340    tap/dtmcs[4]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.674   103.217    tap/dtmcs_tck
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.075   103.152    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.152    
                         arrival time                         -92.340    
  -------------------------------------------------------------------
                         slack                                 10.812    

Slack (MET) :             10.898ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.788ns  (logic 0.672ns (37.575%)  route 1.116ns (62.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    10.465ns = ( 90.465 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    90.464    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518    90.982 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           1.116    92.099    tap/dmi_reg_rdata[4]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.154    92.253 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    92.253    tap/dtmcs[6]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.216    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.216    
                         clock uncertainty           -0.140   103.076    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.075   103.151    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.151    
                         arrival time                         -92.253    
  -------------------------------------------------------------------
                         slack                                 10.898    

Slack (MET) :             10.973ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.669ns  (logic 0.580ns (34.746%)  route 1.089ns (65.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 103.217 - 100.000 ) 
    Source Clock Delay      (SCD):    10.466ns = ( 90.465 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.804    90.465    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.456    90.921 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           1.089    92.011    tap/dmi_reg_rdata[22]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.124    92.135 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    92.135    tap/dtmcs[24]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.674   103.217    tap/dtmcs_tck
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.217    
                         clock uncertainty           -0.140   103.077    
    SLICE_X63Y48         FDRE (Setup_fdre_C_D)        0.031   103.108    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.108    
                         arrival time                         -92.135    
  -------------------------------------------------------------------
                         slack                                 10.973    

Slack (MET) :             10.996ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.731ns  (logic 0.668ns (38.593%)  route 1.063ns (61.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 103.215 - 100.000 ) 
    Source Clock Delay      (SCD):    10.466ns = ( 90.465 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.804    90.465    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDCE (Prop_fdce_C_Q)         0.518    90.983 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           1.063    92.046    tap/dmi_reg_rdata[27]
    SLICE_X60Y48         LUT3 (Prop_lut3_I0_O)        0.150    92.196 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    92.196    tap/dtmcs[29]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.215    tap/dtmcs_tck
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   103.215    
                         clock uncertainty           -0.140   103.075    
    SLICE_X60Y48         FDRE (Setup_fdre_C_D)        0.118   103.193    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.193    
                         arrival time                         -92.196    
  -------------------------------------------------------------------
                         slack                                 10.996    

Slack (MET) :             11.048ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.641ns  (logic 0.670ns (40.830%)  route 0.971ns (59.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 103.213 - 100.000 ) 
    Source Clock Delay      (SCD):    10.459ns = ( 90.459 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.797    90.458    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X56Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDCE (Prop_fdce_C_Q)         0.518    90.976 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.971    91.947    tap/dmi_reg_rdata[11]
    SLICE_X59Y42         LUT3 (Prop_lut3_I0_O)        0.152    92.099 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000    92.099    tap/dtmcs[13]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.670   103.213    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000   103.213    
                         clock uncertainty           -0.140   103.073    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.075   103.148    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        103.148    
                         arrival time                         -92.099    
  -------------------------------------------------------------------
                         slack                                 11.048    

Slack (MET) :             11.085ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.606ns  (logic 0.610ns (37.993%)  route 0.996ns (62.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 103.213 - 100.000 ) 
    Source Clock Delay      (SCD):    10.458ns = ( 90.458 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.796    90.457    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDCE (Prop_fdce_C_Q)         0.456    90.913 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.996    91.909    tap/dmi_reg_rdata[0]
    SLICE_X59Y42         LUT3 (Prop_lut3_I0_O)        0.154    92.063 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    92.063    tap/dtmcs[2]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.670   103.213    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.213    
                         clock uncertainty           -0.140   103.073    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.075   103.148    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.148    
                         arrival time                         -92.063    
  -------------------------------------------------------------------
                         slack                                 11.085    

Slack (MET) :             11.115ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.527ns  (logic 0.580ns (37.979%)  route 0.947ns (62.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    10.466ns = ( 90.465 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.804    90.465    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.456    90.921 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.947    91.869    tap/dmi_reg_rdata[5]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.124    91.993 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    91.993    tap/dtmcs[7]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.216    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   103.216    
                         clock uncertainty           -0.140   103.076    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.032   103.108    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.108    
                         arrival time                         -91.993    
  -------------------------------------------------------------------
                         slack                                 11.115    

Slack (MET) :             11.157ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.487ns  (logic 0.642ns (43.184%)  route 0.845ns (56.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    10.462ns = ( 90.462 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.800    90.461    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X60Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDCE (Prop_fdce_C_Q)         0.518    90.979 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.845    91.824    tap/dmi_reg_rdata[12]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.124    91.948 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    91.948    tap/dtmcs[14]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.216    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.216    
                         clock uncertainty           -0.140   103.076    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.029   103.105    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.105    
                         arrival time                         -91.948    
  -------------------------------------------------------------------
                         slack                                 11.157    

Slack (MET) :             11.172ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.514ns  (logic 0.670ns (44.243%)  route 0.844ns (55.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 103.216 - 100.000 ) 
    Source Clock Delay      (SCD):    10.465ns = ( 90.465 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    90.464    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.518    90.982 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.844    91.827    tap/dmi_reg_rdata[19]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.152    91.979 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    91.979    tap/dtmcs[21]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.216    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.216    
                         clock uncertainty           -0.140   103.076    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.075   103.151    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.151    
                         arrival time                         -91.979    
  -------------------------------------------------------------------
                         slack                                 11.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.629     3.277    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X58Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDCE (Prop_fdce_C_Q)         0.164     3.441 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.082     3.523    tap/dmi_reg_rdata[7]
    SLICE_X59Y42         LUT3 (Prop_lut3_I0_O)        0.048     3.571 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     3.571    tap/dtmcs[9]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.904     1.679    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.140     1.819    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.107     1.926    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.632     3.280    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.164     3.444 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.135     3.579    tap/dmi_reg_rdata[18]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.046     3.625 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     3.625    tap/dtmcs[20]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.682    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.682    
                         clock uncertainty            0.140     1.822    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.107     1.929    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.629     3.277    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X58Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDCE (Prop_fdce_C_Q)         0.164     3.441 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.135     3.576    tap/dmi_reg_rdata[9]
    SLICE_X59Y42         LUT3 (Prop_lut3_I0_O)        0.045     3.621 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     3.621    tap/dtmcs[11]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.904     1.679    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.140     1.819    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.092     1.911    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.550%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.632     3.280    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.164     3.444 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.136     3.580    tap/dmi_reg_rdata[17]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.045     3.625 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     3.625    tap/dtmcs[19]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.682    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.682    
                         clock uncertainty            0.140     1.822    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.092     1.914    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.718ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.797%)  route 0.195ns (51.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.631     3.279    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X61Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     3.420 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.195     3.615    tap/dmi_reg_rdata[28]
    SLICE_X60Y48         LUT3 (Prop_lut3_I0_O)        0.045     3.660 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     3.660    tap/dtmcs[30]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.906     1.681    tap/dtmcs_tck
    SLICE_X60Y48         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.140     1.821    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.121     1.942    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.185ns (47.736%)  route 0.203ns (52.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.632     3.280    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.141     3.421 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.203     3.623    tap/dmi_reg_rdata[6]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.044     3.667 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     3.667    tap/dtmcs[8]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.682    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.682    
                         clock uncertainty            0.140     1.822    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.107     1.929    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.616%)  route 0.197ns (51.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.632     3.280    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.141     3.421 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.197     3.618    tap/dmi_reg_rdata[15]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.045     3.663 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     3.663    tap/dtmcs[17]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.683    tap/dtmcs_tck
    SLICE_X64Y44         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000     1.683    
                         clock uncertainty            0.140     1.823    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.092     1.915    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.490%)  route 0.189ns (47.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.633     3.281    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X62Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDCE (Prop_fdce_C_Q)         0.164     3.445 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.189     3.634    tap/dmi_reg_rdata[25]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.045     3.679 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     3.679    tap/dtmcs[27]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.683    tap/dtmcs_tck
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.683    
                         clock uncertainty            0.140     1.823    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.107     1.930    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.679    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.948%)  route 0.178ns (46.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.629     3.277    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X60Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDCE (Prop_fdce_C_Q)         0.164     3.441 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.178     3.619    tap/dmi_reg_rdata[8]
    SLICE_X59Y42         LUT3 (Prop_lut3_I0_O)        0.045     3.664 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     3.664    tap/dtmcs[10]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.904     1.679    tap/dtmcs_tck
    SLICE_X59Y42         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.140     1.819    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.091     1.910    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.480%)  route 0.223ns (54.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.633     3.281    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X64Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDCE (Prop_fdce_C_Q)         0.141     3.422 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.223     3.645    tap/dmi_reg_rdata[21]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.045     3.690 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     3.690    tap/dtmcs[23]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.683    tap/dtmcs_tck
    SLICE_X63Y48         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000     1.683    
                         clock uncertainty            0.140     1.823    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.092     1.915    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  1.775    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.462ns  (logic 0.642ns (3.677%)  route 16.820ns (96.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.795ns = ( 29.795 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.533    17.515    clk_gen/rst_core
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124    17.639 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)       10.287    27.927    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[0]_0
    SLICE_X82Y102        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.598    29.795    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/clk_core_BUFG
    SLICE_X82Y102        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[2]/C
                         clock pessimism              0.464    30.259    
                         clock uncertainty           -0.062    30.197    
    SLICE_X82Y102        FDCE (Recov_fdce_C_CLR)     -0.405    29.792    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         29.792    
                         arrival time                         -27.927    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 0.642ns (3.867%)  route 15.959ns (96.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.787ns = ( 29.787 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.533    17.515    clk_gen/rst_core
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124    17.639 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        9.426    27.065    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[0]_0
    SLICE_X81Y105        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.590    29.787    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/clk_core_BUFG
    SLICE_X81Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[3]/C
                         clock pessimism              0.464    30.251    
                         clock uncertainty           -0.062    30.189    
    SLICE_X81Y105        FDCE (Recov_fdce_C_CLR)     -0.405    29.784    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.784    
                         arrival time                         -27.065    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.763ns  (logic 0.642ns (4.073%)  route 15.121ns (95.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.687ns = ( 29.687 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.533    17.515    clk_gen/rst_core
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124    17.639 f  clk_gen/dout[1]_i_1__546/O
                         net (fo=3830, routed)        8.588    26.227    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[0]_0
    SLICE_X53Y108        FDCE                                         f  swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.490    29.687    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/clk_core_BUFG
    SLICE_X53Y108        FDCE                                         r  swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[1]/C
                         clock pessimism              0.464    30.151    
                         clock uncertainty           -0.062    30.089    
    SLICE_X53Y108        FDCE (Recov_fdce_C_CLR)     -0.405    29.684    swervolf/swerv_eh1/swerv/pic_ctrl_inst/sync_inst/sync_ff1/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.684    
                         arrival time                         -26.227    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.346ns  (logic 0.666ns (4.340%)  route 14.680ns (95.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.808ns = ( 29.808 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.018    17.000    clk_gen/rst_core
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.148    17.148 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        8.662    25.811    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X86Y99         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.610    29.808    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X86Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.472    30.280    
                         clock uncertainty           -0.062    30.217    
    SLICE_X86Y99         FDCE (Recov_fdce_C_CLR)     -0.609    29.608    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.608    
                         arrival time                         -25.811    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.346ns  (logic 0.666ns (4.340%)  route 14.680ns (95.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.808ns = ( 29.808 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.018    17.000    clk_gen/rst_core
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.148    17.148 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        8.662    25.811    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X86Y99         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.610    29.808    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X86Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism              0.472    30.280    
                         clock uncertainty           -0.062    30.217    
    SLICE_X86Y99         FDCE (Recov_fdce_C_CLR)     -0.609    29.608    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         29.608    
                         arrival time                         -25.811    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.297ns  (logic 0.666ns (4.354%)  route 14.631ns (95.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.807ns = ( 29.807 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.018    17.000    clk_gen/rst_core
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.148    17.148 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        8.613    25.761    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X86Y94         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.609    29.807    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X86Y94         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[31]/C
                         clock pessimism              0.472    30.279    
                         clock uncertainty           -0.062    30.216    
    SLICE_X86Y94         FDCE (Recov_fdce_C_CLR)     -0.609    29.607    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dataff/genblock.dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         29.607    
                         arrival time                         -25.761    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.293ns  (logic 0.666ns (4.355%)  route 14.627ns (95.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.807ns = ( 29.807 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.018    17.000    clk_gen/rst_core
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.148    17.148 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        8.609    25.757    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X87Y94         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.609    29.807    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X87Y94         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[31]/C
                         clock pessimism              0.472    30.279    
                         clock uncertainty           -0.062    30.216    
    SLICE_X87Y94         FDCE (Recov_fdce_C_CLR)     -0.609    29.607    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dataff/genblock.dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         29.607    
                         arrival time                         -25.757    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[14]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.260ns  (logic 0.666ns (4.364%)  route 14.594ns (95.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.800ns = ( 29.800 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.018    17.000    clk_gen/rst_core
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.148    17.148 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        8.576    25.724    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[31]_7
    SLICE_X85Y86         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.602    29.800    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X85Y86         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[14]/C
                         clock pessimism              0.472    30.272    
                         clock uncertainty           -0.062    30.209    
    SLICE_X85Y86         FDCE (Recov_fdce_C_CLR)     -0.609    29.600    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         29.600    
                         arrival time                         -25.724    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.260ns  (logic 0.666ns (4.364%)  route 14.594ns (95.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.800ns = ( 29.800 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.018    17.000    clk_gen/rst_core
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.148    17.148 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        8.576    25.724    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[31]_7
    SLICE_X85Y86         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.602    29.800    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X85Y86         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[15]/C
                         clock pessimism              0.472    30.272    
                         clock uncertainty           -0.062    30.209    
    SLICE_X85Y86         FDCE (Recov_fdce_C_CLR)     -0.609    29.600    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         29.600    
                         arrival time                         -25.724    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[18]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.260ns  (logic 0.666ns (4.364%)  route 14.594ns (95.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.800ns = ( 29.800 - 20.000 ) 
    Source Clock Delay      (SCD):    10.465ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.803    10.465    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518    10.983 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        6.018    17.000    clk_gen/rst_core
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.148    17.148 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        8.576    25.724    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[31]_7
    SLICE_X85Y86         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       1.602    29.800    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X85Y86         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[18]/C
                         clock pessimism              0.472    30.272    
                         clock uncertainty           -0.062    30.209    
    SLICE_X85Y86         FDCE (Recov_fdce_C_CLR)     -0.609    29.600    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.dff/dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         29.600    
                         arrival time                         -25.724    
  -------------------------------------------------------------------
                         slack                                  3.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.422%)  route 0.132ns (44.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.163ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        0.132     3.572    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X44Y14         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.902     4.163    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X44Y14         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]/C
                         clock pessimism             -0.872     3.291    
    SLICE_X44Y14         FDCE (Remov_fdce_C_CLR)     -0.092     3.199    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.422%)  route 0.132ns (44.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.163ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        0.132     3.572    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X44Y14         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.902     4.163    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X44Y14         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]/C
                         clock pessimism             -0.872     3.291    
    SLICE_X44Y14         FDCE (Remov_fdce_C_CLR)     -0.092     3.199    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.422%)  route 0.132ns (44.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.163ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        0.132     3.572    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X44Y14         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.902     4.163    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X44Y14         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]/C
                         clock pessimism             -0.872     3.291    
    SLICE_X44Y14         FDCE (Remov_fdce_C_CLR)     -0.092     3.199    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.572    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[29]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.164ns (6.318%)  route 2.432ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.030ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        2.432     5.872    swervolf/timer_ptc/rst_core
    SLICE_X73Y121        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.317     5.151    swervolf_n_510
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.180 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.850     6.030    swervolf/timer_ptc/CLK
    SLICE_X73Y121        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[29]/C
                         clock pessimism             -0.557     5.474    
    SLICE_X73Y121        FDCE (Remov_fdce_C_CLR)     -0.092     5.382    swervolf/timer_ptc/rptc_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.382    
                         arrival time                           5.872    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[30]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.164ns (6.318%)  route 2.432ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.030ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        2.432     5.872    swervolf/timer_ptc/rst_core
    SLICE_X73Y121        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.317     5.151    swervolf_n_510
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.180 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.850     6.030    swervolf/timer_ptc/CLK
    SLICE_X73Y121        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[30]/C
                         clock pessimism             -0.557     5.474    
    SLICE_X73Y121        FDCE (Remov_fdce_C_CLR)     -0.092     5.382    swervolf/timer_ptc/rptc_cntr_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.382    
                         arrival time                           5.872    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[31]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.164ns (6.318%)  route 2.432ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.030ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        2.432     5.872    swervolf/timer_ptc/rst_core
    SLICE_X73Y121        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.317     5.151    swervolf_n_510
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.180 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.850     6.030    swervolf/timer_ptc/CLK
    SLICE_X73Y121        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[31]/C
                         clock pessimism             -0.557     5.474    
    SLICE_X73Y121        FDCE (Remov_fdce_C_CLR)     -0.092     5.382    swervolf/timer_ptc/rptc_cntr_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.382    
                         arrival time                           5.872    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.164ns (6.219%)  route 2.473ns (93.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.037ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        2.473     5.913    swervolf/timer_ptc/rst_core
    SLICE_X76Y117        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.317     5.151    swervolf_n_510
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.180 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     6.037    swervolf/timer_ptc/CLK
    SLICE_X76Y117        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[13]/C
                         clock pessimism             -0.557     5.481    
    SLICE_X76Y117        FDCE (Remov_fdce_C_CLR)     -0.067     5.414    swervolf/timer_ptc/rptc_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.414    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[14]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.164ns (6.219%)  route 2.473ns (93.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.037ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        2.473     5.913    swervolf/timer_ptc/rst_core
    SLICE_X76Y117        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.317     5.151    swervolf_n_510
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.180 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     6.037    swervolf/timer_ptc/CLK
    SLICE_X76Y117        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[14]/C
                         clock pessimism             -0.557     5.481    
    SLICE_X76Y117        FDCE (Remov_fdce_C_CLR)     -0.067     5.414    swervolf/timer_ptc/rptc_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.414    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[15]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.164ns (6.219%)  route 2.473ns (93.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.037ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        2.473     5.913    swervolf/timer_ptc/rst_core
    SLICE_X76Y117        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.317     5.151    swervolf_n_510
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.180 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     6.037    swervolf/timer_ptc/CLK
    SLICE_X76Y117        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[15]/C
                         clock pessimism             -0.557     5.481    
    SLICE_X76Y117        FDCE (Remov_fdce_C_CLR)     -0.067     5.414    swervolf/timer_ptc/rptc_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.414    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[19]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.164ns (6.219%)  route 2.473ns (93.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.037ns
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16631, routed)       0.628     3.276    clk_gen/clk_core_BUFG
    SLICE_X42Y14         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     3.440 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2729, routed)        2.473     5.913    swervolf/timer_ptc/rst_core
    SLICE_X76Y117        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.317     5.151    swervolf_n_510
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.180 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.858     6.037    swervolf/timer_ptc/CLK
    SLICE_X76Y117        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[19]/C
                         clock pessimism             -0.557     5.481    
    SLICE_X76Y117        FDCE (Remov_fdce_C_CLR)     -0.067     5.414    swervolf/timer_ptc/rptc_cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.414    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.478ns (6.890%)  route 6.460ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.460    13.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X62Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.671    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X62Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.239    16.310    
                         clock uncertainty           -0.057    16.254    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.532    15.722    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.722    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.478ns (6.890%)  route 6.460ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.460    13.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_rst
    SLICE_X62Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.671    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/C
                         clock pessimism              0.239    16.310    
                         clock uncertainty           -0.057    16.254    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.532    15.722    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.722    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.478ns (6.890%)  route 6.460ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.460    13.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X62Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.671    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X62Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.239    16.310    
                         clock uncertainty           -0.057    16.254    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.490    15.764    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.478ns (6.890%)  route 6.460ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.460    13.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X62Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.671    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X62Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.239    16.310    
                         clock uncertainty           -0.057    16.254    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.490    15.764    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.478ns (6.890%)  route 6.460ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.460    13.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X62Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.671    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X62Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.239    16.310    
                         clock uncertainty           -0.057    16.254    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.490    15.764    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.478ns (6.890%)  route 6.460ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 16.071 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.460    13.290    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_rst
    SLICE_X62Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.671    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/C
                         clock pessimism              0.239    16.310    
                         clock uncertainty           -0.057    16.254    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.490    15.764    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.478ns (8.222%)  route 5.335ns (91.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.065ns = ( 16.065 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.335    12.166    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X51Y19         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.665    16.065    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X51Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism              0.239    16.304    
                         clock uncertainty           -0.057    16.248    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.576    15.672    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.478ns (8.222%)  route 5.335ns (91.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.065ns = ( 16.065 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.335    12.166    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X51Y19         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.665    16.065    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X51Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.239    16.304    
                         clock uncertainty           -0.057    16.248    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.576    15.672    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.478ns (8.222%)  route 5.335ns (91.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.065ns = ( 16.065 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.335    12.166    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X51Y19         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.665    16.065    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X51Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism              0.239    16.304    
                         clock uncertainty           -0.057    16.248    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.576    15.672    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.478ns (8.222%)  route 5.335ns (91.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.065ns = ( 16.065 - 10.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.720     6.353    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.831 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.335    12.166    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X51Y19         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.665    16.065    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X51Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.239    16.304    
                         clock uncertainty           -0.057    16.248    
    SLICE_X51Y19         FDCE (Recov_fdce_C_CLR)     -0.576    15.672    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  3.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.041%)  route 0.252ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.252     2.278    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X84Y68         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.041%)  route 0.252ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.252     2.278    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X84Y68         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.041%)  route 0.252ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.252     2.278    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X84Y68         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.041%)  route 0.252ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.252     2.278    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X84Y68         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X84Y68         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X84Y68         FDCE (Remov_fdce_C_CLR)     -0.120     1.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.148ns (27.807%)  route 0.384ns (72.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.384     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X85Y67         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X85Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.514     1.915    
    SLICE_X85Y67         FDCE (Remov_fdce_C_CLR)     -0.145     1.770    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.148ns (27.807%)  route 0.384ns (72.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.384     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X85Y67         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X85Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.514     1.915    
    SLICE_X85Y67         FDCE (Remov_fdce_C_CLR)     -0.145     1.770    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.148ns (27.807%)  route 0.384ns (72.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.384     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X85Y67         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X85Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism             -0.514     1.915    
    SLICE_X85Y67         FDCE (Remov_fdce_C_CLR)     -0.145     1.770    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.148ns (27.807%)  route 0.384ns (72.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.384     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X85Y67         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.870     2.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X85Y67         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism             -0.514     1.915    
    SLICE_X85Y67         FDCE (Remov_fdce_C_CLR)     -0.145     1.770    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.148ns (27.763%)  route 0.385ns (72.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.385     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y69         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.868     2.428    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.514     1.913    
    SLICE_X83Y69         FDCE (Remov_fdce_C_CLR)     -0.145     1.768    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.148ns (27.763%)  route 0.385ns (72.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X88Y69         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.026 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.385     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y69         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.868     2.428    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism             -0.514     1.913    
    SLICE_X83Y69         FDCE (Remov_fdce_C_CLR)     -0.145     1.768    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.643    





