// Seed: 22219048
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  initial assert (id_3);
endmodule
module module_1 (
    input tri  id_0,
    input wand id_1,
    input wire id_2
);
  wire id_4;
  module_0(
      id_4, id_4
  );
endmodule
module module_2 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    input supply0 id_10,
    output wand id_11,
    input uwire id_12,
    output uwire id_13,
    input supply1 id_14,
    output wire id_15,
    input supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input tri id_19,
    output supply1 id_20,
    input tri id_21,
    output tri0 id_22,
    output tri id_23
);
  wire id_25;
  wire id_26;
  module_0(
      id_25, id_26
  );
endmodule
