============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Tue May 14 08:42:27 2019

   Run on =     JSB-C
============================================================
RUN-1002 : start command "open_project LCD_8080ToRGB.al"
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1003 : finish command "open_project LCD_8080ToRGB.al" in  2.559320s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (3.7%)

RUN-1004 : used memory is 30 MB, reserved memory is 13 MB, peak memory is 30 MB
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "import_device ef2_1.db -package EF2L15LG100B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :        done        |        P76        |    gpio    
ARC-1001 :        initn       |        P77        |    gpio    
ARC-1001 :      programn      |        P81        |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P94/P90/P91/P95  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-8007 ERROR: net 'RGBData[7]' is constantly driven from multiple places in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: another driver from here in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(115)
HDL-1007 : module 'LCD8080Ctrl' remains a black box, due to errors in its contents in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-8007 ERROR: LCD8080Ctrl is a black box in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
SYN-5014 WARNING: the net's pin: pin "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(92)
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 565/49 useful/useless nets, 427/46 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 259 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 523/13 useful/useless nets, 385/43 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/FrameFlag_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 2, 97 better
SYN-1014 : Optimize round 3
SYN-1032 : 453/49 useful/useless nets, 330/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 3, 20 better
SYN-1014 : Optimize round 4
SYN-1032 : 426/11 useful/useless nets, 303/8 useful/useless insts
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 299/65 useful/useless nets, 206/19 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     D1/reg1_b0
SYN-1002 :     U4/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 67 better
SYN-1014 : Optimize round 6
SYN-1032 : 263/10 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1015 : Optimize round 6, 25 better
SYN-1014 : Optimize round 7
SYN-1032 : 252/10 useful/useless nets, 159/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates           69
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |3      |66     |6      |
+-----------------------------------------+

GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 291/19 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 6 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 278/0 useful/useless nets, 205/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 426/0 useful/useless nets, 353/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 93 (2.47), #lev = 4 (3.21)
SYN-3001 : Mapper mapped 167 instances into 99 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 283/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 33 adder to BLE ...
SYN-4008 : Packed 33 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 33 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 99/177 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |151   |151   |66    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 126 instances, 76 slices, 2 macros(26 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025304s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (184.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 30966.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 16927.6, overlap = 2.25
PHY-3002 : Step(2): len = 10932.6, overlap = 0
PHY-3002 : Step(3): len = 8411.5, overlap = 0
PHY-3002 : Step(4): len = 7005.9, overlap = 0
PHY-3002 : Step(5): len = 6230.1, overlap = 2.25
PHY-3002 : Step(6): len = 5916.9, overlap = 2.25
PHY-3002 : Step(7): len = 5760.8, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000286241
PHY-3002 : Step(8): len = 5720.3, overlap = 0
PHY-3002 : Step(9): len = 5527, overlap = 0
PHY-3002 : Step(10): len = 5390.2, overlap = 0
PHY-3002 : Step(11): len = 5271.6, overlap = 0
PHY-3002 : Step(12): len = 5257.1, overlap = 0
PHY-3002 : Step(13): len = 5256.6, overlap = 0
PHY-3002 : Step(14): len = 5127.6, overlap = 0
PHY-3002 : Step(15): len = 5005, overlap = 0
PHY-3002 : Step(16): len = 4889.8, overlap = 0
PHY-3002 : Step(17): len = 4868.3, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000572482
PHY-3002 : Step(18): len = 4862.4, overlap = 0
PHY-3002 : Step(19): len = 4862.4, overlap = 0
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00114496
PHY-3002 : Step(20): len = 4853.5, overlap = 0
PHY-3002 : Step(21): len = 4853.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(22): len = 4848.3, overlap = 0.25
PHY-3002 : Step(23): len = 4848.3, overlap = 0.25
PHY-3002 : Step(24): len = 4825.5, overlap = 0.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35173e-05
PHY-3002 : Step(25): len = 4819, overlap = 10.25
PHY-3002 : Step(26): len = 4826.9, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.70346e-05
PHY-3002 : Step(27): len = 4812.6, overlap = 9.75
PHY-3002 : Step(28): len = 4830.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.40693e-05
PHY-3002 : Step(29): len = 4873.5, overlap = 9.5
PHY-3002 : Step(30): len = 4873.5, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.67884e-05
PHY-3002 : Step(31): len = 4991.2, overlap = 9.25
PHY-3002 : Step(32): len = 5071, overlap = 9.5
PHY-3002 : Step(33): len = 5154, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000193577
PHY-3002 : Step(34): len = 5539, overlap = 5.75
PHY-3002 : Step(35): len = 5539, overlap = 5.75
PHY-3002 : Step(36): len = 5507.2, overlap = 6
PHY-3002 : Step(37): len = 5504.8, overlap = 6
PHY-3002 : Step(38): len = 5546, overlap = 5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000355464
PHY-3002 : Step(39): len = 5947.4, overlap = 5.25
PHY-3002 : Step(40): len = 6050.3, overlap = 4.75
PHY-3002 : Step(41): len = 6030.9, overlap = 4.25
PHY-3002 : Step(42): len = 6021.2, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016220s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (192.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00116535
PHY-3002 : Step(43): len = 6628.2, overlap = 2.5
PHY-3002 : Step(44): len = 6439.1, overlap = 2.5
PHY-3002 : Step(45): len = 6393, overlap = 2.25
PHY-3002 : Step(46): len = 6409.6, overlap = 2.75
PHY-3002 : Step(47): len = 6385.5, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0023307
PHY-3002 : Step(48): len = 6472.8, overlap = 3
PHY-3002 : Step(49): len = 6505.6, overlap = 3
PHY-3002 : Step(50): len = 6505.6, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0046614
PHY-3002 : Step(51): len = 6546.3, overlap = 3
PHY-3002 : Step(52): len = 6561.5, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002717s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6666.6, Over = 0
PHY-3001 : Final: Len = 6666.6, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 67 to 59
PHY-1001 : Pin misalignment score is improved from 59 to 58
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 5 to 0
PHY-1001 : Pin misalignment score is improved from 59 to 59
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.022653s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (137.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 7216, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 7240, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 7240, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 7368, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.053356s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (146.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.027151s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (114.9%)

PHY-1002 : len = 2760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.047000s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (99.6%)

PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  0.136897s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (136.7%)

PHY-1002 : len = 14048, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.021225s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (220.5%)

PHY-1002 : len = 13760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.005929s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 13760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.005881s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 13776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13776
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.221094s wall, 2.215214s user + 0.187201s system = 2.402415s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.341454s wall, 2.340015s user + 0.234002s system = 2.574016s CPU (109.9%)

RUN-1004 : used memory is 188 MB, reserved memory is 159 MB, peak memory is 266 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 128
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 1350
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 283 valid insts, and 4236 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.904713s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1.6%)

RUN-1004 : used memory is 219 MB, reserved memory is 188 MB, peak memory is 266 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.111986s wall, 0.577204s user + 0.078001s system = 0.655204s CPU (21.1%)

RUN-1004 : used memory is 190 MB, reserved memory is 160 MB, peak memory is 266 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
SYN-5014 WARNING: the net's pin: pin "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(92)
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 565/49 useful/useless nets, 427/46 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 259 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 523/13 useful/useless nets, 385/43 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/FrameFlag_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 2, 97 better
SYN-1014 : Optimize round 3
SYN-1032 : 453/49 useful/useless nets, 330/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 3, 20 better
SYN-1014 : Optimize round 4
SYN-1032 : 426/11 useful/useless nets, 303/8 useful/useless insts
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 299/65 useful/useless nets, 206/19 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     D1/reg1_b0
SYN-1002 :     U4/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 67 better
SYN-1014 : Optimize round 6
SYN-1032 : 263/10 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1015 : Optimize round 6, 25 better
SYN-1014 : Optimize round 7
SYN-1032 : 252/10 useful/useless nets, 159/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates           69
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |3      |66     |6      |
+-----------------------------------------+

GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 291/19 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 6 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 278/0 useful/useless nets, 205/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 426/0 useful/useless nets, 353/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 93 (2.47), #lev = 4 (3.21)
SYN-3001 : Mapper mapped 167 instances into 99 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 283/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 33 adder to BLE ...
SYN-4008 : Packed 33 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 33 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 99/177 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |151   |151   |66    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 126 instances, 76 slices, 2 macros(26 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020890s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (149.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 30966.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(53): len = 16927.6, overlap = 2.25
PHY-3002 : Step(54): len = 10932.6, overlap = 0
PHY-3002 : Step(55): len = 8411.5, overlap = 0
PHY-3002 : Step(56): len = 7005.9, overlap = 0
PHY-3002 : Step(57): len = 6230.1, overlap = 2.25
PHY-3002 : Step(58): len = 5916.9, overlap = 2.25
PHY-3002 : Step(59): len = 5760.8, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000286241
PHY-3002 : Step(60): len = 5720.3, overlap = 0
PHY-3002 : Step(61): len = 5527, overlap = 0
PHY-3002 : Step(62): len = 5390.2, overlap = 0
PHY-3002 : Step(63): len = 5271.6, overlap = 0
PHY-3002 : Step(64): len = 5257.1, overlap = 0
PHY-3002 : Step(65): len = 5256.6, overlap = 0
PHY-3002 : Step(66): len = 5127.6, overlap = 0
PHY-3002 : Step(67): len = 5005, overlap = 0
PHY-3002 : Step(68): len = 4889.8, overlap = 0
PHY-3002 : Step(69): len = 4868.3, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000572482
PHY-3002 : Step(70): len = 4862.4, overlap = 0
PHY-3002 : Step(71): len = 4862.4, overlap = 0
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00114496
PHY-3002 : Step(72): len = 4853.5, overlap = 0
PHY-3002 : Step(73): len = 4853.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001450s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(74): len = 4848.3, overlap = 0.25
PHY-3002 : Step(75): len = 4848.3, overlap = 0.25
PHY-3002 : Step(76): len = 4825.5, overlap = 0.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35173e-05
PHY-3002 : Step(77): len = 4819, overlap = 10.25
PHY-3002 : Step(78): len = 4826.9, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.70346e-05
PHY-3002 : Step(79): len = 4812.6, overlap = 9.75
PHY-3002 : Step(80): len = 4830.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.40693e-05
PHY-3002 : Step(81): len = 4873.5, overlap = 9.5
PHY-3002 : Step(82): len = 4873.5, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.67884e-05
PHY-3002 : Step(83): len = 4991.2, overlap = 9.25
PHY-3002 : Step(84): len = 5071, overlap = 9.5
PHY-3002 : Step(85): len = 5154, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000193577
PHY-3002 : Step(86): len = 5539, overlap = 5.75
PHY-3002 : Step(87): len = 5539, overlap = 5.75
PHY-3002 : Step(88): len = 5507.2, overlap = 6
PHY-3002 : Step(89): len = 5504.8, overlap = 6
PHY-3002 : Step(90): len = 5546, overlap = 5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000355464
PHY-3002 : Step(91): len = 5947.4, overlap = 5.25
PHY-3002 : Step(92): len = 6050.3, overlap = 4.75
PHY-3002 : Step(93): len = 6030.9, overlap = 4.25
PHY-3002 : Step(94): len = 6021.2, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015129s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (103.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00116535
PHY-3002 : Step(95): len = 6628.2, overlap = 2.5
PHY-3002 : Step(96): len = 6439.1, overlap = 2.5
PHY-3002 : Step(97): len = 6393, overlap = 2.25
PHY-3002 : Step(98): len = 6409.6, overlap = 2.75
PHY-3002 : Step(99): len = 6385.5, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0023307
PHY-3002 : Step(100): len = 6472.8, overlap = 3
PHY-3002 : Step(101): len = 6505.6, overlap = 3
PHY-3002 : Step(102): len = 6505.6, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0046614
PHY-3002 : Step(103): len = 6546.3, overlap = 3
PHY-3002 : Step(104): len = 6561.5, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6666.6, Over = 0
PHY-3001 : Final: Len = 6666.6, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 67 to 59
PHY-1001 : Pin misalignment score is improved from 59 to 58
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 5 to 0
PHY-1001 : Pin misalignment score is improved from 59 to 59
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.020991s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 7216, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 7240, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 7240, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 7368, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.053072s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (205.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.026992s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (173.4%)

PHY-1002 : len = 2760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.044316s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (140.8%)

PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  0.123135s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (215.4%)

PHY-1002 : len = 14048, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.020843s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (149.7%)

PHY-1002 : len = 13760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.007439s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 13760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.004140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 13776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13776
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.816735s wall, 0.951606s user + 0.062400s system = 1.014007s CPU (124.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 128
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 1350
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 283 valid insts, and 4236 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.906959s wall, 0.171601s user + 0.046800s system = 0.218401s CPU (11.5%)

RUN-1004 : used memory is 226 MB, reserved memory is 194 MB, peak memory is 274 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.088324s wall, 0.717605s user + 0.093601s system = 0.811205s CPU (26.3%)

RUN-1004 : used memory is 196 MB, reserved memory is 165 MB, peak memory is 274 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
SYN-5014 WARNING: the net's pin: pin "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(92)
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 565/49 useful/useless nets, 427/46 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 259 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 523/13 useful/useless nets, 385/43 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/FrameFlag_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 2, 97 better
SYN-1014 : Optimize round 3
SYN-1032 : 453/49 useful/useless nets, 330/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 3, 20 better
SYN-1014 : Optimize round 4
SYN-1032 : 426/11 useful/useless nets, 303/8 useful/useless insts
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 299/65 useful/useless nets, 206/19 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     D1/reg1_b0
SYN-1002 :     U4/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 67 better
SYN-1014 : Optimize round 6
SYN-1032 : 263/10 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1015 : Optimize round 6, 25 better
SYN-1014 : Optimize round 7
SYN-1032 : 252/10 useful/useless nets, 159/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates           69
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |3      |66     |6      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RST  LOCATION = P12; "
USR-8055 ERROR: Pin i8080_RST is set to the same pad with nRST.
USR-8064 ERROR: Read IO/io.adc error-out.
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
SYN-5014 WARNING: the net's pin: pin "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(92)
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 565/49 useful/useless nets, 427/46 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 259 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 523/13 useful/useless nets, 385/43 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/FrameFlag_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 2, 97 better
SYN-1014 : Optimize round 3
SYN-1032 : 453/49 useful/useless nets, 330/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 3, 20 better
SYN-1014 : Optimize round 4
SYN-1032 : 426/11 useful/useless nets, 303/8 useful/useless insts
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 299/65 useful/useless nets, 206/19 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     D1/reg1_b0
SYN-1002 :     U4/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 67 better
SYN-1014 : Optimize round 6
SYN-1032 : 263/10 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1015 : Optimize round 6, 25 better
SYN-1014 : Optimize round 7
SYN-1032 : 252/10 useful/useless nets, 159/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates           69
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |3      |66     |6      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 291/19 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 6 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 278/0 useful/useless nets, 205/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 426/0 useful/useless nets, 353/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 93 (2.47), #lev = 4 (3.21)
SYN-3001 : Mapper mapped 167 instances into 99 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 283/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 33 adder to BLE ...
SYN-4008 : Packed 33 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 33 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 99/177 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |151   |151   |66    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 126 instances, 76 slices, 2 macros(26 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031471s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 30636.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(105): len = 16683.3, overlap = 2.25
PHY-3002 : Step(106): len = 10728.4, overlap = 0
PHY-3002 : Step(107): len = 8277.1, overlap = 0
PHY-3002 : Step(108): len = 6814.9, overlap = 0
PHY-3002 : Step(109): len = 6056, overlap = 2.25
PHY-3002 : Step(110): len = 5752.9, overlap = 2.25
PHY-3002 : Step(111): len = 5527.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000303086
PHY-3002 : Step(112): len = 5595.2, overlap = 0
PHY-3002 : Step(113): len = 5361.7, overlap = 0
PHY-3002 : Step(114): len = 5250, overlap = 0
PHY-3002 : Step(115): len = 5178.6, overlap = 0
PHY-3002 : Step(116): len = 5121.2, overlap = 0
PHY-3002 : Step(117): len = 5126.1, overlap = 0
PHY-3002 : Step(118): len = 4877.3, overlap = 0
PHY-3002 : Step(119): len = 4824, overlap = 0
PHY-3002 : Step(120): len = 4843.9, overlap = 0
PHY-3002 : Step(121): len = 4787.6, overlap = 0
PHY-3002 : Step(122): len = 4717.8, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000606173
PHY-3002 : Step(123): len = 4725.9, overlap = 0
PHY-3002 : Step(124): len = 4710.7, overlap = 0
PHY-3002 : Step(125): len = 4673, overlap = 0
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00121235
PHY-3002 : Step(126): len = 4638.9, overlap = 0
PHY-3002 : Step(127): len = 4615.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(128): len = 4862.9, overlap = 1
PHY-3002 : Step(129): len = 4874.7, overlap = 1
PHY-3002 : Step(130): len = 4796.1, overlap = 0.75
PHY-3002 : Step(131): len = 4788.5, overlap = 0.75
PHY-3002 : Step(132): len = 4736.5, overlap = 1.25
PHY-3002 : Step(133): len = 4729, overlap = 1.25
PHY-3002 : Step(134): len = 4704.1, overlap = 1
PHY-3002 : Step(135): len = 4674, overlap = 1
PHY-3002 : Step(136): len = 4696.7, overlap = 1
PHY-3002 : Step(137): len = 4696.7, overlap = 1
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.29156e-05
PHY-3002 : Step(138): len = 4655.9, overlap = 7
PHY-3002 : Step(139): len = 4656.5, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.58313e-05
PHY-3002 : Step(140): len = 4688, overlap = 7.5
PHY-3002 : Step(141): len = 4695.3, overlap = 7.5
PHY-3002 : Step(142): len = 4675.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.16625e-05
PHY-3002 : Step(143): len = 4847.2, overlap = 6
PHY-3002 : Step(144): len = 4883.6, overlap = 5.75
PHY-3002 : Step(145): len = 4859.4, overlap = 6.25
PHY-3002 : Step(146): len = 4863.2, overlap = 5.75
PHY-3002 : Step(147): len = 4872, overlap = 5.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000183325
PHY-3002 : Step(148): len = 5123.1, overlap = 4.5
PHY-3002 : Step(149): len = 5276.8, overlap = 4.25
PHY-3002 : Step(150): len = 5452.8, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014307s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (327.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00145572
PHY-3002 : Step(151): len = 6125.4, overlap = 1.25
PHY-3002 : Step(152): len = 5967.3, overlap = 2.25
PHY-3002 : Step(153): len = 5946.9, overlap = 3
PHY-3002 : Step(154): len = 5915.8, overlap = 3
PHY-3002 : Step(155): len = 5854.1, overlap = 3.25
PHY-3002 : Step(156): len = 5837.5, overlap = 3.25
PHY-3002 : Step(157): len = 5853.7, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00291144
PHY-3002 : Step(158): len = 5926, overlap = 2.75
PHY-3002 : Step(159): len = 5946.3, overlap = 3
PHY-3002 : Step(160): len = 5955.8, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00582289
PHY-3002 : Step(161): len = 5995.9, overlap = 3
PHY-3002 : Step(162): len = 6007.2, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002995s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6174.8, Over = 0
PHY-3001 : Final: Len = 6174.8, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 67 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 58
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.024690s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (126.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 6720, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 6768, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 6784, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 6896, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6920, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.077648s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (120.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.027466s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (113.6%)

PHY-1002 : len = 2624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.083106s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (93.9%)

PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  0.110622s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (112.8%)

PHY-1002 : len = 12984, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.018336s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 12880, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.004196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 12880, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12880
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.810713s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 128
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 1304
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 218 valid insts, and 4157 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.950121s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (7.2%)

RUN-1004 : used memory is 245 MB, reserved memory is 204 MB, peak memory is 291 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.149918s wall, 0.686404s user + 0.031200s system = 0.717605s CPU (22.8%)

RUN-1004 : used memory is 215 MB, reserved memory is 175 MB, peak memory is 291 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
SYN-5014 WARNING: the net's pin: pin "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(92)
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 565/49 useful/useless nets, 427/46 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 260 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 523/13 useful/useless nets, 385/43 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/FrameFlag_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 2, 97 better
SYN-1014 : Optimize round 3
SYN-1032 : 453/49 useful/useless nets, 330/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 3, 20 better
SYN-1014 : Optimize round 4
SYN-1032 : 426/11 useful/useless nets, 303/8 useful/useless insts
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 299/65 useful/useless nets, 206/19 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     D1/reg1_b0
SYN-1002 :     U4/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 67 better
SYN-1014 : Optimize round 6
SYN-1032 : 263/10 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1015 : Optimize round 6, 25 better
SYN-1014 : Optimize round 7
SYN-1032 : 252/10 useful/useless nets, 159/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates           69
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |3      |66     |6      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 291/19 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 6 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 278/0 useful/useless nets, 205/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 426/0 useful/useless nets, 353/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 93 (2.47), #lev = 4 (3.21)
SYN-3001 : Mapper mapped 167 instances into 99 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 283/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 33 adder to BLE ...
SYN-4008 : Packed 33 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 33 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 99/177 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |151   |151   |66    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 126 instances, 76 slices, 2 macros(26 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029466s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (105.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 30636.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(163): len = 16683.3, overlap = 2.25
PHY-3002 : Step(164): len = 10728.4, overlap = 0
PHY-3002 : Step(165): len = 8277.1, overlap = 0
PHY-3002 : Step(166): len = 6814.9, overlap = 0
PHY-3002 : Step(167): len = 6056, overlap = 2.25
PHY-3002 : Step(168): len = 5752.9, overlap = 2.25
PHY-3002 : Step(169): len = 5527.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000303086
PHY-3002 : Step(170): len = 5595.2, overlap = 0
PHY-3002 : Step(171): len = 5361.7, overlap = 0
PHY-3002 : Step(172): len = 5250, overlap = 0
PHY-3002 : Step(173): len = 5178.6, overlap = 0
PHY-3002 : Step(174): len = 5121.2, overlap = 0
PHY-3002 : Step(175): len = 5126.1, overlap = 0
PHY-3002 : Step(176): len = 4877.3, overlap = 0
PHY-3002 : Step(177): len = 4824, overlap = 0
PHY-3002 : Step(178): len = 4843.9, overlap = 0
PHY-3002 : Step(179): len = 4787.6, overlap = 0
PHY-3002 : Step(180): len = 4717.8, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000606173
PHY-3002 : Step(181): len = 4725.9, overlap = 0
PHY-3002 : Step(182): len = 4710.7, overlap = 0
PHY-3002 : Step(183): len = 4673, overlap = 0
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00121235
PHY-3002 : Step(184): len = 4638.9, overlap = 0
PHY-3002 : Step(185): len = 4615.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(186): len = 4862.9, overlap = 1
PHY-3002 : Step(187): len = 4874.7, overlap = 1
PHY-3002 : Step(188): len = 4796.1, overlap = 0.75
PHY-3002 : Step(189): len = 4788.5, overlap = 0.75
PHY-3002 : Step(190): len = 4736.5, overlap = 1.25
PHY-3002 : Step(191): len = 4729, overlap = 1.25
PHY-3002 : Step(192): len = 4704.1, overlap = 1
PHY-3002 : Step(193): len = 4674, overlap = 1
PHY-3002 : Step(194): len = 4696.7, overlap = 1
PHY-3002 : Step(195): len = 4696.7, overlap = 1
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.29156e-05
PHY-3002 : Step(196): len = 4655.9, overlap = 7
PHY-3002 : Step(197): len = 4656.5, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.58313e-05
PHY-3002 : Step(198): len = 4688, overlap = 7.5
PHY-3002 : Step(199): len = 4695.3, overlap = 7.5
PHY-3002 : Step(200): len = 4675.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.16625e-05
PHY-3002 : Step(201): len = 4847.2, overlap = 6
PHY-3002 : Step(202): len = 4883.6, overlap = 5.75
PHY-3002 : Step(203): len = 4859.4, overlap = 6.25
PHY-3002 : Step(204): len = 4863.2, overlap = 5.75
PHY-3002 : Step(205): len = 4872, overlap = 5.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000183325
PHY-3002 : Step(206): len = 5123.1, overlap = 4.5
PHY-3002 : Step(207): len = 5276.8, overlap = 4.25
PHY-3002 : Step(208): len = 5452.8, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015228s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00145572
PHY-3002 : Step(209): len = 6125.4, overlap = 1.25
PHY-3002 : Step(210): len = 5967.3, overlap = 2.25
PHY-3002 : Step(211): len = 5946.9, overlap = 3
PHY-3002 : Step(212): len = 5915.8, overlap = 3
PHY-3002 : Step(213): len = 5854.1, overlap = 3.25
PHY-3002 : Step(214): len = 5837.5, overlap = 3.25
PHY-3002 : Step(215): len = 5853.7, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00291144
PHY-3002 : Step(216): len = 5926, overlap = 2.75
PHY-3002 : Step(217): len = 5946.3, overlap = 3
PHY-3002 : Step(218): len = 5955.8, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00582289
PHY-3002 : Step(219): len = 5995.9, overlap = 3
PHY-3002 : Step(220): len = 6007.2, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002648s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6174.8, Over = 0
PHY-3001 : Final: Len = 6174.8, Over = 0
RUN-1003 : finish command "place" in  1.006591s wall, 0.998406s user + 0.390002s system = 1.388409s CPU (137.9%)

RUN-1004 : used memory is 212 MB, reserved memory is 175 MB, peak memory is 291 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 67 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 58
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.022576s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (138.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 6720, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 6768, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 6784, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 6896, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6920, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.064115s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (121.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.028301s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (55.1%)

PHY-1002 : len = 2624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.117837s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (92.7%)

PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  0.197452s wall, 0.156001s user + 0.031200s system = 0.187201s CPU (94.8%)

PHY-1002 : len = 12984, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.026602s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (175.9%)

PHY-1002 : len = 12880, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.004647s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (335.7%)

PHY-1002 : len = 12880, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12880
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.159195s wall, 1.060807s user + 0.187201s system = 1.248008s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.291225s wall, 1.201208s user + 0.187201s system = 1.388409s CPU (107.5%)

RUN-1004 : used memory is 213 MB, reserved memory is 173 MB, peak memory is 294 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 128
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 1304
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 218 valid insts, and 4157 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.952796s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (11.2%)

RUN-1004 : used memory is 247 MB, reserved memory is 207 MB, peak memory is 294 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.123200s wall, 0.717605s user + 0.062400s system = 0.780005s CPU (25.0%)

RUN-1004 : used memory is 217 MB, reserved memory is 177 MB, peak memory is 294 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
SYN-5014 WARNING: the net's pin: pin "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(93)
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 566/48 useful/useless nets, 428/45 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 259 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 523/14 useful/useless nets, 385/43 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/FrameFlag_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 2, 97 better
SYN-1014 : Optimize round 3
SYN-1032 : 453/49 useful/useless nets, 330/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 3, 20 better
SYN-1014 : Optimize round 4
SYN-1032 : 426/11 useful/useless nets, 303/8 useful/useless insts
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 299/65 useful/useless nets, 206/19 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     D1/reg1_b0
SYN-1002 :     U4/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 67 better
SYN-1014 : Optimize round 6
SYN-1032 : 263/10 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1015 : Optimize round 6, 25 better
SYN-1014 : Optimize round 7
SYN-1032 : 252/10 useful/useless nets, 159/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates           69
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |3      |66     |6      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 291/19 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 6 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 278/0 useful/useless nets, 205/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 426/0 useful/useless nets, 353/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 93 (2.47), #lev = 4 (3.21)
SYN-3001 : Mapper mapped 167 instances into 99 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 283/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 33 adder to BLE ...
SYN-4008 : Packed 33 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 33 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 99/177 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |151   |151   |66    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 126 instances, 76 slices, 2 macros(26 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022967s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 30636.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(221): len = 16683.3, overlap = 2.25
PHY-3002 : Step(222): len = 10728.4, overlap = 0
PHY-3002 : Step(223): len = 8277.1, overlap = 0
PHY-3002 : Step(224): len = 6814.9, overlap = 0
PHY-3002 : Step(225): len = 6056, overlap = 2.25
PHY-3002 : Step(226): len = 5752.9, overlap = 2.25
PHY-3002 : Step(227): len = 5527.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000303086
PHY-3002 : Step(228): len = 5595.2, overlap = 0
PHY-3002 : Step(229): len = 5361.7, overlap = 0
PHY-3002 : Step(230): len = 5250, overlap = 0
PHY-3002 : Step(231): len = 5178.6, overlap = 0
PHY-3002 : Step(232): len = 5121.2, overlap = 0
PHY-3002 : Step(233): len = 5126.1, overlap = 0
PHY-3002 : Step(234): len = 4877.3, overlap = 0
PHY-3002 : Step(235): len = 4824, overlap = 0
PHY-3002 : Step(236): len = 4843.9, overlap = 0
PHY-3002 : Step(237): len = 4787.6, overlap = 0
PHY-3002 : Step(238): len = 4717.8, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000606173
PHY-3002 : Step(239): len = 4725.9, overlap = 0
PHY-3002 : Step(240): len = 4710.7, overlap = 0
PHY-3002 : Step(241): len = 4673, overlap = 0
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00121235
PHY-3002 : Step(242): len = 4638.9, overlap = 0
PHY-3002 : Step(243): len = 4615.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(244): len = 4862.9, overlap = 1
PHY-3002 : Step(245): len = 4874.7, overlap = 1
PHY-3002 : Step(246): len = 4796.1, overlap = 0.75
PHY-3002 : Step(247): len = 4788.5, overlap = 0.75
PHY-3002 : Step(248): len = 4736.5, overlap = 1.25
PHY-3002 : Step(249): len = 4729, overlap = 1.25
PHY-3002 : Step(250): len = 4704.1, overlap = 1
PHY-3002 : Step(251): len = 4674, overlap = 1
PHY-3002 : Step(252): len = 4696.7, overlap = 1
PHY-3002 : Step(253): len = 4696.7, overlap = 1
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.29156e-05
PHY-3002 : Step(254): len = 4655.9, overlap = 7
PHY-3002 : Step(255): len = 4656.5, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.58313e-05
PHY-3002 : Step(256): len = 4688, overlap = 7.5
PHY-3002 : Step(257): len = 4695.3, overlap = 7.5
PHY-3002 : Step(258): len = 4675.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.16625e-05
PHY-3002 : Step(259): len = 4847.2, overlap = 6
PHY-3002 : Step(260): len = 4883.6, overlap = 5.75
PHY-3002 : Step(261): len = 4859.4, overlap = 6.25
PHY-3002 : Step(262): len = 4863.2, overlap = 5.75
PHY-3002 : Step(263): len = 4872, overlap = 5.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000183325
PHY-3002 : Step(264): len = 5123.1, overlap = 4.5
PHY-3002 : Step(265): len = 5276.8, overlap = 4.25
PHY-3002 : Step(266): len = 5452.8, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012722s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (367.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00145572
PHY-3002 : Step(267): len = 6125.4, overlap = 1.25
PHY-3002 : Step(268): len = 5967.3, overlap = 2.25
PHY-3002 : Step(269): len = 5946.9, overlap = 3
PHY-3002 : Step(270): len = 5915.8, overlap = 3
PHY-3002 : Step(271): len = 5854.1, overlap = 3.25
PHY-3002 : Step(272): len = 5837.5, overlap = 3.25
PHY-3002 : Step(273): len = 5853.7, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00291144
PHY-3002 : Step(274): len = 5926, overlap = 2.75
PHY-3002 : Step(275): len = 5946.3, overlap = 3
PHY-3002 : Step(276): len = 5955.8, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00582289
PHY-3002 : Step(277): len = 5995.9, overlap = 3
PHY-3002 : Step(278): len = 6007.2, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003797s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6174.8, Over = 0
PHY-3001 : Final: Len = 6174.8, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 67 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 58
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 6 to 0
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.029274s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (106.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 6720, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 6768, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 6784, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 6896, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6920, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.080158s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (155.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.025484s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (122.4%)

PHY-1002 : len = 2624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.084493s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (92.3%)

PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  0.105698s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (236.1%)

PHY-1002 : len = 12984, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.017342s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (269.9%)

PHY-1002 : len = 12880, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.004455s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 12880, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12880
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.817004s wall, 0.920406s user + 0.109201s system = 1.029607s CPU (126.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 128
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 1304
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 218 valid insts, and 4157 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.909336s wall, 0.109201s user + 0.031200s system = 0.140401s CPU (7.4%)

RUN-1004 : used memory is 249 MB, reserved memory is 210 MB, peak memory is 296 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.058710s wall, 0.592804s user + 0.078001s system = 0.670804s CPU (21.9%)

RUN-1004 : used memory is 218 MB, reserved memory is 179 MB, peak memory is 296 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
SYN-5014 WARNING: the net's pin: pin "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(93)
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 557/51 useful/useless nets, 419/48 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 36 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 249 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 518/11 useful/useless nets, 380/39 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/FrameFlag_reg
SYN-1019 : Optimized 16 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 2, 91 better
SYN-1014 : Optimize round 3
SYN-1032 : 453/48 useful/useless nets, 330/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     D1/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 3, 17 better
SYN-1014 : Optimize round 4
SYN-1032 : 426/11 useful/useless nets, 303/8 useful/useless insts
SYN-1019 : Optimized 32 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 4, 99 better
SYN-1014 : Optimize round 5
SYN-1032 : 299/65 useful/useless nets, 206/19 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     D1/reg1_b0
SYN-1002 :     U4/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 67 better
SYN-1014 : Optimize round 6
SYN-1032 : 263/10 useful/useless nets, 170/0 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1015 : Optimize round 6, 25 better
SYN-1014 : Optimize round 7
SYN-1032 : 252/9 useful/useless nets, 159/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 7, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates           69
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  3
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |3      |66     |6      |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 291/19 useful/useless nets, 211/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 6 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 278/0 useful/useless nets, 205/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 360/0 useful/useless nets, 287/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 426/0 useful/useless nets, 353/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 93 (2.47), #lev = 4 (3.21)
SYN-3001 : Mapper mapped 167 instances into 99 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 283/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 33 adder to BLE ...
SYN-4008 : Packed 33 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 33 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 99/177 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |151   |151   |66    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 126 instances, 76 slices, 2 macros(26 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032813s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (190.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 31682.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(279): len = 17382.8, overlap = 2.25
PHY-3002 : Step(280): len = 11029.9, overlap = 0
PHY-3002 : Step(281): len = 8208.8, overlap = 0
PHY-3002 : Step(282): len = 6811.3, overlap = 0
PHY-3002 : Step(283): len = 6009.5, overlap = 2.25
PHY-3002 : Step(284): len = 5669, overlap = 2.25
PHY-3002 : Step(285): len = 5339.9, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000273177
PHY-3002 : Step(286): len = 5426.9, overlap = 0
PHY-3002 : Step(287): len = 5274.9, overlap = 0
PHY-3002 : Step(288): len = 5212, overlap = 0
PHY-3002 : Step(289): len = 5119.8, overlap = 0
PHY-3002 : Step(290): len = 5109.5, overlap = 0
PHY-3002 : Step(291): len = 5118.5, overlap = 0
PHY-3002 : Step(292): len = 4929.6, overlap = 2.25
PHY-3002 : Step(293): len = 4846.1, overlap = 0
PHY-3002 : Step(294): len = 4734.1, overlap = 0
PHY-3002 : Step(295): len = 4717.4, overlap = 0
PHY-3002 : Step(296): len = 4701.5, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000546354
PHY-3002 : Step(297): len = 4647.4, overlap = 0
PHY-3002 : Step(298): len = 4643.3, overlap = 0
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00109271
PHY-3002 : Step(299): len = 4632.5, overlap = 0
PHY-3002 : Step(300): len = 4632.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001702s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(301): len = 4804.8, overlap = 1.25
PHY-3002 : Step(302): len = 4804.8, overlap = 1.25
PHY-3002 : Step(303): len = 4788.9, overlap = 1.25
PHY-3002 : Step(304): len = 4788.9, overlap = 1.25
PHY-3002 : Step(305): len = 4778.5, overlap = 1.25
PHY-3002 : Step(306): len = 4778.5, overlap = 1.25
PHY-3002 : Step(307): len = 4772.8, overlap = 1.25
PHY-3002 : Step(308): len = 4772.8, overlap = 1.25
PHY-3002 : Step(309): len = 4760.1, overlap = 1.25
PHY-3002 : Step(310): len = 4768.5, overlap = 1.25
PHY-3002 : Step(311): len = 4768.5, overlap = 1.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.43296e-05
PHY-3002 : Step(312): len = 4752.2, overlap = 9.5
PHY-3002 : Step(313): len = 4752.2, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.86592e-05
PHY-3002 : Step(314): len = 4758.5, overlap = 9.5
PHY-3002 : Step(315): len = 4776.6, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.73184e-05
PHY-3002 : Step(316): len = 4783.3, overlap = 9.25
PHY-3002 : Step(317): len = 4806.9, overlap = 9.25
PHY-3002 : Step(318): len = 4832.6, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114637
PHY-3002 : Step(319): len = 4884.1, overlap = 8.25
PHY-3002 : Step(320): len = 4884.1, overlap = 8.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000229274
PHY-3002 : Step(321): len = 5195.4, overlap = 7.5
PHY-3002 : Step(322): len = 5345.6, overlap = 7
PHY-3002 : Step(323): len = 5554.3, overlap = 5.75
PHY-3002 : Step(324): len = 5726.2, overlap = 4.75
PHY-3002 : Step(325): len = 5664, overlap = 4.75
PHY-3002 : Step(326): len = 5594.3, overlap = 4
PHY-3002 : Step(327): len = 5514.7, overlap = 5
PHY-3002 : Step(328): len = 5353.6, overlap = 4.5
PHY-3002 : Step(329): len = 5362.1, overlap = 4.75
PHY-3002 : Step(330): len = 5351.9, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000458547
PHY-3002 : Step(331): len = 5524.4, overlap = 4
PHY-3002 : Step(332): len = 5604.8, overlap = 3.75
PHY-3002 : Step(333): len = 5604.8, overlap = 3.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000917095
PHY-3002 : Step(334): len = 5717.7, overlap = 3.75
PHY-3002 : Step(335): len = 5761.2, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014987s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (104.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.979643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00841584
PHY-3002 : Step(336): len = 6489.4, overlap = 0.25
PHY-3002 : Step(337): len = 6316.3, overlap = 1.75
PHY-3002 : Step(338): len = 6075.7, overlap = 2.25
PHY-3002 : Step(339): len = 5954.1, overlap = 3.25
PHY-3002 : Step(340): len = 5928.1, overlap = 2.75
PHY-3002 : Step(341): len = 5916.5, overlap = 2.75
PHY-3002 : Step(342): len = 5876.8, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0137448
PHY-3002 : Step(343): len = 5895.8, overlap = 2.25
PHY-3002 : Step(344): len = 5877.2, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0268992
PHY-3002 : Step(345): len = 5893.9, overlap = 2.5
PHY-3002 : Step(346): len = 5892.2, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6126.7, Over = 0
PHY-3001 : Final: Len = 6126.7, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 65 to 59
PHY-1001 : Pin misalignment score is improved from 59 to 58
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : Pin misalignment score is improved from 58 to 58
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.023949s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 128 instances
RUN-1001 : 38 mslices, 38 lslices, 46 pads, 1 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 165 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 6672, over cnt = 19(0%), over = 27, worst = 4
PHY-1002 : len = 6728, over cnt = 11(0%), over = 15, worst = 3
PHY-1002 : len = 6768, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 6952, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 721, tnet num: 248, tinst num: 126, tnode num: 863, tedge num: 1135.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 38 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 142 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.062827s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (198.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1001 :  0.025145s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (124.1%)

PHY-1002 : len = 2448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 16% nets.
PHY-1001 :  0.064708s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (96.4%)

PHY-1002 : len = 4352, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.005309s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (293.8%)

PHY-1002 : len = 4352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  0.209296s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (134.2%)

PHY-1002 : len = 14344, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14344
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.913565s wall, 0.873606s user + 0.140401s system = 1.014007s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.043845s wall, 1.076407s user + 0.140401s system = 1.216808s CPU (116.6%)

RUN-1004 : used memory is 213 MB, reserved memory is 173 MB, peak memory is 301 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  151   out of   1520    9.93%
#reg                   66   out of   1520    4.34%
#le                   151
  #lut only            85   out of    151   56.29%
  #reg only             0   out of    151    0.00%
  #lut&reg             66   out of    151   43.71%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 128
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 1333
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 281 valid insts, and 4219 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.915242s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (7.3%)

RUN-1004 : used memory is 248 MB, reserved memory is 209 MB, peak memory is 301 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.051033s wall, 0.670804s user + 0.062400s system = 0.733205s CPU (24.0%)

RUN-1004 : used memory is 217 MB, reserved memory is 177 MB, peak memory is 301 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FrameCtrl' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(72)
SYN-5014 WARNING: the net's pin: pin "FrameCtrl" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(93)
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 538/51 useful/useless nets, 400/47 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 36 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 245 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 501/9 useful/useless nets, 363/39 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 500/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 539/19 useful/useless nets, 414/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 538/0 useful/useless nets, 413/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 659/0 useful/useless nets, 534/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 658/0 useful/useless nets, 533/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1064/0 useful/useless nets, 939/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 887/0 useful/useless nets, 762/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/411 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 326 instances
RUN-1001 : 153 mslices, 120 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 536 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 324 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1776, tnet num: 534, tinst num: 324, tnode num: 2022, tedge num: 2910.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059709s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (104.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61422
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(347): len = 34388.2, overlap = 4.5
PHY-3002 : Step(348): len = 21565.3, overlap = 6
PHY-3002 : Step(349): len = 15328.7, overlap = 8.25
PHY-3002 : Step(350): len = 11985.7, overlap = 8.25
PHY-3002 : Step(351): len = 10153.4, overlap = 9.25
PHY-3002 : Step(352): len = 9124.9, overlap = 10
PHY-3002 : Step(353): len = 8369.7, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.67954e-05
PHY-3002 : Step(354): len = 8529.5, overlap = 10.25
PHY-3002 : Step(355): len = 8646.4, overlap = 10.25
PHY-3002 : Step(356): len = 8605.8, overlap = 7.75
PHY-3002 : Step(357): len = 8612.2, overlap = 7.5
PHY-3002 : Step(358): len = 8351.2, overlap = 9.75
PHY-3002 : Step(359): len = 8230.5, overlap = 10
PHY-3002 : Step(360): len = 8207.4, overlap = 10
PHY-3002 : Step(361): len = 8004.2, overlap = 10.5
PHY-3002 : Step(362): len = 7854.7, overlap = 10.5
PHY-3002 : Step(363): len = 7832.8, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.35908e-05
PHY-3002 : Step(364): len = 8046.5, overlap = 8
PHY-3002 : Step(365): len = 8132.5, overlap = 7.75
PHY-3002 : Step(366): len = 8220.3, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000103471
PHY-3002 : Step(367): len = 8195.9, overlap = 8
PHY-3002 : Step(368): len = 8237.3, overlap = 7.75
PHY-3002 : Step(369): len = 8592.9, overlap = 4.5
PHY-3002 : Step(370): len = 8832.1, overlap = 4.75
PHY-3002 : Step(371): len = 8915.3, overlap = 4.75
PHY-3002 : Step(372): len = 8704.7, overlap = 7.25
PHY-3002 : Step(373): len = 8669.5, overlap = 7.25
PHY-3002 : Step(374): len = 8664.1, overlap = 5.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000206942
PHY-3002 : Step(375): len = 8684.8, overlap = 4.75
PHY-3002 : Step(376): len = 8697.3, overlap = 4.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000413884
PHY-3002 : Step(377): len = 8746.3, overlap = 2.5
PHY-3002 : Step(378): len = 8773.7, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.55615e-06
PHY-3002 : Step(379): len = 9285.8, overlap = 5.75
PHY-3002 : Step(380): len = 9252.6, overlap = 5.75
PHY-3002 : Step(381): len = 9185.3, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.31123e-05
PHY-3002 : Step(382): len = 9114.7, overlap = 6.5
PHY-3002 : Step(383): len = 9103.7, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.62246e-05
PHY-3002 : Step(384): len = 9100.1, overlap = 6.75
PHY-3002 : Step(385): len = 9100.1, overlap = 6.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14617e-05
PHY-3002 : Step(386): len = 9171.1, overlap = 23.75
PHY-3002 : Step(387): len = 9219.5, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.29233e-05
PHY-3002 : Step(388): len = 9307, overlap = 23.75
PHY-3002 : Step(389): len = 9332.2, overlap = 24
PHY-3002 : Step(390): len = 10186.6, overlap = 23.75
PHY-3002 : Step(391): len = 10288.8, overlap = 23.25
PHY-3002 : Step(392): len = 10022.7, overlap = 23.5
PHY-3002 : Step(393): len = 9915.7, overlap = 24
PHY-3002 : Step(394): len = 9821.3, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.58467e-05
PHY-3002 : Step(395): len = 10056, overlap = 24.5
PHY-3002 : Step(396): len = 10056, overlap = 24.5
PHY-3002 : Step(397): len = 10172.4, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.83803e-05
PHY-3002 : Step(398): len = 10607.1, overlap = 22
PHY-3002 : Step(399): len = 11130.6, overlap = 20.5
PHY-3002 : Step(400): len = 11437.7, overlap = 19.75
PHY-3002 : Step(401): len = 11728.3, overlap = 19.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000176761
PHY-3002 : Step(402): len = 12157.9, overlap = 20.5
PHY-3002 : Step(403): len = 12365, overlap = 20.25
PHY-3002 : Step(404): len = 12441.4, overlap = 20
PHY-3002 : Step(405): len = 12335.6, overlap = 19.75
PHY-3002 : Step(406): len = 12294.6, overlap = 19.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000327517
PHY-3002 : Step(407): len = 12913.6, overlap = 19.25
PHY-3002 : Step(408): len = 13115.7, overlap = 19.25
PHY-3002 : Step(409): len = 13334.1, overlap = 19.25
PHY-3002 : Step(410): len = 13557.4, overlap = 18.25
PHY-3002 : Step(411): len = 13574.9, overlap = 18.25
PHY-3002 : Step(412): len = 13453, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021154s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (147.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548007
PHY-3002 : Step(413): len = 15230.9, overlap = 7.75
PHY-3002 : Step(414): len = 15100.7, overlap = 10.5
PHY-3002 : Step(415): len = 15105.9, overlap = 10.5
PHY-3002 : Step(416): len = 15132.6, overlap = 11
PHY-3002 : Step(417): len = 15120.8, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109601
PHY-3002 : Step(418): len = 15310.7, overlap = 10.25
PHY-3002 : Step(419): len = 15400.2, overlap = 10.5
PHY-3002 : Step(420): len = 15414.6, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00219203
PHY-3002 : Step(421): len = 15523, overlap = 10.25
PHY-3002 : Step(422): len = 15623.6, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004352s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15832.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 15872.8, Over = 0
RUN-1003 : finish command "place" in  1.425461s wall, 1.731611s user + 0.655204s system = 2.386815s CPU (167.4%)

RUN-1004 : used memory is 232 MB, reserved memory is 198 MB, peak memory is 301 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 192 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 178
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 181 to 181
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.196933s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (95.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 326 instances
RUN-1001 : 153 mslices, 120 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 536 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18896, over cnt = 59(0%), over = 85, worst = 4
PHY-1002 : len = 19176, over cnt = 24(0%), over = 34, worst = 3
PHY-1002 : len = 19256, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 19656, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1776, tnet num: 534, tinst num: 324, tnode num: 2022, tedge num: 2910.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 534 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.178227s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (122.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.030679s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (101.7%)

PHY-1002 : len = 3160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.567474s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (99.0%)

PHY-1002 : len = 17328, over cnt = 46(0%), over = 51, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.336224s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (97.4%)

PHY-1002 : len = 16992, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.083823s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (130.3%)

PHY-1002 : len = 16912, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.059291s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (105.2%)

PHY-1002 : len = 16872, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.054394s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (86.0%)

PHY-1002 : len = 16848, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.027258s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (171.7%)

PHY-1002 : len = 16848, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.010367s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (150.5%)

PHY-1002 : len = 16848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.264870s wall, 0.343202s user + 0.046800s system = 0.390002s CPU (147.2%)

PHY-1002 : len = 34288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34288
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.116857s wall, 2.074813s user + 0.187201s system = 2.262014s CPU (106.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.539242s wall, 2.496016s user + 0.234002s system = 2.730018s CPU (107.5%)

RUN-1004 : used memory is 227 MB, reserved memory is 190 MB, peak memory is 311 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 326
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 536, pip num: 3531
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 372 valid insts, and 13069 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.029655s wall, 2.932819s user + 0.031200s system = 2.964019s CPU (287.9%)

RUN-1004 : used memory is 232 MB, reserved memory is 196 MB, peak memory is 311 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.947366s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (6.4%)

RUN-1004 : used memory is 262 MB, reserved memory is 225 MB, peak memory is 311 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.108072s wall, 0.639604s user + 0.078001s system = 0.717605s CPU (23.1%)

RUN-1004 : used memory is 232 MB, reserved memory is 195 MB, peak memory is 311 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 558/51 useful/useless nets, 420/47 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 36 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 246 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 521/9 useful/useless nets, 383/39 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 520/0 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates          197
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                38
  #FADD                 0
  #DFF                115
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            152

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |82     |115    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/19 useful/useless nets, 434/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 558/0 useful/useless nets, 433/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 679/0 useful/useless nets, 554/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1084/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 167 (3.00), #lev = 5 (3.34)
SYN-3001 : Mapper mapped 363 instances into 173 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 889/0 useful/useless nets, 764/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 115 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 173 LUT to BLE ...
SYN-4008 : Packed 173 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 173/412 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |545   |545   |115   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 121 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 274 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1815, tnet num: 536, tinst num: 325, tnode num: 2066, tedge num: 2985.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 130 clock pins, and constraint 251 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.066802s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (116.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60003.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(423): len = 35610.2, overlap = 4.5
PHY-3002 : Step(424): len = 23133.1, overlap = 4.5
PHY-3002 : Step(425): len = 16176.4, overlap = 7.25
PHY-3002 : Step(426): len = 11975.6, overlap = 8.5
PHY-3002 : Step(427): len = 10112.8, overlap = 10.5
PHY-3002 : Step(428): len = 9088.5, overlap = 11.25
PHY-3002 : Step(429): len = 8216.1, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55789e-05
PHY-3002 : Step(430): len = 8415.3, overlap = 10.25
PHY-3002 : Step(431): len = 8647.7, overlap = 10.25
PHY-3002 : Step(432): len = 8933, overlap = 9.5
PHY-3002 : Step(433): len = 8597.3, overlap = 10
PHY-3002 : Step(434): len = 8215.3, overlap = 9.5
PHY-3002 : Step(435): len = 8197.8, overlap = 8.75
PHY-3002 : Step(436): len = 8209.8, overlap = 8.75
PHY-3002 : Step(437): len = 8123.9, overlap = 9
PHY-3002 : Step(438): len = 8123.9, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.11577e-05
PHY-3002 : Step(439): len = 8233.6, overlap = 6.75
PHY-3002 : Step(440): len = 8273, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000132164
PHY-3002 : Step(441): len = 8472.9, overlap = 6.5
PHY-3002 : Step(442): len = 8516.4, overlap = 6.75
PHY-3002 : Step(443): len = 8438.5, overlap = 6.5
PHY-3002 : Step(444): len = 8446.3, overlap = 6
PHY-3002 : Step(445): len = 8516.7, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002363s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.43466e-06
PHY-3002 : Step(446): len = 9110.2, overlap = 8
PHY-3002 : Step(447): len = 9091.5, overlap = 8
PHY-3002 : Step(448): len = 8997.3, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.86932e-06
PHY-3002 : Step(449): len = 8955.4, overlap = 9.25
PHY-3002 : Step(450): len = 8956.6, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77386e-05
PHY-3002 : Step(451): len = 8948.8, overlap = 9.25
PHY-3002 : Step(452): len = 8948.8, overlap = 9.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.05688e-05
PHY-3002 : Step(453): len = 9061.5, overlap = 27.25
PHY-3002 : Step(454): len = 9061.5, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11376e-05
PHY-3002 : Step(455): len = 9128.6, overlap = 27
PHY-3002 : Step(456): len = 9128.6, overlap = 27
PHY-3002 : Step(457): len = 9229.8, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.22752e-05
PHY-3002 : Step(458): len = 9878.5, overlap = 25.75
PHY-3002 : Step(459): len = 9960.2, overlap = 25.75
PHY-3002 : Step(460): len = 10037.6, overlap = 26
PHY-3002 : Step(461): len = 10197.2, overlap = 26.25
PHY-3002 : Step(462): len = 10197.2, overlap = 26.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.45503e-05
PHY-3002 : Step(463): len = 10566.9, overlap = 25.25
PHY-3002 : Step(464): len = 10898.3, overlap = 24
PHY-3002 : Step(465): len = 11284.1, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000169101
PHY-3002 : Step(466): len = 12122.2, overlap = 22.5
PHY-3002 : Step(467): len = 12502.2, overlap = 21.5
PHY-3002 : Step(468): len = 12679.9, overlap = 20.25
PHY-3002 : Step(469): len = 12522.9, overlap = 20.5
PHY-3002 : Step(470): len = 12451.2, overlap = 21.25
PHY-3002 : Step(471): len = 12382.9, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00031126
PHY-3002 : Step(472): len = 12792.1, overlap = 20.25
PHY-3002 : Step(473): len = 13003.4, overlap = 19.75
PHY-3002 : Step(474): len = 13290.5, overlap = 19.25
PHY-3002 : Step(475): len = 13409.1, overlap = 19.25
PHY-3002 : Step(476): len = 13452, overlap = 20
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00062252
PHY-3002 : Step(477): len = 13746.1, overlap = 20.5
PHY-3002 : Step(478): len = 13851.5, overlap = 20.25
PHY-3002 : Step(479): len = 14123.5, overlap = 19.25
PHY-3002 : Step(480): len = 14220.5, overlap = 18.5
PHY-3002 : Step(481): len = 14211.9, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024902s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (125.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00101838
PHY-3002 : Step(482): len = 16345.7, overlap = 6.25
PHY-3002 : Step(483): len = 16050, overlap = 9
PHY-3002 : Step(484): len = 15934.8, overlap = 8.75
PHY-3002 : Step(485): len = 16010.4, overlap = 9.25
PHY-3002 : Step(486): len = 16001.9, overlap = 7.5
PHY-3002 : Step(487): len = 16015.8, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0020117
PHY-3002 : Step(488): len = 16124.5, overlap = 8
PHY-3002 : Step(489): len = 16193, overlap = 8
PHY-3002 : Step(490): len = 16235.3, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0040234
PHY-3002 : Step(491): len = 16264.1, overlap = 7.5
PHY-3002 : Step(492): len = 16298.6, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006738s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (463.0%)

PHY-3001 : Legalized: Len = 16565.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 16541.4, Over = 0
RUN-1003 : finish command "place" in  1.587268s wall, 1.591210s user + 0.592804s system = 2.184014s CPU (137.6%)

RUN-1004 : used memory is 229 MB, reserved memory is 197 MB, peak memory is 311 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 202 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 187 to 187
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.205987s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (98.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 121 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19152, over cnt = 55(0%), over = 67, worst = 3
PHY-1002 : len = 19424, over cnt = 16(0%), over = 21, worst = 3
PHY-1002 : len = 19512, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1815, tnet num: 536, tinst num: 325, tnode num: 2066, tedge num: 2985.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 130 clock pins, and constraint 251 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.146965s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (95.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.031045s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (100.5%)

PHY-1002 : len = 3592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.639438s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (100.0%)

PHY-1002 : len = 17416, over cnt = 56(0%), over = 58, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.386818s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.8%)

PHY-1002 : len = 16912, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.175623s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (88.8%)

PHY-1002 : len = 16880, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.077195s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (80.8%)

PHY-1002 : len = 16880, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.067969s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (91.8%)

PHY-1002 : len = 16856, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.043768s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (106.9%)

PHY-1002 : len = 16880, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.023967s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (130.2%)

PHY-1002 : len = 16856, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.020600s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (75.7%)

PHY-1002 : len = 16856, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.006109s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (255.4%)

PHY-1002 : len = 16880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.277544s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (151.8%)

PHY-1002 : len = 34848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34848
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.413650s wall, 2.511616s user + 0.078001s system = 2.589617s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.819542s wall, 2.901619s user + 0.078001s system = 2.979619s CPU (105.7%)

RUN-1004 : used memory is 228 MB, reserved memory is 190 MB, peak memory is 313 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 538, pip num: 3632
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 404 valid insts, and 13302 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.122797s wall, 3.088820s user + 0.031200s system = 3.120020s CPU (277.9%)

RUN-1004 : used memory is 233 MB, reserved memory is 196 MB, peak memory is 313 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.903434s wall, 0.124801s user + 0.031200s system = 0.156001s CPU (8.2%)

RUN-1004 : used memory is 263 MB, reserved memory is 226 MB, peak memory is 313 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.048108s wall, 0.670804s user + 0.078001s system = 0.748805s CPU (24.6%)

RUN-1004 : used memory is 232 MB, reserved memory is 195 MB, peak memory is 313 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(90)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(90)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 566/44 useful/useless nets, 428/40 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 36 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 235 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 525/11 useful/useless nets, 387/41 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 48 better
SYN-1014 : Optimize round 3
SYN-1032 : 520/1 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 520/0 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates          197
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                38
  #FADD                 0
  #DFF                115
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            152

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |82     |115    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/19 useful/useless nets, 434/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 558/0 useful/useless nets, 433/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 679/0 useful/useless nets, 554/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1084/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 167 (3.00), #lev = 5 (3.34)
SYN-3001 : Mapper mapped 363 instances into 173 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 889/0 useful/useless nets, 764/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 115 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 173 LUT to BLE ...
SYN-4008 : Packed 173 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 173/412 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |545   |545   |115   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 121 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 274 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clkw for sr node FIFO0/logic_fifo_0.rst.
TMR-6013 WARNING: Cannot find clk pin clkw for sr node FIFO0/logic_fifo_1.rst.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1813, tnet num: 536, tinst num: 325, tnode num: 2058, tedge num: 2968.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 245 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065272s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (119.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60003.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(493): len = 39558.8, overlap = 4.5
PHY-3002 : Step(494): len = 27570.6, overlap = 4.5
PHY-3002 : Step(495): len = 21528.3, overlap = 4
PHY-3002 : Step(496): len = 17482.8, overlap = 6.5
PHY-3002 : Step(497): len = 15420.3, overlap = 9.25
PHY-3002 : Step(498): len = 13892.7, overlap = 11.25
PHY-3002 : Step(499): len = 12661.4, overlap = 11.25
PHY-3002 : Step(500): len = 11560.9, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.92435e-05
PHY-3002 : Step(501): len = 11630.3, overlap = 10.5
PHY-3002 : Step(502): len = 11734.2, overlap = 7.75
PHY-3002 : Step(503): len = 11839.5, overlap = 7
PHY-3002 : Step(504): len = 11403.4, overlap = 5.5
PHY-3002 : Step(505): len = 11306.8, overlap = 7
PHY-3002 : Step(506): len = 10898.4, overlap = 8.75
PHY-3002 : Step(507): len = 11089.6, overlap = 5.25
PHY-3002 : Step(508): len = 11192.8, overlap = 4
PHY-3002 : Step(509): len = 10884, overlap = 4
PHY-3002 : Step(510): len = 10782, overlap = 3.75
PHY-3002 : Step(511): len = 10276.1, overlap = 6.5
PHY-3002 : Step(512): len = 10266.1, overlap = 6.75
PHY-3002 : Step(513): len = 10288.8, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.8487e-05
PHY-3002 : Step(514): len = 10284.9, overlap = 5.75
PHY-3002 : Step(515): len = 10323.9, overlap = 5.75
PHY-3002 : Step(516): len = 10358.4, overlap = 5.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000196974
PHY-3002 : Step(517): len = 10273.9, overlap = 5.75
PHY-3002 : Step(518): len = 10277.6, overlap = 5.75
PHY-3002 : Step(519): len = 10527.3, overlap = 6
PHY-3002 : Step(520): len = 10537.8, overlap = 6.5
PHY-3002 : Step(521): len = 10487, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002136s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.18123e-06
PHY-3002 : Step(522): len = 10708, overlap = 8.75
PHY-3002 : Step(523): len = 10708, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.36247e-06
PHY-3002 : Step(524): len = 10586, overlap = 8.75
PHY-3002 : Step(525): len = 10586, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.27249e-05
PHY-3002 : Step(526): len = 10537, overlap = 8.75
PHY-3002 : Step(527): len = 10537, overlap = 8.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67035e-05
PHY-3002 : Step(528): len = 10624.9, overlap = 26.5
PHY-3002 : Step(529): len = 10652.4, overlap = 26.5
PHY-3002 : Step(530): len = 10468.1, overlap = 26.75
PHY-3002 : Step(531): len = 10487.7, overlap = 26.5
PHY-3002 : Step(532): len = 10503.5, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.3407e-05
PHY-3002 : Step(533): len = 10352.7, overlap = 25
PHY-3002 : Step(534): len = 10385.5, overlap = 25
PHY-3002 : Step(535): len = 10423.5, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.6814e-05
PHY-3002 : Step(536): len = 10719.5, overlap = 24.75
PHY-3002 : Step(537): len = 10974.6, overlap = 23.25
PHY-3002 : Step(538): len = 11212.3, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000133628
PHY-3002 : Step(539): len = 11632.5, overlap = 22.5
PHY-3002 : Step(540): len = 12093.8, overlap = 22.5
PHY-3002 : Step(541): len = 12393.8, overlap = 21.5
PHY-3002 : Step(542): len = 12570.9, overlap = 19.75
PHY-3002 : Step(543): len = 12579.5, overlap = 18.75
PHY-3002 : Step(544): len = 12521.6, overlap = 19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000267256
PHY-3002 : Step(545): len = 13124.3, overlap = 18.25
PHY-3002 : Step(546): len = 13182.8, overlap = 17.5
PHY-3002 : Step(547): len = 13198.4, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015365s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (304.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000572258
PHY-3002 : Step(548): len = 14838.1, overlap = 4
PHY-3002 : Step(549): len = 14759.6, overlap = 6.75
PHY-3002 : Step(550): len = 14855.9, overlap = 6.75
PHY-3002 : Step(551): len = 14889.8, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00114452
PHY-3002 : Step(552): len = 15038, overlap = 7.25
PHY-3002 : Step(553): len = 15077.5, overlap = 7.25
PHY-3002 : Step(554): len = 15096.5, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00228903
PHY-3002 : Step(555): len = 15215, overlap = 7
PHY-3002 : Step(556): len = 15319.3, overlap = 7.25
PHY-3002 : Step(557): len = 15363.1, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003162s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (986.7%)

PHY-3001 : Legalized: Len = 15613.7, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 15725.7, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 198 to 186
PHY-1001 : Pin misalignment score is improved from 186 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.181475s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (94.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 121 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18648, over cnt = 45(0%), over = 71, worst = 5
PHY-1002 : len = 18848, over cnt = 21(0%), over = 35, worst = 4
PHY-1002 : len = 19056, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 19352, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clkw for sr node FIFO0/logic_fifo_0.rst.
TMR-6013 WARNING: Cannot find clk pin clkw for sr node FIFO0/logic_fifo_1.rst.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1813, tnet num: 536, tinst num: 325, tnode num: 2058, tedge num: 2968.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 245 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.192690s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (113.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.027682s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (169.1%)

PHY-1002 : len = 2984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.416535s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (108.6%)

PHY-1002 : len = 12856, over cnt = 36(0%), over = 38, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.265448s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (105.8%)

PHY-1002 : len = 12688, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.127968s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (97.5%)

PHY-1002 : len = 12632, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.035062s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.0%)

PHY-1002 : len = 12624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.042946s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (109.0%)

PHY-1002 : len = 12632, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.034366s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.8%)

PHY-1002 : len = 12632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.023595s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.1%)

PHY-1002 : len = 12632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.462546s wall, 0.546003s user + 0.062400s system = 0.608404s CPU (131.5%)

PHY-1002 : len = 34592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34592
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.162140s wall, 2.262014s user + 0.156001s system = 2.418016s CPU (111.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.585737s wall, 2.714417s user + 0.187201s system = 2.901619s CPU (112.2%)

RUN-1004 : used memory is 229 MB, reserved memory is 192 MB, peak memory is 317 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 538, pip num: 3560
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 375 valid insts, and 13156 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.924966s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (4.9%)

RUN-1004 : used memory is 263 MB, reserved memory is 226 MB, peak memory is 317 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.132891s wall, 0.686404s user + 0.031200s system = 0.717605s CPU (22.9%)

RUN-1004 : used memory is 231 MB, reserved memory is 195 MB, peak memory is 317 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(90)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 575/41 useful/useless nets, 437/37 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 245 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 530/14 useful/useless nets, 392/45 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 520/2 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 520/0 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates          199
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                40
  #FADD                 0
  #DFF                115
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |84     |115    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/19 useful/useless nets, 434/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 558/0 useful/useless nets, 433/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 679/0 useful/useless nets, 554/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1084/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 167 (3.00), #lev = 5 (3.34)
SYN-3001 : Mapper mapped 363 instances into 173 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 889/0 useful/useless nets, 764/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 115 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 173 LUT to BLE ...
SYN-4008 : Packed 173 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 173/412 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |545   |545   |115   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 121 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 274 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1815, tnet num: 536, tinst num: 325, tnode num: 2066, tedge num: 2985.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 130 clock pins, and constraint 251 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062707s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (124.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60705.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(558): len = 36045.1, overlap = 2.25
PHY-3002 : Step(559): len = 23653, overlap = 4.5
PHY-3002 : Step(560): len = 17038.8, overlap = 7
PHY-3002 : Step(561): len = 12787.7, overlap = 8.75
PHY-3002 : Step(562): len = 10541.8, overlap = 9.5
PHY-3002 : Step(563): len = 9204.3, overlap = 11.75
PHY-3002 : Step(564): len = 8322.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.35681e-05
PHY-3002 : Step(565): len = 8620.5, overlap = 11.75
PHY-3002 : Step(566): len = 8974.4, overlap = 9.5
PHY-3002 : Step(567): len = 9331.7, overlap = 8.25
PHY-3002 : Step(568): len = 8480, overlap = 8.5
PHY-3002 : Step(569): len = 8059.8, overlap = 8.75
PHY-3002 : Step(570): len = 7900, overlap = 9
PHY-3002 : Step(571): len = 8084.4, overlap = 9.25
PHY-3002 : Step(572): len = 8113.2, overlap = 9.25
PHY-3002 : Step(573): len = 8128.9, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.71363e-05
PHY-3002 : Step(574): len = 8285.6, overlap = 7.75
PHY-3002 : Step(575): len = 8285.6, overlap = 7.75
PHY-3002 : Step(576): len = 8139.7, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09967e-06
PHY-3002 : Step(577): len = 8879.2, overlap = 9.5
PHY-3002 : Step(578): len = 8879.2, overlap = 9.5
PHY-3002 : Step(579): len = 8803.3, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19933e-06
PHY-3002 : Step(580): len = 8776.7, overlap = 9.75
PHY-3002 : Step(581): len = 8765.1, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.39866e-06
PHY-3002 : Step(582): len = 8760.4, overlap = 9.75
PHY-3002 : Step(583): len = 8760.3, overlap = 9.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.59915e-06
PHY-3002 : Step(584): len = 8782.5, overlap = 26.75
PHY-3002 : Step(585): len = 8782.5, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.51983e-05
PHY-3002 : Step(586): len = 8830.1, overlap = 27
PHY-3002 : Step(587): len = 8867.5, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98344e-05
PHY-3002 : Step(588): len = 9173.6, overlap = 25.75
PHY-3002 : Step(589): len = 9233.6, overlap = 25.75
PHY-3002 : Step(590): len = 9551.5, overlap = 25.5
PHY-3002 : Step(591): len = 9653.1, overlap = 25
PHY-3002 : Step(592): len = 9866.4, overlap = 25
PHY-3002 : Step(593): len = 9713.6, overlap = 24.5
PHY-3002 : Step(594): len = 9708.9, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96688e-05
PHY-3002 : Step(595): len = 10049, overlap = 24.5
PHY-3002 : Step(596): len = 10331.3, overlap = 24.25
PHY-3002 : Step(597): len = 10646.2, overlap = 23.5
PHY-3002 : Step(598): len = 10799, overlap = 23.25
PHY-3002 : Step(599): len = 10889.6, overlap = 23.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000119338
PHY-3002 : Step(600): len = 11244, overlap = 22.5
PHY-3002 : Step(601): len = 12031.3, overlap = 20.25
PHY-3002 : Step(602): len = 12113, overlap = 20.25
PHY-3002 : Step(603): len = 11964.4, overlap = 21.5
PHY-3002 : Step(604): len = 11791.9, overlap = 21
PHY-3002 : Step(605): len = 11757, overlap = 21
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000195942
PHY-3002 : Step(606): len = 12326.6, overlap = 20.75
PHY-3002 : Step(607): len = 12730.8, overlap = 21.25
PHY-3002 : Step(608): len = 12909.4, overlap = 21
PHY-3002 : Step(609): len = 12900.7, overlap = 21
PHY-3002 : Step(610): len = 12825.4, overlap = 22.5
PHY-3002 : Step(611): len = 12806.2, overlap = 23
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000343524
PHY-3002 : Step(612): len = 13197.5, overlap = 21
PHY-3002 : Step(613): len = 13287.6, overlap = 21
PHY-3002 : Step(614): len = 13672.1, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013651s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (342.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00074569
PHY-3002 : Step(615): len = 15789.9, overlap = 7.25
PHY-3002 : Step(616): len = 15737.6, overlap = 8
PHY-3002 : Step(617): len = 15749.4, overlap = 8.5
PHY-3002 : Step(618): len = 15757.3, overlap = 8.5
PHY-3002 : Step(619): len = 15624.1, overlap = 10
PHY-3002 : Step(620): len = 15613.9, overlap = 10
PHY-3002 : Step(621): len = 15644.2, overlap = 8.5
PHY-3002 : Step(622): len = 15623.3, overlap = 8.5
PHY-3002 : Step(623): len = 15575.8, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00149138
PHY-3002 : Step(624): len = 15763.2, overlap = 9.25
PHY-3002 : Step(625): len = 15831.1, overlap = 9.25
PHY-3002 : Step(626): len = 15854.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00298276
PHY-3002 : Step(627): len = 15931, overlap = 8.75
PHY-3002 : Step(628): len = 16024.8, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003575s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (872.8%)

PHY-3001 : Legalized: Len = 16232.8, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 750 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 16338.8, Over = 0
RUN-1003 : finish command "place" in  1.255609s wall, 1.700411s user + 0.592804s system = 2.293215s CPU (182.6%)

RUN-1004 : used memory is 242 MB, reserved memory is 210 MB, peak memory is 317 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 199 to 177
PHY-1001 : Pin misalignment score is improved from 177 to 177
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 181 to 181
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.143738s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (97.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 121 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19560, over cnt = 48(0%), over = 69, worst = 4
PHY-1002 : len = 19728, over cnt = 16(0%), over = 24, worst = 3
PHY-1002 : len = 19784, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 20088, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1815, tnet num: 536, tinst num: 325, tnode num: 2066, tedge num: 2985.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 130 clock pins, and constraint 251 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.165754s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (103.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.027896s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (111.8%)

PHY-1002 : len = 3792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.670446s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (100.1%)

PHY-1002 : len = 17208, over cnt = 49(0%), over = 51, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.329453s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.4%)

PHY-1002 : len = 16664, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.107664s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (115.9%)

PHY-1002 : len = 16624, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.069922s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (133.9%)

PHY-1002 : len = 16616, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.047647s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.2%)

PHY-1002 : len = 16616, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.027602s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (113.0%)

PHY-1002 : len = 16616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.306862s wall, 0.452403s user + 0.046800s system = 0.499203s CPU (162.7%)

PHY-1002 : len = 36064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36064
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.256135s wall, 2.340015s user + 0.156001s system = 2.496016s CPU (110.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.611138s wall, 2.698817s user + 0.171601s system = 2.870418s CPU (109.9%)

RUN-1004 : used memory is 231 MB, reserved memory is 194 MB, peak memory is 318 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 538, pip num: 3653
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 393 valid insts, and 13333 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.033734s wall, 3.057620s user + 0.000000s system = 3.057620s CPU (295.8%)

RUN-1004 : used memory is 238 MB, reserved memory is 200 MB, peak memory is 318 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.923007s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (5.7%)

RUN-1004 : used memory is 265 MB, reserved memory is 228 MB, peak memory is 318 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.110127s wall, 0.686404s user + 0.031200s system = 0.717605s CPU (23.1%)

RUN-1004 : used memory is 233 MB, reserved memory is 196 MB, peak memory is 318 MB
GUI-1001 : Download success!
