{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 16 21:18:52 2011 " "Info: Processing started: Sat Jul 16 21:18:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pce_top -c pce_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pce_top -c pce_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/g00_audio_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/g00_audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g00_audio_interface-a " "Info: Found design unit 1: g00_audio_interface-a" {  } { { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g00_audio_interface " "Info: Found entity 1: g00_audio_interface" {  } { { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/psg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/psg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psg-rtl " "Info: Found design unit 1: psg-rtl" {  } { { "../src/psg.vhd" "" { Text "C:/_data/FPGA/PCE/src/psg.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 psg " "Info: Found entity 1: psg" {  } { { "../src/psg.vhd" "" { Text "C:/_data/FPGA/PCE/src/psg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/satram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/satram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 satram-SYN " "Info: Found design unit 1: satram-SYN" {  } { { "../src/satram.vhd" "" { Text "C:/_data/FPGA/PCE/src/satram.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 satram " "Info: Found entity 1: satram" {  } { { "../src/satram.vhd" "" { Text "C:/_data/FPGA/PCE/src/satram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/huc6270.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/huc6270.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6270-rtl " "Info: Found design unit 1: huc6270-rtl" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 huc6270 " "Info: Found entity 1: huc6270" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/cpu65xx_e.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /_data/fpga/pce/src/cpu65xx_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Info: Found entity 1: cpu65xx" {  } { { "../src/cpu65xx_e.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_e.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/cpu65xx_fast.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /_data/fpga/pce/src/cpu65xx_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Info: Found design unit 1: cpu65xx-fast" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/hex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-rtl " "Info: Found design unit 1: hex-rtl" {  } { { "../src/hex.vhd" "" { Text "C:/_data/FPGA/PCE/src/hex.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Info: Found entity 1: hex" {  } { { "../src/hex.vhd" "" { Text "C:/_data/FPGA/PCE/src/hex.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/huc6260.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/huc6260.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6260-rtl " "Info: Found design unit 1: huc6260-rtl" {  } { { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 huc6260 " "Info: Found entity 1: huc6260" {  } { { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/huc6280.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/huc6280.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 huc6280-rtl " "Info: Found design unit 1: huc6280-rtl" {  } { { "../src/huc6280.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 huc6280 " "Info: Found entity 1: huc6280" {  } { { "../src/huc6280.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/pce_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/pce_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pce_top-rtl " "Info: Found design unit 1: pce_top-rtl" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pce_top " "Info: Found entity 1: pce_top" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "../src/pll.vhd" "" { Text "C:/_data/FPGA/PCE/src/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "../src/pll.vhd" "" { Text "C:/_data/FPGA/PCE/src/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "../src/ram.vhd" "" { Text "C:/_data/FPGA/PCE/src/ram.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "C:/_data/FPGA/PCE/src/ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/colram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/colram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colram-SYN " "Info: Found design unit 1: colram-SYN" {  } { { "../src/colram.vhd" "" { Text "C:/_data/FPGA/PCE/src/colram.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 colram " "Info: Found entity 1: colram" {  } { { "../src/colram.vhd" "" { Text "C:/_data/FPGA/PCE/src/colram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/scanline.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/scanline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanline-SYN " "Info: Found design unit 1: scanline-SYN" {  } { { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scanline " "Info: Found entity 1: scanline" {  } { { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/linebuf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/linebuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linebuf-SYN " "Info: Found design unit 1: linebuf-SYN" {  } { { "../src/linebuf.vhd" "" { Text "C:/_data/FPGA/PCE/src/linebuf.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 linebuf " "Info: Found entity 1: linebuf" {  } { { "../src/linebuf.vhd" "" { Text "C:/_data/FPGA/PCE/src/linebuf.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/_data/fpga/pce/src/voltab.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /_data/fpga/pce/src/voltab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voltab-SYN " "Info: Found design unit 1: voltab-SYN" {  } { { "../src/voltab.vhd" "" { Text "C:/_data/FPGA/PCE/src/voltab.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 voltab " "Info: Found entity 1: voltab" {  } { { "../src/voltab.vhd" "" { Text "C:/_data/FPGA/PCE/src/voltab.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pce_top " "Info: Elaborating entity \"pce_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_HSM pce_top.vhd(83) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(83): object \"CPU_HSM\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FL_RST_N_FF pce_top.vhd(111) " "Warning (10540): VHDL Signal Declaration warning at pce_top.vhd(111): used explicit default value for signal \"FL_RST_N_FF\" because signal was never assigned a value" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R pce_top.vhd(122) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(122): object \"R\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G pce_top.vhd(123) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(123): object \"G\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B pce_top.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at pce_top.vhd(124): object \"B\" assigned a value but never read" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:hexd3 " "Info: Elaborating entity \"hex\" for hierarchy \"hex:hexd3\"" {  } { { "../src/pce_top.vhd" "hexd3" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "../src/pce_top.vhd" "pll" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll.vhd" "altpll_component" { Text "C:/_data/FPGA/PCE/src/pll.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll.vhd" "" { Text "C:/_data/FPGA/PCE/src/pll.vhd" 130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 14 " "Info: Parameter \"clk0_divide_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Info: Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Info: Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/pll.vhd" "" { Text "C:/_data/FPGA/PCE/src/pll.vhd" 130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6280 huc6280:CPU " "Info: Elaborating entity \"huc6280\" for hierarchy \"huc6280:CPU\"" {  } { { "../src/pce_top.vhd" "CPU" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_OPCODE huc6280.vhd(66) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(66): object \"D_OPCODE\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_PC huc6280.vhd(67) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(67): object \"D_PC\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_A huc6280.vhd(68) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(68): object \"D_A\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_X huc6280.vhd(69) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(69): object \"D_X\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_Y huc6280.vhd(70) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(70): object \"D_Y\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_S huc6280.vhd(71) " "Warning (10036): Verilog HDL or VHDL warning at huc6280.vhd(71): object \"D_S\" assigned a value but never read" {  } { { "../src/huc6280.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cpu65xx huc6280:CPU\|cpu65xx:CPU A:fast " "Info: Elaborating entity \"cpu65xx\" using architecture \"A:fast\" for hierarchy \"huc6280:CPU\|cpu65xx:CPU\"" {  } { { "../src/huc6280.vhd" "CPU" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nvtbdizc cpu65xx_fast.vhd(793) " "Warning (10036): Verilog HDL or VHDL warning at cpu65xx_fast.vhd(793): object \"nvtbdizc\" assigned a value but never read" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 793 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psg huc6280:CPU\|psg:PSG " "Info: Elaborating entity \"psg\" for hierarchy \"huc6280:CPU\|psg:PSG\"" {  } { { "../src/huc6280.vhd" "PSG" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 413 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voltab huc6280:CPU\|psg:PSG\|voltab:VT " "Info: Elaborating entity \"voltab\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\"" {  } { { "../src/psg.vhd" "VT" { Text "C:/_data/FPGA/PCE/src/psg.vhd" 860 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\"" {  } { { "../src/voltab.vhd" "altsyncram_component" { Text "C:/_data/FPGA/PCE/src/voltab.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\"" {  } { { "../src/voltab.vhd" "" { Text "C:/_data/FPGA/PCE/src/voltab.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/voltab.mif " "Info: Parameter \"init_file\" = \"../data/voltab.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info: Parameter \"width_a\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/voltab.vhd" "" { Text "C:/_data/FPGA/PCE/src/voltab.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r71 " "Info: Found entity 1: altsyncram_1r71" {  } { { "db/altsyncram_1r71.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_1r71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1r71 huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\|altsyncram_1r71:auto_generated " "Info: Elaborating entity \"altsyncram_1r71\" for hierarchy \"huc6280:CPU\|psg:PSG\|voltab:VT\|altsyncram:altsyncram_component\|altsyncram_1r71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g00_audio_interface huc6280:CPU\|g00_audio_interface:DAC " "Info: Elaborating entity \"g00_audio_interface\" for hierarchy \"huc6280:CPU\|g00_audio_interface:DAC\"" {  } { { "../src/huc6280.vhd" "DAC" { Text "C:/_data/FPGA/PCE/src/huc6280.vhd" 428 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Info: Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "../src/pce_top.vhd" "RAM" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "../src/ram.vhd" "altsyncram_component" { Text "C:/_data/FPGA/PCE/src/ram.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "../src/ram.vhd" "" { Text "C:/_data/FPGA/PCE/src/ram.vhd" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/ram.vhd" "" { Text "C:/_data/FPGA/PCE/src/ram.vhd" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7a1 " "Info: Found entity 1: altsyncram_u7a1" {  } { { "db/altsyncram_u7a1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_u7a1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u7a1 ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated " "Info: Elaborating entity \"altsyncram_u7a1\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:decode3 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_u7a1.tdf" "decode3" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_u7a1.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:deep_decode " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_u7a1.tdf" "deep_decode" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_u7a1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info: Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/mux_hib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|mux_hib:mux2 " "Info: Elaborating entity \"mux_hib\" for hierarchy \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_u7a1:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_u7a1.tdf" "mux2" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_u7a1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6260 huc6260:VCE " "Info: Elaborating entity \"huc6260\" for hierarchy \"huc6260:VCE\"" {  } { { "../src/pce_top.vhd" "VCE" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BW huc6260.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at huc6260.vhd(53): object \"BW\" assigned a value but never read" {  } { { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BL_N huc6260.vhd(66) " "Warning (10036): Verilog HDL or VHDL warning at huc6260.vhd(66): object \"BL_N\" assigned a value but never read" {  } { { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colram huc6260:VCE\|colram:ram " "Info: Elaborating entity \"colram\" for hierarchy \"huc6260:VCE\|colram:ram\"" {  } { { "../src/huc6260.vhd" "ram" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\"" {  } { { "../src/colram.vhd" "altsyncram_component" { Text "C:/_data/FPGA/PCE/src/colram.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\"" {  } { { "../src/colram.vhd" "" { Text "C:/_data/FPGA/PCE/src/colram.vhd" 110 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/vce.mif " "Info: Parameter \"init_file\" = \"../data/vce.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Info: Parameter \"width_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/colram.vhd" "" { Text "C:/_data/FPGA/PCE/src/colram.vhd" 110 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9q72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9q72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9q72 " "Info: Found entity 1: altsyncram_9q72" {  } { { "db/altsyncram_9q72.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_9q72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9q72 huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\|altsyncram_9q72:auto_generated " "Info: Elaborating entity \"altsyncram_9q72\" for hierarchy \"huc6260:VCE\|colram:ram\|altsyncram:altsyncram_component\|altsyncram_9q72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanline huc6260:VCE\|scanline:sl0 " "Info: Elaborating entity \"scanline\" for hierarchy \"huc6260:VCE\|scanline:sl0\"" {  } { { "../src/huc6260.vhd" "sl0" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\"" {  } { { "../src/scanline.vhd" "altsyncram_component" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\"" {  } { { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Info: Parameter \"width_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0go1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0go1 " "Info: Found entity 1: altsyncram_0go1" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0go1 huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated " "Info: Elaborating entity \"altsyncram_0go1\" for hierarchy \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "huc6270 huc6270:VDC " "Info: Elaborating entity \"huc6270\" for hierarchy \"huc6270:VDC\"" {  } { { "../src/pce_top.vhd" "VDC" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VRR huc6270.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(53): object \"VRR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VWR huc6270.vhd(54) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(54): object \"VWR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HDS huc6270.vhd(80) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(80): object \"HDS\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HSW huc6270.vhd(81) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(81): object \"HSW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HDE huc6270.vhd(82) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(82): object \"HDE\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDS huc6270.vhd(85) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(85): object \"VDS\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSW huc6270.vhd(86) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(86): object \"VSW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDW huc6270.vhd(87) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(87): object \"VDW\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCR huc6270.vhd(88) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(88): object \"VCR\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBG_VBL huc6270.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(124): object \"DBG_VBL\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SP_CG huc6270.vhd(208) " "Warning (10036): Verilog HDL or VHDL warning at huc6270.vhd(208): object \"SP_CG\" assigned a value but never read" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[0\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[0\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[1\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[1\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[2\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[2\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[3\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[3\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[4\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[4\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[5\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[5\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[6\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[6\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[7\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[7\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[8\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[8\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[9\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[9\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[10\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[10\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[11\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[11\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[12\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[12\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[13\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[13\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[14\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[14\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SP_PREBUF\[15\].CG huc6270.vhd(231) " "Warning (10873): Using initial value X (don't care) for net \"SP_PREBUF\[15\].CG\" at huc6270.vhd(231)" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 231 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuf huc6270:VDC\|linebuf:bg_buf " "Info: Elaborating entity \"linebuf\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\"" {  } { { "../src/huc6270.vhd" "bg_buf" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\"" {  } { { "../src/linebuf.vhd" "altsyncram_component" { Text "C:/_data/FPGA/PCE/src/linebuf.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\"" {  } { { "../src/linebuf.vhd" "" { Text "C:/_data/FPGA/PCE/src/linebuf.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/linebuf.vhd" "" { Text "C:/_data/FPGA/PCE/src/linebuf.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5l52.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5l52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5l52 " "Info: Found entity 1: altsyncram_5l52" {  } { { "db/altsyncram_5l52.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_5l52.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5l52 huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\|altsyncram_5l52:auto_generated " "Info: Elaborating entity \"altsyncram_5l52\" for hierarchy \"huc6270:VDC\|linebuf:bg_buf\|altsyncram:altsyncram_component\|altsyncram_5l52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "satram huc6270:VDC\|satram:sat " "Info: Elaborating entity \"satram\" for hierarchy \"huc6270:VDC\|satram:sat\"" {  } { { "../src/huc6270.vhd" "sat" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 447 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\"" {  } { { "../src/satram.vhd" "altsyncram_component" { Text "C:/_data/FPGA/PCE/src/satram.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\"" {  } { { "../src/satram.vhd" "" { Text "C:/_data/FPGA/PCE/src/satram.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data/sat.mif " "Info: Parameter \"init_file\" = \"../data/sat.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/satram.vhd" "" { Text "C:/_data/FPGA/PCE/src/satram.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0oq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0oq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0oq1 " "Info: Found entity 1: altsyncram_0oq1" {  } { { "db/altsyncram_0oq1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0oq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0oq1 huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated " "Info: Elaborating entity \"altsyncram_0oq1\" for hierarchy \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\|q_b\[14\] " "Warning (14320): Synthesized away node \"huc6270:VDC\|satram:sat\|altsyncram:altsyncram_component\|altsyncram_0oq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_0oq1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0oq1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/satram.vhd" "" { Text "C:/_data/FPGA/PCE/src/satram.vhd" 97 0 0 } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 447 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 305 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[0\] " "Warning: Converted tri-state buffer \"CPU_DI\[0\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 80 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[1\] " "Warning: Converted tri-state buffer \"CPU_DI\[1\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 80 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[2\] " "Warning: Converted tri-state buffer \"CPU_DI\[2\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 80 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[3\] " "Warning: Converted tri-state buffer \"CPU_DI\[3\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 80 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[4\] " "Warning: Converted tri-state buffer \"CPU_DI\[4\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 80 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[5\] " "Warning: Converted tri-state buffer \"CPU_DI\[5\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 80 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[6\] " "Warning: Converted tri-state buffer \"CPU_DI\[6\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 80 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPU_DI\[7\] " "Warning: Converted tri-state buffer \"CPU_DI\[7\]\" feeding internal logic into a wire" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 80 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "2 " "Info: Converted the following 2 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM 512 " "Info: Converted the following logical RAM block \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 130 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "" 0 -1} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM 512 " "Info: Converted the following logical RAM block \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1 " "Info: RAM block slice \"huc6260:VCE\|scanline:sl1\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../src/scanline.vhd" "" { Text "C:/_data/FPGA/PCE/src/scanline.vhd" 96 0 0 } } { "../src/huc6260.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6260.vhd" 138 0 0 } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 273 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0 " "Info: Elaborated megafunction instantiation \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0 " "Info: Instantiated megafunction \"huc6260:VCE\|scanline:sl0\|altsyncram:altsyncram_component\|altsyncram_0go1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Info: Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Info: Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Info: Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Info: Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Info: Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Info: Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Info: Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Info: Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Info: Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Info: Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Info: Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Info: Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Info: Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Info: Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Info: Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Info: Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Info: Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Info: Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Info: Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Info: Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Info: Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Info: Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_0go1.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_0go1.tdf" 37 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce73.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ce73.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce73 " "Info: Found entity 1: altsyncram_ce73" {  } { { "db/altsyncram_ce73.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/altsyncram_ce73.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Info: Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/decode_4oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Info: Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/_data/FPGA/PCE/syn/db/mux_lib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning (13410): Pin \"FL_RST_N\" is stuck at VCC" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N VCC " "Warning (13410): Pin \"FL_WE_N\" is stuck at VCC" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 25 " "Info: 25 registers lost all their fanouts during netlist optimizations. The first 25 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6280:CPU\|cpu65xx:CPU\|soReg " "Info: Register \"huc6280:CPU\|cpu65xx:CPU\|soReg\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|DMAS_SAT_DI\[14\] " "Info: Register \"huc6270:VDC\|DMAS_SAT_DI\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|DMAS_RAM_DO\[14\] " "Info: Register \"huc6270:VDC\|DMAS_RAM_DO\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6280:CPU\|INT_MASK\[0\] " "Info: Register \"huc6280:CPU\|INT_MASK\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6280:CPU\|cpu65xx:CPU\|nmiEdge " "Info: Register \"huc6280:CPU\|cpu65xx:CPU\|nmiEdge\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[1\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[1\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[2\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[2\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[3\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[3\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[4\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[4\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[5\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[5\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[6\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[6\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[7\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[7\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[8\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[8\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[9\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[9\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[10\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[10\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[11\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[11\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[12\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[12\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[13\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[13\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[14\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[14\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|SP_PREBUF\[15\].ZERO " "Info: Register \"huc6270:VDC\|SP_PREBUF\[15\].ZERO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|MC.MC_PBG " "Info: Register \"huc6270:VDC\|MC.MC_PBG\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|MC.MC_PDMAS " "Info: Register \"huc6270:VDC\|MC.MC_PDMAS\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|MC.MC_PDMA " "Info: Register \"huc6270:VDC\|MC.MC_PDMA\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6270:VDC\|MC.MC_PCPU " "Info: Register \"huc6270:VDC\|MC.MC_PCPU\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "huc6260:VCE\|CTRL.CTRL_INCR " "Info: Register \"huc6260:VCE\|CTRL.CTRL_INCR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11034 " "Info: Implemented 11034 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Info: Implemented 114 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "60 " "Info: Implemented 60 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10699 " "Info: Implemented 10699 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Info: Implemented 144 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 16 21:20:31 2011 " "Info: Processing ended: Sat Jul 16 21:20:31 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Info: Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Info: Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
