
---------- Begin Simulation Statistics ----------
final_tick                               596683674500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228016                       # Simulator instruction rate (inst/s)
host_mem_usage                                 980752                       # Number of bytes of host memory used
host_op_rate                                   241801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4604.93                       # Real time elapsed on the host
host_tick_rate                              129574961                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1050000002                       # Number of instructions simulated
sim_ops                                    1113476947                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.596684                       # Number of seconds simulated
sim_ticks                                596683674500                       # Number of ticks simulated
system.cpu.Branches                         194543882                       # Number of branches fetched
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    1060218710                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1060262876                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1060262876                       # Number of busy cycles
system.cpu.num_cc_register_reads            490951296                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           447945220                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    164915914                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                    14674451                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             914657920                       # Number of integer alu accesses
system.cpu.num_int_insts                    914657920                       # number of integer instructions
system.cpu.num_int_register_reads          1231171023                       # number of times the integer registers were read
system.cpu.num_int_register_writes          802645863                       # number of times the integer registers were written
system.cpu.num_load_insts                   176942031                       # Number of load instructions
system.cpu.num_mem_refs                     259957163                       # number of memory refs
system.cpu.num_store_insts                   83015132                       # Number of store instructions
system.cpu.num_vec_alu_accesses                 32128                       # Number of vector alu accesses
system.cpu.num_vec_insts                        32128                       # number of vector instructions
system.cpu.num_vec_register_reads               40906                       # number of times the vector registers were read
system.cpu.num_vec_register_writes              23638                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1465      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 795016253     74.98%     74.98% # Class of executed instruction
system.cpu.op_class::IntMult                  4801999      0.45%     75.44% # Class of executed instruction
system.cpu.op_class::IntDiv                    466719      0.04%     75.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       7      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                      23      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      7      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       7      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::FloatMisc                     71      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                     2963      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                     5893      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                     5852      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                    4454      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.48% # Class of executed instruction
system.cpu.op_class::MemRead                176942031     16.69%     92.17% # Class of executed instruction
system.cpu.op_class::MemWrite                83015132      7.83%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1060262876                       # Class of executed instruction
system.cpu.workload.numSyscalls                   189                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8533346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17099728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   9568624                       # Number of branches fetched
system.switch_cpus.committedInsts            50000001                       # Number of instructions committed
system.switch_cpus.committedOps              53258237                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction             0.888463                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction         0.111537                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                133104474                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       14846058.100969                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     24152775                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     21869352                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      8031342                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              769958                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       118258415.899031                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      46222127                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             46222127                       # number of integer instructions
system.switch_cpus.num_int_register_reads     61000943                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     40813063                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             9117263                       # Number of load instructions
system.switch_cpus.num_mem_refs              13078757                       # number of memory refs
system.switch_cpus.num_store_insts            3961494                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses           307                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                  307                       # number of vector instructions
system.switch_cpus.num_vec_register_reads          399                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes          242                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass            15      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          39894317     74.91%     74.91% # Class of executed instruction
system.switch_cpus.op_class::IntMult           259863      0.49%     75.40% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             25090      0.05%     75.44% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               31      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               61      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp               60      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc              46      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus.op_class::MemRead          9117263     17.12%     92.56% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         3961494      7.44%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           53258240                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups             0                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect            0                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branches                0                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events            0                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.committedInsts            0                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps            0                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts               0                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                   0                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total            0                       # Class of committed instruction
system.switch_cpus_1.commit.refs                    0                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts                 0                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps                   0                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                          nan                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total                    nan                       # CPI: Total CPI of All Threads
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.branchRate             nan                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.idleRate               nan                       # Percent of cycles fetch was idle
system.switch_cpus_1.fetch.rate                   nan                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean          nan                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev          nan                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches              0                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate                nan                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs                  0                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores                0                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles             0                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts            0                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts            0                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts            0                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts            0                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts            0                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles            0                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers               0                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count                   0                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout                nan                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers               0                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate                  nan                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                    0                       # cumulative count of insts sent to commit
system.switch_cpus_1.ipc                          nan                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total                    nan                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total            0                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate              nan                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads            0                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes            0                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean          nan                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev          nan                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                      nan                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores            0                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                      0                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts               0                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads                  0                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes                 0                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12418853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     24838728                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1450                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             258419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8490802                       # Transaction distribution
system.membus.trans_dist::CleanEvict            42544                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56260                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        258419                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251703                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      8251703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25666110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25666110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    563550784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               563550784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8566382                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8566382    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8566382                       # Request fanout histogram
system.membus.reqLayer0.occupancy            76057500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           77197250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 596683674500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2901585                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10367677                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1162046                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          903316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1266577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1266577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1162556                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1739029                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251713                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3487158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33771445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37258603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    148774528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    855155136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1003929664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8534794                       # Total snoops (count)
system.tol2bus.snoopTraffic                 543411328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20954669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008321                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20953218     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1451      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20954669                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          350591000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         209751000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          85308000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1103998                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2566809                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst        56721                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       125955                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3853483                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1103998                       # number of overall hits
system.l2.overall_hits::.cpu.data             2566809                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst        56721                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       125955                       # number of overall hits
system.l2.overall_hits::total                 3853483                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1686                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             298963                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          151                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        13879                       # number of demand (read+write) misses
system.l2.demand_misses::total                 314679                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1686                       # number of overall misses
system.l2.overall_misses::.cpu.data            298963                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          151                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        13879                       # number of overall misses
system.l2.overall_misses::total                314679                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     14204500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1236064500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1250269000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     14204500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1236064500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1250269000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1105684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2865772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        56872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       139834                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4168162                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1105684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2865772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        56872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       139834                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4168162                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.104322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.002655                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.099253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075496                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.104322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.002655                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.099253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075496                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94069.536424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89060.054759                       # average overall miss latency
system.l2.demand_avg_miss_latency::total  3973.156772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94069.536424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89060.054759                       # average overall miss latency
system.l2.overall_avg_miss_latency::total  3973.156772                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8490802                       # number of writebacks
system.l2.writebacks::total                   8490802                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        13879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14030                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        13879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14030                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12694500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1097274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1109969000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12694500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1097274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1109969000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.002655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.099253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.002655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.099253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003366                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84069.536424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79060.054759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79113.970064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84069.536424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79060.054759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79113.970064                       # average overall mshr miss latency
system.l2.replacements                        8534794                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10356193                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10356193                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10356193                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10356193                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1162046                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1162046                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1162046                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1162046                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1153628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus.data        56689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1210317                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56260                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    106795500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     106795500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1208640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        57937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1266577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.045516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.021541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85573.317308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total  1898.249200                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     94315500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     94315500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.021541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75573.317308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75573.317308                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1103998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst        56721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1160719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     14204500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14204500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1105684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        56872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1162556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.002655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94069.536424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total  7732.444203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12694500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12694500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.002655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84069.536424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84069.536424                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1413181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus.data        69266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1482447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       243951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        12631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          256582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1129269000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1129269000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1657132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        81897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1739029                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.147213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.154230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.147543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89404.560209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total  4401.201175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1002959000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1002959000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.154230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79404.560209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79404.560209                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                10                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251703                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251703                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251713                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251713                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32750.449137                       # Cycle average of tags in use
system.l2.tags.total_refs                    16587022                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8567572                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.936024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1400.320086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       251.617850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30335.261427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.701402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   761.548373                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.042734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.925759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.023241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 207277388                       # Number of tag accesses
system.l2.tags.data_accesses                207277388                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         107904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19133632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       888256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20139456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    543411328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       543411328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          298963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        13879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              314679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8490802                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8490802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            180840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32066626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        16196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      1488655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33752316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       180840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        16196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           197036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      910719283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            910719283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      910719283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           180840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32066626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        16196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      1488655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            944471599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     11484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     13871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002174150500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          646                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               56508                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10818                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11484                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              721                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    269935250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   70110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               532847750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19250.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38000.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      496                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      44                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.385726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.850911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    13.528295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        24514     98.29%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          378      1.52%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           20      0.08%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           14      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            5      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            2      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            6      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24940                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.685759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.445317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.096687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               3      0.46%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             3      0.46%      0.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             6      0.93%      1.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             6      0.93%      2.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            13      2.01%      4.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            94     14.55%     19.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           182     28.17%     47.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           196     30.34%     77.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            82     12.69%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            44      6.81%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            12      1.86%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             4      0.62%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.736842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.722926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.683429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               86     13.31%     13.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              558     86.38%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           646                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 897408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  733312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  897920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               734976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66487117500                       # Total gap between requests
system.mem_ctrls.avgGap                    2605907.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       887744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       733312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 16196.186376471742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1487796.696874433896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1228979.493388167117                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        13879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        11484                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      6491500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    526356250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1570910167750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42990.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     37924.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 136791202.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             88493160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             47035230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            49694400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           29691360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5253328080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9468857670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17582284320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32519384220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower         54.500208                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45605935500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2222220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18724081500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             89578440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             47612070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50422680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           30119400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5253328080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9444744390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17602590240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32518395300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         54.498550                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45657958500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2222220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18672058500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    998938483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49943133                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1048881616                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    998938483                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49943133                       # number of overall hits
system.cpu.icache.overall_hits::total      1048881616                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1105684                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        56872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1162556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1105684                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        56872                       # number of overall misses
system.cpu.icache.overall_misses::total       1162556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    752631000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    752631000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    752631000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    752631000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000044167                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50000005                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1050044172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000044167                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50000005                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1050044172                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001107                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001107                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13233.770573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   647.393330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13233.770573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   647.393330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1162046                       # number of writebacks
system.cpu.icache.writebacks::total           1162046                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        56872                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        56872                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        56872                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        56872                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    695759000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    695759000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    695759000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    695759000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001137                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001137                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12233.770573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12233.770573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12233.770573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12233.770573                       # average overall mshr miss latency
system.cpu.icache.replacements                1162046                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    998938483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49943133                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1048881616                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1105684                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        56872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1162556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    752631000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    752631000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000044167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50000005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1050044172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13233.770573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   647.393330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        56872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        56872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    695759000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    695759000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12233.770573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12233.770573                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.900602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1050044172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1162556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            903.220294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.926591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    10.974011                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964700                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.021434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2101250900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2101250900                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    249196423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     12961627                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        262158050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    249196440                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12961627                       # number of overall hits
system.cpu.dcache.overall_hits::total       262158067                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11117481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       139834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11257315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11117484                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       139834                       # number of overall misses
system.cpu.dcache.overall_misses::total      11257318                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2908724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2908724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2908724500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2908724500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    260313904                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13101461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    273415365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    260313924                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13101461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    273415385                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042708                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042708                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20801.267932                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total   258.385281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20801.267932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total   258.385212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10356193                       # number of writebacks
system.cpu.dcache.writebacks::total          10356193                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       139834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       139834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       139834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       139834                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2768890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2768890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2768890500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2768890500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000511                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19801.267932                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19801.267932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19801.267932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19801.267932                       # average overall mshr miss latency
system.cpu.dcache.replacements               11256807                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    175529133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9048964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       184578097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1657128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        81897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1739025                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2061714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2061714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    177186261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9130861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    186317122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25174.475256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  1185.557424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1979817000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1979817000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24174.475256                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24174.475256                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73667284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3912663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       77579947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1208640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        57937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1266577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    847010500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    847010500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     74875924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3970600                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     78846524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14619.509122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   668.739840                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        57937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        57937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    789073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    789073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014591                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13619.509122                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13619.509122                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251713                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251713                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251719                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251719                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          389                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          395                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.002564                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002525                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data          390                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          396                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.991731                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           273416177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11257319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.287859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   456.025146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    55.966585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.890674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.109310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         558089673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        558089673                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 596683674500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 530131437500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  66552237000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
