The following files were generated for 'rom64x8sin' in directory
C:\Documents and Settings\DCP6\ipcore_dir\

Model Parameter Resolution:
   Resolves generated model parameter values on the component instance.

   * rom64x8sin.mif

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * rom64x8sin.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * dist_mem_gen_ds322.pdf
   * dist_mem_gen_readme.txt
   * rom64x8sin.ngc
   * rom64x8sin.v
   * rom64x8sin.veo

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * rom64x8sin.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * rom64x8sin.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * rom64x8sin.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * rom64x8sin_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * rom64x8sin.gise
   * rom64x8sin.xise

Deliver Readme:
   Readme file for the IP.

   * rom64x8sin_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * rom64x8sin_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

