<?xml version="1.0" encoding="utf-8"?>
<module description="FECTRL" id="FECTRL">
	<register acronym="RAMPCTRL" description="Ramp Control Register" id="RAMPCTRL" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="30" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="29" description="SyncFET Ramp Start Value" end="16" id="SYNC_FET_RAMP_START" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="13" description="Analog Peak Current Interrupt Enable" end="13" id="ANALOG_PCM_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Ramp Saturation Enable" end="12" id="RAMP_SAT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Ramp Complete Interrupt Enable" end="11" id="RAMP_COMP_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Ramp Delay Complete Interrupt Enable" end="10" id="RAMP_DLY_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Pre-Bias Complete Interrupt Enable" end="9" id="PREBIAS_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Peak Current Mode Start Select" end="8" id="PCM_START_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Enable use of Ramp for SyncFET" end="7" id="SYNC_FET_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Master Ramp I/F Select" end="5" id="MASTER_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="4" description="Sync ramp to Master Complete" end="4" id="SLAVE_COMP_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Sync ramp to Master Delay Complete" end="3" id="SLAVE_DELAY_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Sync ramp to Control assertion" end="2" id="CONTROL_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Start ramp with firmware" end="1" id="FIRMWARE_START" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Ramp Enable" end="0" id="RAMP_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="RAMPSTAT" description="Ramp Status Register" id="RAMPSTAT" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="19">
		</bitfield>
		<bitfield begin="12" description="EADC Conversion Raw Status" end="12" id="EADC_DONE_RAW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="11" description="Analog Peak Current Latched Status" end="11" id="ANALOG_PCM_INT_STATUS" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="10" description="Ramp Complete Latched Status" end="10" id="RAMP_COMP_INT_STATUS" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="9" description="Ramp Delay Complete Latched Status" end="9" id="RAMP_DLY_INT_STATUS" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="8" description="Prebias Complete Latched Status" end="8" id="PREBIAS_INT_STATUS" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="7" description="EADC Saturation High" end="7" id="EADC_SAT_HIGH" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="6" description="EADC Saturation Low" end="6" id="EADC_SAT_LOW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="5" description="EADC End of Conversion" end="5" id="EADC_EOC" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="Prebias Busy Indication" end="4" id="PREBIAS_BUSY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="Ramp Busy Indication" end="3" id="RAMP_BUSY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Ramp Complete Indication" end="2" id="RAMP_COMP_STATUS" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="Ramp Delay Indication" end="1" id="RAMP_DLY_STATUS" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="Prebias Indication" end="0" id="PREBIAS_STATUS" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="RAMPCYCLE" description="Ramp Cycle Register" id="RAMPCYCLE" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="Number of Delay Cycles before ramp" end="8" id="DELAY_CYCLES" rwaccess="RW" width="16">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="Number of switching cycles per step" end="0" id="SWITCH_CYC_PER_STEP" rwaccess="RW" width="7">
		</bitfield>
	</register>
	<register acronym="EADCDAC" description="EADC DAC Value Register" id="EADCDAC" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="17" id="RESERVED" rwaccess="" width="15">
		</bitfield>
		<bitfield begin="16" description="DAC Dithering on Sample" end="16" id="DAC_DITHER_ON_SAMPLE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="DAC Dithering Enable" end="15" id="DAC_DITHER_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="13" description="DAC Value" end="0" id="DAC_VALUE" rwaccess="RW" width="14">
		</bitfield>
	</register>
	<register acronym="RAMPDACEND" description="Ramp DAC Ending Value Register" id="RAMPDACEND" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="Ramp Ending DAC Value" end="0" id="RAMP_DAC_VALUE" rwaccess="RW" width="14">
		</bitfield>
	</register>
	<register acronym="DACSTEP" description="DAC Step Register" id="DACSTEP" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="DAC Step" end="0" id="DAC_STEP" rwaccess="RW" width="18">
		</bitfield>
	</register>
	<register acronym="DACSATSTEP" description="DAC Saturation Step Register" id="DACSATSTEP" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="DAC SaturationStep" end="0" id="DAC_SAT_STEP" rwaccess="RW" width="14">
		</bitfield>
	</register>
	<register acronym="EADCCTRL" description="EADC Control Register" id="EADCCTRL" offset="0x20" width="32">
		<bitfield begin="31" description="RESERVED" end="29" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="28" description="Analog Front End Ramp Comparator Enable" end="28" id="D2S_COMP_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Increase comparator trip point" end="27" id="EN_HYST_HIGH" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Decrease comparator trip point" end="26" id="EN_HYST_LOW" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="Sample Trigger Scale" end="22" id="SAMP_TRIG_SCALE" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="21" description="Frame Sync Enable" end="21" id="FRAME_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Switched Cap Front End Counter Reset" end="20" id="SCFE_CNT_RST" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Initial Value for Switched Cap Front End Counter" end="16" id="SCFE_CNT_INIT" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="15" description="Invert EADC Data" end="15" id="EADC_INV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Auto Gain Shifting Mode Select" end="14" id="AUTO_GAIN_SHIFT_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Auto Gain Shifting Enable" end="13" id="AUTO_GAIN_SHIFT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Averaging Weight Enable" end="12" id="AVG_WEIGHT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Averaging Spatial Enable" end="11" id="AVG_SPATIAL_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Averaging Mode Select" end="9" id="AVG_MODE_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="8" description="EADC Mode Select" end="6" id="EADC_MODE" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="5" description="AFE Gain Setting" end="4" id="AFE_GAIN" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="SCFE Gain Filter Enable" end="3" id="SCFE_GAIN_FILTER_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Front End sampling select" end="2" id="SCFE_CLK_DIV_2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="SCFE Enable" end="1" id="SCFE_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="EADC Enable" end="0" id="EADC_ENA" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="PREBIASCTRL0" description="Pre-bias Control Register 0" id="PREBIASCTRL0" offset="0x28" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Prebias polarity" end="17" id="PRE_BIAS_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Prebias Enable" end="16" id="PRE_BIAS_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Prebias Range" end="8" id="PRE_BIAS_RANGE" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="Prebias Limit" end="0" id="PRE_BIAS_LIMIT" rwaccess="RW" width="8">
		</bitfield>
	</register>
	<register acronym="PREBIASCTRL1" description="Pre-bias Control Register 1" id="PREBIASCTRL1" offset="0x2C" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="Samples per adjustment" end="16" id="SAMPLES_PER_ADJ" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="13" description="Maximum DAC Adjustment" end="0" id="MAX_DAC_ADJ" rwaccess="RW" width="14">
		</bitfield>
	</register>
	<register acronym="SARCTRL" description="SAR Control Register" id="SARCTRL" offset="0x30" width="32">
		<bitfield begin="31" description="EADC Window 2 Setting" end="24" id="EADC_WINDOW_2" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="23" description="EADC Window 1 Setting" end="16" id="EADC_WINDOW_1" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="15" description="SAR Range Setting" end="8" id="SAR_RANGE" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="1" description="SAR Final Resolution" end="0" id="SAR_RESOLUTION" rwaccess="RW" width="2">
		</bitfield>
	</register>
	<register acronym="SARTIMING" description="SAR Timing Register" id="SARTIMING" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="11" id="RESERVED" rwaccess="" width="21">
		</bitfield>
		<bitfield begin="10" description="SAR Timing setting for upper bits" end="8" id="SAR_TIMING_UPPER" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="SAR Timing setting for mid bits" end="4" id="SAR_TIMING_MID" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="2" description="SAR Timing setting for lower bits" end="0" id="SAR_TIMING_LOWER" rwaccess="RW" width="3">
		</bitfield>
	</register>
	<register acronym="EADCVALUE" description="EADC Value Register" id="EADCVALUE" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="26" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="25" description="Absolute Value" end="16" id="ABS_VALUE" rwaccess="R" width="10">
		</bitfield>
		<bitfield begin="15" description="Saturation High Indicator" end="15" id="EADC_SAT_HIGH" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="14" description="Saturation Low Indicator" end="14" id="EADC_SAT_LOW" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="13" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="5">
		</bitfield>
		<bitfield begin="8" description="Error Value" end="0" id="ERROR_VALUE" rwaccess="R" width="9">
		</bitfield>
	</register>
	<register acronym="EADCRAWVALUE" description="EADC Raw Value Register" id="EADCRAWVALUE" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="23">
		</bitfield>
		<bitfield begin="8" description="Raw Error Value" end="0" id="RAW_ERROR_VALUE" rwaccess="R" width="9">
		</bitfield>
	</register>
	<register acronym="DACSTAT" description="Current DAC Value Register" id="DACSTAT" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="22">
		</bitfield>
		<bitfield begin="9" description="Current DAC Value" end="0" id="DAC_VALUE" rwaccess="R" width="10">
		</bitfield>
	</register>
</module>