// Seed: 3605695579
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = -1'b0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  tri1 id_1;
  module_4 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = (id_1);
  id_3(
      1, ~id_2 || -1
  );
  assign module_0.id_2 = 0;
endmodule
module module_3 (
    output wor id_0
);
  module_2 modCall_1 ();
endmodule
module module_4;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge 1 < id_1 - {id_2{-1}} or -1'b0 & id_1, 1 or negedge 1) -1)
    if (-1 ? -1 : 1 ? &1 : id_1) id_1 <= 1;
    else id_1 <= id_1;
  wire id_3, id_4, id_5;
endmodule
