Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/xil_cores/microSDVerilog.cgp
.
WARNING:coreutil:928 - Unable to find 'xilinx.com:ip:dcm_fc_v13_1:1.0' within
   repository.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Cancelled Customization.
Closed project file.
Opening project file
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/xil_cores/microSDVerilog.cgp
.
WARNING:coreutil:928 - Unable to find 'xilinx.com:ip:dcmadv_v13_1:1.0' within
   repository.
WARNING:coreutil:928 - Unable to find 'xilinx.com:ip:dcm_fc_v13_1:1.0' within
   repository.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Cancelled Customization.
Closed project file.
