INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/tb_clock/new/tb_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clock
