// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Fri Jan 24 20:32:50 2025
// Host        : DESKTOP-3OAFHV8 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_axi_vdma_0_0_sim_netlist.v
// Design      : system_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
   (empty,
    sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    lsig_cmd_loaded,
    Q,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    decerr_i,
    slverr_i,
    interr_i,
    din,
    m_axi_mm2s_rready,
    sig_halt_cmplt_reg,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    fifo_wren,
    cmnd_wr,
    mm2s_halt,
    s_axis_mm2s_cmd_tvalid,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    datamover_idle_reg,
    datamover_idle,
    in);
  output empty;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output lsig_cmd_loaded;
  output [0:0]Q;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output [36:0]din;
  output m_axi_mm2s_rready;
  output sig_halt_cmplt_reg;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [5:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input fifo_wren;
  input cmnd_wr;
  input mm2s_halt;
  input s_axis_mm2s_cmd_tvalid;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input [48:0]in;

  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire decerr_i;
  wire [36:0]din;
  wire empty;
  wire fifo_wren;
  wire [48:0]in;
  wire interr_i;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [5:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_halt_cmplt_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (lsig_cmd_loaded),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .decerr_i(decerr_i),
        .din(din),
        .empty(empty),
        .fifo_wren(fifo_wren),
        .in(in),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .slverr_i(slverr_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2rsc_calc_error,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    SR,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_arready,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2rsc_calc_error;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output [31:0]m_axi_mm2s_araddr;
  output [5:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_arready;
  input [39:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6 ;
  wire [0:0]SR;
  wire [39:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [5:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45:44],sig_aq_fifo_data_out[41:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6 ),
        .Q(m_axi_mm2s_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_mm2s_arready),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_mm2s_arlen[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[41]),
        .Q(m_axi_mm2s_arlen[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
   (sig_init_reg,
    FIFO_Full_reg,
    Q,
    sig_inhibit_rdy_n,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    decerr_i,
    slverr_i,
    interr_i,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_rd_sts_tag_reg0,
    out,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    cmnd_wr,
    mm2s_halt,
    FIFO_Full_reg_0,
    s_axis_mm2s_cmd_tvalid,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    in,
    slverr_i_reg);
  output sig_init_reg;
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_inhibit_rdy_n;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_rd_sts_tag_reg0;
  output [49:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input cmnd_wr;
  input mm2s_halt;
  input FIFO_Full_reg_0;
  input s_axis_mm2s_cmd_tvalid;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input [48:0]in;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire I_CMD_FIFO_n_6;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire decerr_i;
  wire [48:0]in;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg;
  wire sig_input_reg_empty;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire slverr_i;
  wire [2:0]slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done_2),
        .sig_init_done_reg_0(I_CMD_FIFO_n_6),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i(slverr_i),
        .slverr_i_reg(slverr_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo I_CMD_FIFO
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(I_CMD_FIFO_n_6),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
   (sig_init_reg_reg_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    out,
    SR,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    FIFO_Full_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    in);
  output sig_init_reg_reg_0;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  output [49:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input FIFO_Full_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [48:0]in;

  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg_reg_0;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done_3),
        .I2(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done),
        .I2(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done_0),
        .I2(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done_1),
        .I2(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__3
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done_2),
        .I2(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done_3),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0
   (FIFO_Full_reg,
    sig_init_done,
    Q,
    sig_inhibit_rdy_n_reg_0,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rd_sts_tag_reg0,
    SR,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_rd_sts_tag_reg0;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i;
  wire [2:0]slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i(slverr_i),
        .slverr_i_reg(slverr_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_11
   (sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg,
    sig_init_done,
    Q,
    sig_inhibit_rdy_n_reg_1,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    in,
    m_axi_mm2s_aclk,
    SR,
    sig_init_done_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg_0,
    lsig_ld_offset,
    sig_mstr2sf_cmd_valid,
    fifo_wren,
    lsig_0ffset_cntr);
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_1;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [0:0]in;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input sig_init_done_reg_0;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input FIFO_Full_reg_0;
  input lsig_ld_offset;
  input sig_mstr2sf_cmd_valid;
  input fifo_wren;
  input lsig_0ffset_cntr;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_wren;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2sf_cmd_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0_12 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_1),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .fifo_wren(fifo_wren),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_1),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    sig_addr_reg_empty_reg,
    sig_calc_error_reg_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  output sig_addr_reg_empty_reg;
  output sig_calc_error_reg_reg;
  output [41:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [39:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]SR;
  wire [39:0]in;
  wire m_axi_mm2s_aclk;
  wire [41:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_push_addr_reg1_out),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_push_dqual_reg,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    E,
    m_axi_mm2s_rlast_0,
    D,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_dqual_reg_full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat,
    sig_first_dbeat_reg,
    sig_mstr2data_cmd_valid,
    sig_next_eof_reg_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[4] ,
    Q,
    m_axi_mm2s_rlast,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg_0,
    sig_rsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg_1,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_push_dqual_reg;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  output [0:0]E;
  output [0:0]m_axi_mm2s_rlast_0;
  output [7:0]D;
  output [19:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_dqual_reg_full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat;
  input sig_first_dbeat_reg;
  input sig_mstr2data_cmd_valid;
  input sig_next_eof_reg_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [7:0]Q;
  input m_axi_mm2s_rlast;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg_0;
  input sig_rsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg_1;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input [25:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [25:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [0:0]m_axi_mm2s_rlast_0;
  wire [19:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_eof_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_eof_reg_reg(sig_next_eof_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
   (empty,
    sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    Q,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    decerr_i,
    slverr_i,
    interr_i,
    din,
    m_axi_mm2s_rready,
    sig_halt_cmplt_reg,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    fifo_wren,
    cmnd_wr,
    mm2s_halt,
    s_axis_mm2s_cmd_tvalid,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    datamover_idle_reg,
    datamover_idle,
    in);
  output empty;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]Q;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output [36:0]din;
  output m_axi_mm2s_rready;
  output sig_halt_cmplt_reg;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [5:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input fifo_wren;
  input cmnd_wr;
  input mm2s_halt;
  input s_axis_mm2s_cmd_tvalid;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input [48:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_2;
  wire I_ADDR_CNTL_n_9;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_1;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_PCC_n_47;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_10;
  wire I_RD_DATA_CNTL_n_2;
  wire I_RD_DATA_CNTL_n_22;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire decerr_i;
  wire [36:0]din;
  wire empty;
  wire fifo_wren;
  wire [48:0]in;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [5:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire [8:3]sig_byte_change_minus1_im2;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data_fifo_full;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_input_reg_empty;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [7:0]sig_mstr2data_last_strb;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rdc2sf_wlast;
  wire [7:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf_allow_addr_req;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire [2:0]sig_xfer_addr_reg;
  wire [7:0]sig_xfer_strt_strb2use_im3;
  wire slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3 ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .SR(sig_stream_rst),
        .din({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .empty(empty),
        .fifo_wren(fifo_wren),
        .full(sig_data_fifo_full),
        .\gen_fwft.empty_fwft_i_reg (din),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45 ),
        .in(sig_xfer_addr_reg[2]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_9),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .\sig_token_cntr_reg[2]_0 (I_RD_DATA_CNTL_n_2),
        .sig_wr_fifo(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .wr_en(sig_good_sin_strm_dbeat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_9),
        .SR(sig_stream_rst),
        .in({sig_calc_error_reg,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_11),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status I_CMD_STATUS
       (.FIFO_Full_reg(I_CMD_STATUS_n_1),
        .FIFO_Full_reg_0(I_MSTR_PCC_n_47),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\I_CMD_FIFO/sig_rd_empty ),
        .Q(Q),
        .SR(sig_stream_rst),
        .cmnd_wr(cmnd_wr),
        .decerr_i(decerr_i),
        .in(in),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_CMD_STATUS_n_9),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_CMD_STATUS_n_10),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(I_CMD_STATUS_n_11),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .slverr_i(slverr_i),
        .slverr_i_reg(sig_rsc2stat_status));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc I_MSTR_PCC
       (.\INFERRED_GEN.cnt_i_reg[2] (I_MSTR_PCC_n_47),
        .in({sig_calc_error_reg,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .\sig_addr_cntr_lsh_im0_reg[0]_0 (\I_CMD_FIFO/sig_rd_empty ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3}),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3 ),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_9),
        .sig_ld_xfer_reg_tmp_reg_1(I_RD_DATA_CNTL_n_10),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .FIFO_Full_reg_0(I_RD_DATA_CNTL_n_10),
        .SR(sig_stream_rst),
        .din({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .full(sig_data_fifo_full),
        .in({sig_calc_error_reg,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_byte_change_minus1_im2}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .\sig_addr_posted_cntr_reg[2]_0 (I_RD_DATA_CNTL_n_22),
        .\sig_addr_posted_cntr_reg[2]_1 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_dqual_reg_empty_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45 ),
        .sig_dqual_reg_empty_reg_1(I_CMD_STATUS_n_1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_10),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .wr_en(sig_good_sin_strm_dbeat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset I_RESET
       (.SR(sig_stream_rst),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_RD_DATA_CNTL_n_22),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
   (in,
    sig_sm_halt_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_calc_error_reg_reg_0,
    sig_init_reg,
    m_axi_mm2s_aclk,
    out,
    \sig_addr_cntr_lsh_im0_reg[0]_0 ,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_ld_xfer_reg_tmp_reg_1,
    sig_wr_fifo,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_cmd2dre_valid_reg_0,
    sig_inhibit_rdy_n_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_1);
  output [39:0]in;
  output sig_sm_halt_reg;
  output sig_calc_error_pushed;
  output sig_input_reg_empty;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [17:0]sig_calc_error_reg_reg_0;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input [49:0]out;
  input [0:0]\sig_addr_cntr_lsh_im0_reg[0]_0 ;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_ld_xfer_reg_tmp_reg_1;
  input sig_wr_fifo;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_cmd2dre_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_1;

  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0 ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [39:0]in;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [9:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire [0:0]\sig_addr_cntr_lsh_im0_reg[0]_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [8:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_8_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[8]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_n_1;
  wire sig_btt_eq_b2mbaa_im01_carry_n_2;
  wire sig_btt_eq_b2mbaa_im01_carry_n_3;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_ireg1_i_2_n_0;
  wire [8:1]sig_bytes_to_mbaa_im0;
  wire [8:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire [17:0]sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire [2:0]sig_finish_addr_offset_im1;
  wire [2:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_ld_xfer_reg_tmp_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire [3:3]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_3_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_4_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_wr_fifo;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_2_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sig_adjusted_addr_incr_ireg2_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sig_adjusted_addr_incr_ireg2_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:1]NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF40FFFFFF40FF40)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_parent_done),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I4(sig_push_input_reg11_out),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFF020202)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_calc_error_pushed),
        .I2(sig_parent_done),
        .I3(sig_push_input_reg11_out),
        .I4(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I2(sig_sm_ld_xfer_reg_ns),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0777077700000272)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_ld_xfer_reg_tmp_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_ld_xfer_reg_tmp_reg_1),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(sig_wr_fifo),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(sig_calc_error_pushed),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h0010)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFF77F870)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2data_sequential),
        .I3(sig_xfer_strt_strb_ireg3[4]),
        .I4(sig_xfer_end_strb_ireg3[4]),
        .O(sig_calc_error_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFF77F870)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2data_sequential),
        .I3(sig_xfer_strt_strb_ireg3[3]),
        .I4(sig_xfer_end_strb_ireg3[3]),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFF77F870)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2data_sequential),
        .I3(sig_xfer_strt_strb_ireg3[2]),
        .I4(sig_xfer_end_strb_ireg3[2]),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFF77F870)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2data_sequential),
        .I3(sig_xfer_strt_strb_ireg3[1]),
        .I4(sig_xfer_end_strb_ireg3[1]),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFF77F870)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2data_sequential),
        .I3(sig_xfer_strt_strb_ireg3[0]),
        .I4(sig_xfer_end_strb_ireg3[0]),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0 ),
        .O(in[35]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\INFERRED_GEN.data_reg[3][19]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(in[39]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h001FFF1FFF1FFF1F)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_btt_eq_b2mbaa_ireg1),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_no_btt_residue_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_addr_aligned_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(in[38]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_mstr2sf_eof),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hFF77F870)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2data_sequential),
        .I3(sig_xfer_strt_strb_ireg3[7]),
        .I4(sig_xfer_end_strb_ireg3[7]),
        .O(sig_calc_error_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFF77F870)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2data_sequential),
        .I3(sig_xfer_strt_strb_ireg3[6]),
        .I4(sig_xfer_end_strb_ireg3[6]),
        .O(sig_calc_error_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFF77F870)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_len_eq_0_ireg3),
        .I1(sig_first_xfer_im0),
        .I2(sig_mstr2data_sequential),
        .I3(sig_xfer_strt_strb_ireg3[5]),
        .I4(sig_xfer_end_strb_ireg3[5]),
        .O(sig_calc_error_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF08)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(p_1_in_0),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(out[34]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(out[37]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(out[36]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(out[35]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55555555555555C5)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(out[34]),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I5(in[39]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(out[49]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(out[48]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(out[47]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(out[46]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(out[41]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(out[40]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(out[39]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(out[38]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(out[45]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(out[44]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(out[43]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(out[42]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \sig_addr_cntr_incr_ireg2[9]_i_1 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[9]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[18]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[28]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[29]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[30]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[31]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[32]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(in[39]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[33]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[19]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[20]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[21]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[22]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[23]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[24]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[25]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[26]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[27]),
        .I1(in[39]),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_6 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[2]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_7 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_8 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[8]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_init_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sig_adjusted_addr_incr_im1[7:4]),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .R(sig_init_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[8]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ),
        .CO(\NLW_sig_adjusted_addr_incr_ireg2_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[8]_i_1_O_UNCONNECTED [3:1],sig_adjusted_addr_incr_im1[8]}),
        .S({1'b0,1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[8]_i_2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1_i_2_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1_i_2_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[9]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[8]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .I5(out[11]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .I5(out[10]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[11]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[9]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[9]),
        .O(\sig_btt_cntr_im0[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[11]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[8]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[8]),
        .O(\sig_btt_cntr_im0[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I3(in[39]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .I5(out[15]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .I5(out[14]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .I5(out[13]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .I5(out[12]),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[7]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I4(in[39]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[7]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[7]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[6]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[5]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_9 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[4]),
        .O(\sig_btt_cntr_im0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_4_n_0 ,\sig_btt_cntr_im0[11]_i_5_n_0 ,\sig_btt_cntr_im0[11]_i_6_n_0 ,\sig_btt_cntr_im0[11]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED [3],\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[15]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 ,\sig_btt_cntr_im0[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 ,\sig_btt_cntr_im0[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_eq_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_eq_b2mbaa_im01,sig_btt_eq_b2mbaa_im01_carry_n_1,sig_btt_eq_b2mbaa_im01_carry_n_2,sig_btt_eq_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_eq_b2mbaa_im01_carry_i_1_n_0,sig_btt_eq_b2mbaa_im01_carry_i_2_n_0,sig_btt_eq_b2mbaa_im01_carry_i_3_n_0,sig_btt_eq_b2mbaa_im01_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'hFFFB)) 
    sig_btt_eq_b2mbaa_im01_carry_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h55650000AA9A0000)) 
    sig_btt_eq_b2mbaa_im01_carry_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(sig_btt_eq_b2mbaa_im01_carry_i_5_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0002AAA8AAA80002)) 
    sig_btt_eq_b2mbaa_im01_carry_i_3
       (.I0(sig_btt_eq_b2mbaa_im01_carry_i_6_n_0),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001284028400001)) 
    sig_btt_eq_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h41821824)) 
    sig_btt_eq_b2mbaa_im01_carry_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h14284281)) 
    sig_btt_eq_b2mbaa_im01_carry_i_6
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h10)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1_i_2_n_0),
        .I2(sig_btt_eq_b2mbaa_im01),
        .O(sig_btt_eq_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01_carry_n_0,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,sig_btt_lt_b2mbaa_im01_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry__0
       (.CI(sig_btt_lt_b2mbaa_im01_carry_n_0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED[3:1],sig_btt_lt_b2mbaa_im01}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0}));
  LUT5 #(
    .INIT(32'h11111711)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h5565AA8A)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h10017C37)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h0110377C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0101011337373770)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1370)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h41821824)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h14284281)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0006666066600009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h4821)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_9
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h10)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1_i_2_n_0),
        .I2(sig_btt_lt_b2mbaa_im01),
        .O(sig_btt_lt_b2mbaa_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_lt_b2mbaa_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(sig_bytes_to_mbaa_im0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa_im0[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_bytes_to_mbaa_im0[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(sig_bytes_to_mbaa_im0[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[7]),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[39]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_3_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_btt_is_zero),
        .Q(in[39]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5500404055554040)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(sig_cmd2dre_valid_reg_0),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(sig_inhibit_rdy_n_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_finish_addr_offset_im1[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_finish_addr_offset_im1[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \sig_finish_addr_offset_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_finish_addr_offset_im1[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h0054)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_init_reg),
        .I1(sig_push_input_reg11_out),
        .I2(sig_first_xfer_im0),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_init_reg),
        .I2(sig_sm_pop_input_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0100)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[39]),
        .I1(\sig_addr_cntr_lsh_im0_reg[0]_0 ),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[16]),
        .Q(in[38]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[17]),
        .Q(sig_mstr2sf_eof),
        .R(sig_input_cache_type_reg0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_push_input_reg11_out),
        .I2(sig_sm_pop_input_reg),
        .I3(sig_init_reg),
        .I4(sig_calc_error_pushed),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0054)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(sig_no_btt_residue_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFEEE)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_parent_done),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_init_reg),
        .I4(sig_strbgen_bytes_ireg2),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_init_reg),
        .I4(sig_strbgen_bytes_ireg2),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I3(sig_init_reg),
        .I4(sig_strbgen_bytes_ireg2),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA2AA)) 
    \sig_strbgen_bytes_ireg2[3]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[3]_i_3_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .I3(\sig_strbgen_bytes_ireg2[3]_i_4_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  LUT6 #(
    .INIT(64'h000F050F303F353F)) 
    \sig_strbgen_bytes_ireg2[3]_i_3 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[8]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h30303530)) 
    \sig_strbgen_bytes_ireg2[3]_i_4 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_addr_aligned_ireg1),
        .O(\sig_strbgen_bytes_ireg2[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h22222228)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(sig_xfer_len_eq_0_ireg3_i_2_n_0),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_xfer_len_eq_0_im2));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBFAE)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_init_reg),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf
   (sig_wr_fifo,
    full,
    empty,
    FIFO_Full_reg,
    sig_init_done,
    sig_sf_allow_addr_req,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_inhibit_rdy_n,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    in,
    m_axi_mm2s_aclk,
    SR,
    wr_en,
    din,
    sig_init_done_reg,
    fifo_wren,
    sig_mstr2sf_cmd_valid,
    sig_data2addr_stop_req,
    m_axi_mm2s_rvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    out,
    \sig_token_cntr_reg[2]_0 );
  output sig_wr_fifo;
  output full;
  output empty;
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_sf_allow_addr_req;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  output sig_inhibit_rdy_n;
  output [36:0]\gen_fwft.empty_fwft_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]in;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input wr_en;
  input [73:0]din;
  input sig_init_done_reg;
  input fifo_wren;
  input sig_mstr2sf_cmd_valid;
  input sig_data2addr_stop_req;
  input m_axi_mm2s_rvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input out;
  input \sig_token_cntr_reg[2]_0 ;

  wire FIFO_Full_reg;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire I_DATA_FIFO_n_3;
  wire I_DATA_FIFO_n_42;
  wire I_DATA_FIFO_n_43;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ;
  wire [0:0]SR;
  wire [73:0]din;
  wire empty;
  wire fifo_wren;
  wire full;
  wire [36:0]\gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_5_n_0;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[2]_0 ;
  wire sig_wr_fifo;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .Q(lsig_0ffset_cntr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_43),
        .Q(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord I_DATA_FIFO
       (.\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_43),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(sig_rd_empty),
        .SR(SR),
        .din(din),
        .empty(empty),
        .fifo_wren(fifo_wren),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (I_DATA_FIFO_n_3),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_DATA_FIFO_n_42),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_ok_to_post_rd_addr_reg(sig_token_cntr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_i_5_n_0),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_11 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_DATA_FIFO_n_3),
        .Q(sig_rd_empty),
        .SR(SR),
        .fifo_wren(fifo_wren),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg_0(sig_wr_fifo),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_token_cntr_reg[0]),
        .I1(sig_token_cntr_reg[1]),
        .O(sig_ok_to_post_rd_addr_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_42),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF55005500B8FF)) 
    \sig_token_cntr[1]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr_reg[2]_0 ),
        .I4(sig_token_cntr_reg[0]),
        .I5(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDBDFCFC43400303)) 
    \sig_token_cntr[2]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[3]),
        .I4(\sig_token_cntr_reg[2]_0 ),
        .I5(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555EAAAAAAA2)) 
    \sig_token_cntr[3]_i_1 
       (.I0(\sig_token_cntr_reg[2]_0 ),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[1]),
        .I4(sig_token_cntr_reg[0]),
        .I5(out),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC1CCC1)) 
    \sig_token_cntr[3]_i_2 
       (.I0(\sig_token_cntr_reg[2]_0 ),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[0]),
        .I4(out),
        .I5(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[2]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_2_n_0 ),
        .Q(sig_token_cntr_reg[3]),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_rd_sts_tag_reg0,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_data2rsc_decerr,
    sig_data2rsc_valid);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_rd_sts_tag_reg0;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_data2rsc_decerr;
  input sig_data2rsc_valid;

  wire m_axi_mm2s_aclk;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_rd_sts_tag_reg0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_data2rsc_valid,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    din,
    wr_en,
    \sig_addr_posted_cntr_reg[2]_0 ,
    m_axi_mm2s_rready,
    SR,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    m_axi_mm2s_rlast,
    sig_dqual_reg_empty_reg_0,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg_1,
    sig_rsc2stat_status_valid,
    m_axi_mm2s_rvalid,
    full,
    m_axi_mm2s_rresp,
    sig_rsc2data_ready,
    in,
    sig_rst2all_stop_request,
    \sig_addr_posted_cntr_reg[2]_1 );
  output FIFO_Full_reg;
  output sig_data2rsc_valid;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output [9:0]din;
  output wr_en;
  output \sig_addr_posted_cntr_reg[2]_0 ;
  output m_axi_mm2s_rready;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input m_axi_mm2s_rlast;
  input sig_dqual_reg_empty_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_rsc2stat_status_valid;
  input m_axi_mm2s_rvalid;
  input full;
  input [1:0]m_axi_mm2s_rresp;
  input sig_rsc2data_ready;
  input [25:0]in;
  input sig_rst2all_stop_request;
  input \sig_addr_posted_cntr_reg[2]_1 ;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire [0:0]SR;
  wire [9:0]din;
  wire full;
  wire [25:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire \sig_addr_posted_cntr_reg[2]_1 ;
  wire sig_clr_dqual_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [35:15]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_i_6_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_cmd_cmplt_reg_i_3_n_0;
  wire sig_next_eof_reg;
  wire [7:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .Q(sig_dbeat_cntr),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(sig_clr_dqual_reg),
        .out({sig_cmd_fifo_data_out[35:32],sig_cmd_fifo_data_out[30:15]}),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr[7]_i_5_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_1(sig_data2rsc_valid),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_last_dbeat_i_4_n_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_2_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_eof_reg_reg(sig_next_cmd_cmplt_reg_i_3_n_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    m_axi_mm2s_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .O(m_axi_mm2s_rready));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg_reg_0),
        .I1(\sig_addr_posted_cntr_reg[2]_1 ),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hCCC2BCCC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[2]_1 ),
        .I4(sig_last_mmap_dbeat_reg_reg_0),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[2]_1 ),
        .I4(sig_last_mmap_dbeat_reg_reg_0),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_coelsc_tag_reg0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(sig_next_cmd_cmplt_reg_i_3_n_0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_calc_error_reg),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[7]),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[0]),
        .I5(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(SR));
  LUT6 #(
    .INIT(64'h0404000400000000)) 
    sig_last_dbeat_i_2
       (.I0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I1(sig_last_dbeat_i_5_n_0),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .I3(full),
        .I4(sig_data2addr_stop_req),
        .I5(m_axi_mm2s_rvalid),
        .O(sig_last_dbeat_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000D000D0D0)) 
    sig_last_dbeat_i_4
       (.I0(sig_last_dbeat_i_6_n_0),
        .I1(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2addr_stop_req),
        .I4(full),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .O(sig_last_dbeat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(sig_last_dbeat_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_6
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .O(sig_last_dbeat_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(sig_next_cmd_cmplt_reg_i_3_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(m_axi_mm2s_rvalid),
        .I1(sig_data2addr_stop_req),
        .I2(full),
        .I3(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .O(sig_next_cmd_cmplt_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_eof_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_last_strb_reg[4]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_last_strb_reg[5]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_last_strb_reg[6]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_last_strb_reg[7]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(sig_clr_dqual_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[2]),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[1]),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[0]),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_next_calc_error_reg),
        .O(\sig_addr_posted_cntr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0808080808080800)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .I5(sig_addr_posted_cntr[2]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F040000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(m_axi_mm2s_rvalid),
        .I2(full),
        .I3(sig_data2addr_stop_req),
        .I4(sig_dqual_reg_full),
        .I5(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(wr_en));
  LUT3 #(
    .INIT(8'hF8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ),
        .O(din[9]));
  LUT3 #(
    .INIT(8'hF8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(sig_next_eof_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ),
        .O(din[8]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[7]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[7]),
        .O(din[7]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[6]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[6]),
        .O(din[6]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[5]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[5]),
        .O(din[5]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[4]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[4]),
        .O(din[4]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[3]),
        .O(din[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request,
    SR,
    sig_halt_cmplt_reg_0,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    mm2s_halt,
    datamover_idle_reg,
    datamover_idle,
    sig_halt_reg_dly3,
    sig_data2addr_stop_req,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty,
    sig_halt_cmplt_reg_1);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request;
  output [0:0]SR;
  output sig_halt_cmplt_reg_0;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input mm2s_halt;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input sig_halt_reg_dly3;
  input sig_data2addr_stop_req;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;
  input sig_halt_cmplt_reg_1;

  wire [0:0]SR;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_reg_dly3;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;

  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(mm2s_halt),
        .I2(datamover_idle_reg),
        .I3(datamover_idle),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_addr_reg_empty),
        .I4(sig_halt_cmplt_reg_1),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
   (full,
    empty,
    lsig_ld_offset,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    SR,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    lsig_0ffset_cntr,
    fifo_wren,
    Q,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_data2addr_stop_req,
    m_axi_mm2s_rvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    out,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0);
  output full;
  output empty;
  output lsig_ld_offset;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [36:0]\gen_fwft.empty_fwft_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [73:0]din;
  input lsig_0ffset_cntr;
  input fifo_wren;
  input [0:0]Q;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input sig_data2addr_stop_req;
  input m_axi_mm2s_rvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input out;
  input [3:0]sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;

  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [73:0]din;
  wire empty;
  wire fifo_wren;
  wire full;
  wire [36:0]\gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire [3:0]sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(Q),
        .SR(SR),
        .din(din),
        .empty(empty),
        .fifo_wren(fifo_wren),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .wr_en(wr_en));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "zynq" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "0" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "3" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "2048" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "64" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "64" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "1" *) (* C_S2MM_GENLOCK_MODE = "0" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "512" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "8" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "2" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
(* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [63:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire AXI_LITE_REG_INTERFACE_I_n_100;
  wire AXI_LITE_REG_INTERFACE_I_n_101;
  wire AXI_LITE_REG_INTERFACE_I_n_102;
  wire AXI_LITE_REG_INTERFACE_I_n_103;
  wire AXI_LITE_REG_INTERFACE_I_n_104;
  wire AXI_LITE_REG_INTERFACE_I_n_105;
  wire AXI_LITE_REG_INTERFACE_I_n_106;
  wire AXI_LITE_REG_INTERFACE_I_n_107;
  wire AXI_LITE_REG_INTERFACE_I_n_108;
  wire AXI_LITE_REG_INTERFACE_I_n_109;
  wire AXI_LITE_REG_INTERFACE_I_n_110;
  wire AXI_LITE_REG_INTERFACE_I_n_111;
  wire AXI_LITE_REG_INTERFACE_I_n_112;
  wire AXI_LITE_REG_INTERFACE_I_n_113;
  wire AXI_LITE_REG_INTERFACE_I_n_114;
  wire AXI_LITE_REG_INTERFACE_I_n_115;
  wire AXI_LITE_REG_INTERFACE_I_n_116;
  wire AXI_LITE_REG_INTERFACE_I_n_82;
  wire AXI_LITE_REG_INTERFACE_I_n_83;
  wire AXI_LITE_REG_INTERFACE_I_n_84;
  wire AXI_LITE_REG_INTERFACE_I_n_85;
  wire AXI_LITE_REG_INTERFACE_I_n_86;
  wire AXI_LITE_REG_INTERFACE_I_n_87;
  wire AXI_LITE_REG_INTERFACE_I_n_88;
  wire AXI_LITE_REG_INTERFACE_I_n_89;
  wire AXI_LITE_REG_INTERFACE_I_n_90;
  wire AXI_LITE_REG_INTERFACE_I_n_91;
  wire AXI_LITE_REG_INTERFACE_I_n_92;
  wire AXI_LITE_REG_INTERFACE_I_n_93;
  wire AXI_LITE_REG_INTERFACE_I_n_94;
  wire AXI_LITE_REG_INTERFACE_I_n_95;
  wire AXI_LITE_REG_INTERFACE_I_n_96;
  wire AXI_LITE_REG_INTERFACE_I_n_97;
  wire AXI_LITE_REG_INTERFACE_I_n_98;
  wire AXI_LITE_REG_INTERFACE_I_n_99;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_29 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_143 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78 ;
  wire I_AXI_DMA_INTRPT_n_20;
  wire I_AXI_DMA_INTRPT_n_3;
  wire \I_CMDSTS/decerr_i ;
  wire \I_CMDSTS/interr_i ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0 ;
  wire \I_CMDSTS/slverr_i ;
  wire [21:21]\I_DMA_REGISTER/dmacr_i ;
  wire \I_DMA_REGISTER/irqdelay_wren_i0 ;
  wire \I_DMA_REGISTER/irqthresh_wren_i0 ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire I_PRMRY_DATAMOVER_n_0;
  wire I_PRMRY_DATAMOVER_n_48;
  wire I_PRMRY_DATAMOVER_n_6;
  wire I_RST_MODULE_n_12;
  wire I_RST_MODULE_n_16;
  wire I_RST_MODULE_n_17;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_6;
  wire \I_SM/cmnds_queued0 ;
  wire \I_STS_MNGR/datamover_idle ;
  wire L0;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_dly_fast_cnt0;
  wire cmnd_wr;
  wire [31:0]dm2linebuf_mm2s_tdata;
  wire [3:0]dm2linebuf_mm2s_tkeep;
  wire dm2linebuf_mm2s_tlast;
  wire dma_err;
  wire fifo_full_i;
  wire fifo_wren;
  wire frame_sync_out0;
  wire initial_frame;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [5:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [23:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tdata_i;
  wire [2:0]m_axis_mm2s_tkeep;
  wire [3:0]m_axis_mm2s_tkeep_i;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_i;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire m_axis_mm2s_tvalid;
  wire m_axis_mm2s_tvalid_i;
  wire mask_fsync_out_i;
  wire mm2s_all_idle;
  wire mm2s_all_lines_xfred;
  wire mm2s_allbuffer_empty;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [23:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire [4:0]mm2s_chnl_current_frame;
  wire mm2s_cmdsts_idle;
  wire [12:0]mm2s_crnt_vsize;
  wire [12:0]mm2s_crnt_vsize_d2;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire mm2s_dmac2cdc_fsync_out;
  wire [31:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire [4:0]mm2s_frame_number;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_frame_sync;
  wire mm2s_fsync_out_i;
  wire [4:0]mm2s_genlock_pair_frame;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_halt_reg;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [4:0]mm2s_ip2axi_frame_ptr_ref;
  wire [4:0]mm2s_ip2axi_frame_store;
  wire mm2s_ip2axi_introut;
  wire [31:0]mm2s_ip2axi_rddata;
  wire [7:0]mm2s_irqdelay_status;
  wire [7:0]mm2s_irqthresh_status;
  wire [0:0]mm2s_m_frame_ptr_out;
  wire mm2s_packet_sof;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [31:0]\mm2s_reg_module_strt_addr[0] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire p_0_in;
  wire prmtr_update_complete;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [63:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_valid0;
  wire sof_reset;
  wire stop_i;
  wire valid_frame_sync_d2;
  wire vsize_counter0;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5:0] = \^m_axi_mm2s_arlen [5:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_s2mm_awaddr[31] = \<const0> ;
  assign m_axi_s2mm_awaddr[30] = \<const0> ;
  assign m_axi_s2mm_awaddr[29] = \<const0> ;
  assign m_axi_s2mm_awaddr[28] = \<const0> ;
  assign m_axi_s2mm_awaddr[27] = \<const0> ;
  assign m_axi_s2mm_awaddr[26] = \<const0> ;
  assign m_axi_s2mm_awaddr[25] = \<const0> ;
  assign m_axi_s2mm_awaddr[24] = \<const0> ;
  assign m_axi_s2mm_awaddr[23] = \<const0> ;
  assign m_axi_s2mm_awaddr[22] = \<const0> ;
  assign m_axi_s2mm_awaddr[21] = \<const0> ;
  assign m_axi_s2mm_awaddr[20] = \<const0> ;
  assign m_axi_s2mm_awaddr[19] = \<const0> ;
  assign m_axi_s2mm_awaddr[18] = \<const0> ;
  assign m_axi_s2mm_awaddr[17] = \<const0> ;
  assign m_axi_s2mm_awaddr[16] = \<const0> ;
  assign m_axi_s2mm_awaddr[15] = \<const0> ;
  assign m_axi_s2mm_awaddr[14] = \<const0> ;
  assign m_axi_s2mm_awaddr[13] = \<const0> ;
  assign m_axi_s2mm_awaddr[12] = \<const0> ;
  assign m_axi_s2mm_awaddr[11] = \<const0> ;
  assign m_axi_s2mm_awaddr[10] = \<const0> ;
  assign m_axi_s2mm_awaddr[9] = \<const0> ;
  assign m_axi_s2mm_awaddr[8] = \<const0> ;
  assign m_axi_s2mm_awaddr[7] = \<const0> ;
  assign m_axi_s2mm_awaddr[6] = \<const0> ;
  assign m_axi_s2mm_awaddr[5] = \<const0> ;
  assign m_axi_s2mm_awaddr[4] = \<const0> ;
  assign m_axi_s2mm_awaddr[3] = \<const0> ;
  assign m_axi_s2mm_awaddr[2] = \<const0> ;
  assign m_axi_s2mm_awaddr[1] = \<const0> ;
  assign m_axi_s2mm_awaddr[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \<const0> ;
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3] = \<const0> ;
  assign m_axi_s2mm_awlen[2] = \<const0> ;
  assign m_axi_s2mm_awlen[1] = \<const0> ;
  assign m_axi_s2mm_awlen[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awvalid = \<const0> ;
  assign m_axi_s2mm_bready = \<const0> ;
  assign m_axi_s2mm_wdata[63] = \<const0> ;
  assign m_axi_s2mm_wdata[62] = \<const0> ;
  assign m_axi_s2mm_wdata[61] = \<const0> ;
  assign m_axi_s2mm_wdata[60] = \<const0> ;
  assign m_axi_s2mm_wdata[59] = \<const0> ;
  assign m_axi_s2mm_wdata[58] = \<const0> ;
  assign m_axi_s2mm_wdata[57] = \<const0> ;
  assign m_axi_s2mm_wdata[56] = \<const0> ;
  assign m_axi_s2mm_wdata[55] = \<const0> ;
  assign m_axi_s2mm_wdata[54] = \<const0> ;
  assign m_axi_s2mm_wdata[53] = \<const0> ;
  assign m_axi_s2mm_wdata[52] = \<const0> ;
  assign m_axi_s2mm_wdata[51] = \<const0> ;
  assign m_axi_s2mm_wdata[50] = \<const0> ;
  assign m_axi_s2mm_wdata[49] = \<const0> ;
  assign m_axi_s2mm_wdata[48] = \<const0> ;
  assign m_axi_s2mm_wdata[47] = \<const0> ;
  assign m_axi_s2mm_wdata[46] = \<const0> ;
  assign m_axi_s2mm_wdata[45] = \<const0> ;
  assign m_axi_s2mm_wdata[44] = \<const0> ;
  assign m_axi_s2mm_wdata[43] = \<const0> ;
  assign m_axi_s2mm_wdata[42] = \<const0> ;
  assign m_axi_s2mm_wdata[41] = \<const0> ;
  assign m_axi_s2mm_wdata[40] = \<const0> ;
  assign m_axi_s2mm_wdata[39] = \<const0> ;
  assign m_axi_s2mm_wdata[38] = \<const0> ;
  assign m_axi_s2mm_wdata[37] = \<const0> ;
  assign m_axi_s2mm_wdata[36] = \<const0> ;
  assign m_axi_s2mm_wdata[35] = \<const0> ;
  assign m_axi_s2mm_wdata[34] = \<const0> ;
  assign m_axi_s2mm_wdata[33] = \<const0> ;
  assign m_axi_s2mm_wdata[32] = \<const0> ;
  assign m_axi_s2mm_wdata[31] = \<const0> ;
  assign m_axi_s2mm_wdata[30] = \<const0> ;
  assign m_axi_s2mm_wdata[29] = \<const0> ;
  assign m_axi_s2mm_wdata[28] = \<const0> ;
  assign m_axi_s2mm_wdata[27] = \<const0> ;
  assign m_axi_s2mm_wdata[26] = \<const0> ;
  assign m_axi_s2mm_wdata[25] = \<const0> ;
  assign m_axi_s2mm_wdata[24] = \<const0> ;
  assign m_axi_s2mm_wdata[23] = \<const0> ;
  assign m_axi_s2mm_wdata[22] = \<const0> ;
  assign m_axi_s2mm_wdata[21] = \<const0> ;
  assign m_axi_s2mm_wdata[20] = \<const0> ;
  assign m_axi_s2mm_wdata[19] = \<const0> ;
  assign m_axi_s2mm_wdata[18] = \<const0> ;
  assign m_axi_s2mm_wdata[17] = \<const0> ;
  assign m_axi_s2mm_wdata[16] = \<const0> ;
  assign m_axi_s2mm_wdata[15] = \<const0> ;
  assign m_axi_s2mm_wdata[14] = \<const0> ;
  assign m_axi_s2mm_wdata[13] = \<const0> ;
  assign m_axi_s2mm_wdata[12] = \<const0> ;
  assign m_axi_s2mm_wdata[11] = \<const0> ;
  assign m_axi_s2mm_wdata[10] = \<const0> ;
  assign m_axi_s2mm_wdata[9] = \<const0> ;
  assign m_axi_s2mm_wdata[8] = \<const0> ;
  assign m_axi_s2mm_wdata[7] = \<const0> ;
  assign m_axi_s2mm_wdata[6] = \<const0> ;
  assign m_axi_s2mm_wdata[5] = \<const0> ;
  assign m_axi_s2mm_wdata[4] = \<const0> ;
  assign m_axi_s2mm_wdata[3] = \<const0> ;
  assign m_axi_s2mm_wdata[2] = \<const0> ;
  assign m_axi_s2mm_wdata[1] = \<const0> ;
  assign m_axi_s2mm_wdata[0] = \<const0> ;
  assign m_axi_s2mm_wlast = \<const0> ;
  assign m_axi_s2mm_wstrb[7] = \<const0> ;
  assign m_axi_s2mm_wstrb[6] = \<const0> ;
  assign m_axi_s2mm_wstrb[5] = \<const0> ;
  assign m_axi_s2mm_wstrb[4] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axi_s2mm_wvalid = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const0> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2] = \<const0> ;
  assign s2mm_frame_ptr_out[1] = \<const0> ;
  assign s2mm_frame_ptr_out[0] = \<const0> ;
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_introut = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const0> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axis_s2mm_tready = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(mm2s_axi2ip_wrdata),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (mm2s_prmry_resetn),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] (AXI_LITE_REG_INTERFACE_I_n_111),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] (AXI_LITE_REG_INTERFACE_I_n_113),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] (AXI_LITE_REG_INTERFACE_I_n_112),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] (AXI_LITE_REG_INTERFACE_I_n_114),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_115),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_116),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ({mm2s_reg_module_hsize[11:8],mm2s_reg_module_hsize[3:1]}),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ({mm2s_reg_module_stride[11:8],mm2s_reg_module_stride[3:1]}),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ({mm2s_reg_module_vsize[11:8],mm2s_reg_module_vsize[3:1]}),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_143 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] (mm2s_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ({\mm2s_reg_module_strt_addr[0] [31:16],\mm2s_reg_module_strt_addr[0] [11:8],\mm2s_reg_module_strt_addr[0] [3:1]}),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (mm2s_irqdelay_status),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 (mm2s_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 (mm2s_chnl_current_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 (mm2s_genlock_pair_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 (mm2s_ip2axi_frame_store),
        .Q(mm2s_ip2axi_frame_ptr_ref),
        .SR(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2 ),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_82),
        .in0({AXI_LITE_REG_INTERFACE_I_n_83,AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107,AXI_LITE_REG_INTERFACE_I_n_108,AXI_LITE_REG_INTERFACE_I_n_109,AXI_LITE_REG_INTERFACE_I_n_110}),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[23:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr({mm2s_dmacr[31:16],mm2s_dmacr[11:8],mm2s_dmacr[6:5],mm2s_dmacr[3],mm2s_dmacr[1:0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(mm2s_axi2ip_rdaddr),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_resetn_i_reg(\I_DMA_REGISTER/dmacr_i ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR 
       (.D(mm2s_axi2ip_wrdata[4]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (mm2s_chnl_current_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_29 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165 }),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (mm2s_frame_number),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ({mm2s_ip2axi_frame_ptr_ref[4],mm2s_ip2axi_frame_ptr_ref[2]}),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 (L0),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 (mm2s_genlock_pair_frame),
        .E(valid_frame_sync_d2),
        .\FSM_sequential_dmacntrl_cs_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\mm2s_reg_module_strt_addr[0] ),
        .Q(mm2s_crnt_vsize),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .cmnd_wr(cmnd_wr),
        .\cmnds_queued_reg[0] (\I_SM/cmnds_queued0 ),
        .\cmnds_queued_reg[7] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_48),
        .decerr_i(\I_CMDSTS/decerr_i ),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ),
        .frame_sync_out0(frame_sync_out0),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .in0(mm2s_m_frame_ptr_out),
        .initial_frame(initial_frame),
        .interr_i(\I_CMDSTS/interr_i ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_allbuffer_empty(mm2s_allbuffer_empty),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_cmdsts_idle(mm2s_cmdsts_idle),
        .mm2s_dmacr(mm2s_dmacr[1:0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .out(mm2s_prmry_resetn),
        .p_0_in(p_0_in),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ),
        .prmtr_update_complete(prmtr_update_complete),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .s_axis_cmd_tvalid_reg(I_PRMRY_DATAMOVER_n_6),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .slverr_i(\I_CMDSTS/slverr_i ),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40 ),
        .stop_i(stop_i),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .sts_tready_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I 
       (.E(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 (I_RST_MODULE_n_16),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 (mm2s_crnt_vsize_d2),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg (mm2s_axis_resetn),
        .Q(m_axis_mm2s_tkeep_i),
        .SR(vsize_counter0),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt_reg(mm2s_halt_reg),
        .out(m_axis_mm2s_tvalid_i),
        .\r0_data_reg[31] (m_axis_mm2s_tdata_i),
        .s_valid0(s_valid0),
        .sig_last_reg_out_reg(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .\state_reg[0] (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33 ),
        .\state_reg[1] (m_axis_mm2s_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_20),
        .frame_sync_out0(frame_sync_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .p_0_in(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.E(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34 ),
        .\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 (mm2s_crnt_vsize_d2),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 (I_RST_MODULE_n_12),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33 ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 (mm2s_axis_resetn),
        .Q(mm2s_crnt_vsize),
        .SR(vsize_counter0),
        .din({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .empty(I_PRMRY_DATAMOVER_n_0),
        .fifo_wren(fifo_wren),
        .full(fifo_full_i),
        .lsig_cmd_loaded(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_allbuffer_empty(mm2s_allbuffer_empty),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_reg(mm2s_halt_reg),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .p_0_in(p_0_in),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .\sig_data_reg_out_reg[31] (m_axis_mm2s_tdata_i),
        .sig_m_valid_out_reg(m_axis_mm2s_tvalid_i),
        .\sig_strb_reg_out_reg[3] (m_axis_mm2s_tkeep_i),
        .sof_reset(sof_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_29 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165 }),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77 ),
        .E(valid_frame_sync_d2),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ({mm2s_dmacr[31:16],mm2s_dmacr[11:8],mm2s_dmacr[6:5],mm2s_dmacr[3],mm2s_dmacr[1:0]}),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (I_AXI_DMA_INTRPT_n_3),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (mm2s_axi2ip_rdaddr),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (AXI_LITE_REG_INTERFACE_I_n_113),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (AXI_LITE_REG_INTERFACE_I_n_112),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 (AXI_LITE_REG_INTERFACE_I_n_111),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78 ),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (mm2s_ip2axi_frame_store),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (mm2s_frame_number),
        .Q({mm2s_irqdelay_status[7:5],mm2s_irqdelay_status[3:0]}),
        .SR(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_count0(ch1_delay_count0),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_116),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_114),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_6),
        .halt_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halted_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ),
        .halted_reg_0(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .halted_reg_1(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_83,AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107,AXI_LITE_REG_INTERFACE_I_n_108,AXI_LITE_REG_INTERFACE_I_n_109,AXI_LITE_REG_INTERFACE_I_n_110}),
        .initial_frame(initial_frame),
        .initial_frame_reg(L0),
        .introut_reg(mm2s_prmry_resetn),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_115),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[23:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .out(mm2s_ip2axi_rddata),
        .p_0_in(p_0_in),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_82),
        .\ptr_ref_i_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ),
        .\reg_module_hsize_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_143 ),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_hsize_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ),
        .\reg_module_hsize_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ),
        .\reg_module_hsize_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_18),
        .stop_i(stop_i),
        .stop_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .out(mm2s_axis_resetn),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s_valid0(s_valid0),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I 
       (.SR(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .in0(mm2s_m_frame_ptr_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_packet_sof(mm2s_packet_sof),
        .p_0_in(p_0_in),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 (I_AXI_DMA_INTRPT_n_3),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ({mm2s_dmacr[30],mm2s_dmacr[28],mm2s_dmacr[23:16]}),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .Q(mm2s_irqdelay_status),
        .SR(ch1_dly_fast_cnt0),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_count0(ch1_delay_count0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .out(mm2s_prmry_resetn),
        .p_0_in(p_0_in),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover I_PRMRY_DATAMOVER
       (.\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (I_PRMRY_DATAMOVER_n_6),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ),
        .Q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(mm2s_dmacr[0]),
        .decerr_i(\I_CMDSTS/decerr_i ),
        .din({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .empty(I_PRMRY_DATAMOVER_n_0),
        .fifo_wren(fifo_wren),
        .in({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .interr_i(\I_CMDSTS/interr_i ),
        .lsig_cmd_loaded(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_48),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_17),
        .slverr_i(\I_CMDSTS/slverr_i ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module I_RST_MODULE
       (.D(mm2s_axi2ip_wrdata[2]),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (mm2s_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (vsize_counter0),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (mm2s_cmdsts_idle),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (mm2s_dm_prmry_resetn),
        .SR(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2 ),
        .axi_resetn(axi_resetn),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_6),
        .empty(I_PRMRY_DATAMOVER_n_0),
        .err_i_reg(\I_SM/cmnds_queued0 ),
        .fifo_wren(fifo_wren),
        .full(fifo_full_i),
        .halt_i_reg(I_RST_MODULE_n_17),
        .halt_i_reg_0(mm2s_dmacr[0]),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halt_reset_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ),
        .lsig_cmd_loaded(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(I_RST_MODULE_n_16),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_reg(mm2s_halt_reg),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .out(mm2s_prmry_resetn),
        .p_0_in(p_0_in),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_resetn_i_reg(I_RST_MODULE_n_12),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_18),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sof_reset(sof_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_afifo_builtin
   (dout,
    full,
    empty,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    rst,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    din,
    fifo_wren,
    rd_en,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_1 ,
    lsig_cmd_loaded,
    mm2s_frame_sync);
  output [37:0]dout;
  output full;
  output empty;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input rst;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input [37:0]din;
  input fifo_wren;
  input rd_en;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_1 ;
  input lsig_cmd_loaded;
  input mm2s_frame_sync;

  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_1 ;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire fifo_wren;
  wire full;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_frame_sync;
  wire rd_en;
  wire rst;
  wire NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_valid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED;

  LUT6 #(
    .INIT(64'hCCCC8888CCCC8088)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(din[37]),
        .I1(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ),
        .I2(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_1 ),
        .I3(lsig_cmd_loaded),
        .I4(mm2s_frame_sync),
        .I5(full),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "11" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "38" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "38" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "2kx18" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1898" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1888" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "11" *) 
  (* C_RD_DEPTH = "2048" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "11" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "11" *) 
  (* C_WR_DEPTH = "2048" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "10" *) 
  (* C_WR_PNTR_WIDTH = "11" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 fg_builtin_fifo_inst
       (.almost_empty(NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED[10:0]),
        .dbiterr(NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(m_axis_mm2s_aclk),
        .rd_data_count(NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED[10:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_builtin_fifo_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count(NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(fifo_wren),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if
   (sts_tready_reg_0,
    interr_i_reg_0,
    s_axis_cmd_tvalid_reg_0,
    \dmacr_i_reg[2] ,
    err_i_reg_0,
    sts_tready_reg_1,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    out,
    m_axi_mm2s_aclk,
    p_0_in,
    decerr_i,
    slverr_i,
    interr_i,
    SR,
    s_axis_cmd_tvalid_reg_1,
    s_axis_cmd_tvalid_reg_2,
    mm2s_soft_reset,
    mm2s_halt,
    frame_sync_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output sts_tready_reg_0;
  output interr_i_reg_0;
  output s_axis_cmd_tvalid_reg_0;
  output \dmacr_i_reg[2] ;
  output err_i_reg_0;
  output sts_tready_reg_1;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  input out;
  input m_axi_mm2s_aclk;
  input p_0_in;
  input decerr_i;
  input slverr_i;
  input interr_i;
  input [0:0]SR;
  input [0:0]s_axis_cmd_tvalid_reg_1;
  input s_axis_cmd_tvalid_reg_2;
  input mm2s_soft_reset;
  input mm2s_halt;
  input frame_sync_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]SR;
  wire decerr_i;
  wire decerr_i_reg_0;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire \dmacr_i_reg[2] ;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire frame_sync_reg;
  wire interr_i;
  wire interr_i_reg_0;
  wire m_axi_mm2s_aclk;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_slverr_set;
  wire mm2s_halt;
  wire mm2s_soft_reset;
  wire out;
  wire p_0_in;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire [0:0]s_axis_cmd_tvalid_reg_1;
  wire s_axis_cmd_tvalid_reg_2;
  wire slverr_i;
  wire slverr_i_reg_0;
  wire sts_tready_reg_0;
  wire sts_tready_reg_1;
  wire zero_hsize_err;
  wire zero_vsize_err;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(mm2s_soft_reset),
        .I1(err_i_reg_0),
        .I2(mm2s_halt),
        .I3(frame_sync_reg),
        .O(\dmacr_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sts_tready_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(sts_tready_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(mm2s_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(mm2s_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i),
        .Q(mm2s_dma_decerr_set),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(zero_hsize_err),
        .I1(zero_vsize_err),
        .I2(interr_i_reg_0),
        .I3(mm2s_dma_slverr_set),
        .I4(mm2s_dma_decerr_set),
        .I5(err_i_reg_0),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(err_i_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(interr_i),
        .Q(interr_i_reg_0),
        .R(p_0_in));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(s_axis_cmd_tvalid_reg_2),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i),
        .Q(mm2s_dma_slverr_set),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sts_tready_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen
   (mm2s_frame_sync,
    mm2s_dmac2cdc_fsync_out,
    mask_fsync_out_i,
    mm2s_valid_frame_sync_cmb,
    p_0_in,
    mm2s_all_idle,
    m_axi_mm2s_aclk,
    frame_sync_out0,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ,
    mm2s_valid_video_prmtrs,
    mm2s_dmacr);
  output mm2s_frame_sync;
  output mm2s_dmac2cdc_fsync_out;
  output mask_fsync_out_i;
  output mm2s_valid_frame_sync_cmb;
  input p_0_in;
  input mm2s_all_idle;
  input m_axi_mm2s_aclk;
  input frame_sync_out0;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  input mm2s_valid_video_prmtrs;
  input [0:0]mm2s_dmacr;

  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  wire all_idle_d1;
  wire all_idle_d2;
  wire frame_sync_i0;
  wire frame_sync_out0;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire mm2s_all_idle;
  wire mm2s_dmac2cdc_fsync_out;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire p_0_in;

  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(mm2s_frame_sync),
        .I1(mm2s_valid_video_prmtrs),
        .O(mm2s_valid_frame_sync_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_idle_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_d1),
        .Q(all_idle_d2),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_i_1 
       (.I0(mm2s_dmacr),
        .I1(all_idle_d1),
        .I2(all_idle_d2),
        .O(frame_sync_i0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_i0),
        .Q(mm2s_frame_sync),
        .R(p_0_in));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(mm2s_dmac2cdc_fsync_out),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr
   (mm2s_valid_frame_sync,
    in0,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    p_0_in,
    E,
    m_axi_mm2s_aclk,
    mm2s_dmacr,
    mm2s_dmasr,
    out,
    Q);
  output mm2s_valid_frame_sync;
  output [0:0]in0;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  input p_0_in;
  input [0:0]E;
  input m_axi_mm2s_aclk;
  input [0:0]mm2s_dmacr;
  input mm2s_dmasr;
  input out;
  input [4:0]Q;

  wire \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_valid_frame_sync;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire out;
  wire p_0_in;
  wire s_frame_ptr_out;

  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(s_frame_ptr_out));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_frame_ptr_out),
        .Q(in0),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(p_0_in));
  LUT6 #(
    .INIT(64'hFFFF6AAAFFFFFFFF)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(mm2s_dmacr),
        .I2(E),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ),
        .I4(mm2s_dmasr),
        .I5(out),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(E),
        .Q(mm2s_valid_frame_sync),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt
   (mm2s_dly_irq_set,
    ch1_delay_cnt_en,
    mm2s_ioc_irq_set,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    prmry_resetn_i_reg,
    SR,
    m_axi_mm2s_aclk,
    ch1_delay_count0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    mm2s_packet_sof,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ,
    mm2s_tstvect_fsync,
    out,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ,
    mask_fsync_out_i,
    p_0_in,
    E,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 );
  output mm2s_dly_irq_set;
  output ch1_delay_cnt_en;
  output mm2s_ioc_irq_set;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output prmry_resetn_i_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input ch1_delay_count0;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input [9:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input mm2s_packet_sof;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ;
  input mm2s_tstvect_fsync;
  input out;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  input mask_fsync_out_i;
  input p_0_in;
  input [0:0]E;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;

  wire [0:0]E;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ;
  wire [9:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire [6:0]L;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire mm2s_dly_irq_set;
  wire mm2s_ioc_irq_set;
  wire mm2s_packet_sof;
  wire mm2s_tstvect_fsync;
  wire out;
  wire p_0_in;
  wire [7:0]p_2_in;
  wire [7:0]plusOp;
  wire prmry_resetn_i_reg;

  LUT5 #(
    .INIT(32'h0080AA80)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(out),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I2(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ),
        .I3(mask_fsync_out_i),
        .I4(mm2s_ioc_irq_set),
        .O(prmry_resetn_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[6]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF66F6FFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(Q[4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [8]),
        .I2(Q[6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [9]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I5(mm2s_packet_sof),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_delay_count0),
        .Q(mm2s_dly_irq_set),
        .R(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I1(mm2s_tstvect_fsync),
        .I2(out),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [0]),
        .O(p_2_in[0]));
  LUT5 #(
    .INIT(32'hF22222F2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hEEE2222E)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hEEEEEEE22222222E)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'h2EE2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .O(p_2_in[4]));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2EE2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'hF3AA0CAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hFCFFAAAA0300AAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if
   (s_axi_lite_rdata,
    D,
    out,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ,
    mm2s_axi2ip_wrce,
    irqthresh_wren_i0,
    prmry_resetn_i_reg,
    \dmacr_i_reg[0] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    mm2s_dmacr,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ,
    ioc_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ,
    mm2s_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    mm2s_soft_reset,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_ioc_irq_set,
    mm2s_dly_irq_set,
    dly_irq_reg,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 );
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [1:0]out;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  output [5:0]mm2s_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [0:0]prmry_resetn_i_reg;
  output \dmacr_i_reg[0] ;
  output [27:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input [24:0]mm2s_dmacr;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  input ioc_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ;
  input mm2s_dmasr;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  input [22:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  input [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input mm2s_soft_reset;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_ioc_irq_set;
  input mm2s_dly_irq_set;
  input dly_irq_reg;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;

  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  wire [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  wire [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  wire [22:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire [0:0]SR;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[2] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[3] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire dly_irq_reg;
  wire \dmacr_i_reg[0] ;
  wire [27:0]in0;
  wire ioc_irq_reg;
  wire [31:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_d1;
  wire ip2axi_rddata_captured_inferred__0_i_33_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_34_n_0;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_33_n_0;
  wire ip2axi_rddata_int_inferred_i_35_n_0;
  wire ip2axi_rddata_int_inferred_i_36_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire ip2axi_rddata_int_inferred_i_51_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_59_n_0;
  wire ip2axi_rddata_int_inferred_i_64_n_0;
  wire ip2axi_rddata_int_inferred_i_65_n_0;
  wire ip2axi_rddata_int_inferred_i_66_n_0;
  wire ip2axi_rddata_int_inferred_i_68_n_0;
  wire ip2axi_rddata_int_inferred_i_69_n_0;
  wire ip2axi_rddata_int_inferred_i_70_n_0;
  wire ip2axi_rddata_int_inferred_i_71_n_0;
  wire ip2axi_rddata_int_inferred_i_72_n_0;
  wire ip2axi_rddata_int_inferred_i_73_n_0;
  wire ip2axi_rddata_int_inferred_i_74_n_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire m_axi_mm2s_aclk;
  wire [5:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire mm2s_dly_irq_set;
  wire [24:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_ioc_irq_set;
  wire [31:0]mm2s_ip2axi_rddata_d1;
  wire mm2s_soft_reset;
  wire [5:0]p_1_in;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire [0:0]prmry_resetn_i_reg;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire \reg_module_hsize[15]_i_2_n_0 ;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = mm2s_axi2ip_wrdata_cdc_tig;
  assign out[1:0] = axi2ip_rdaddr_captured_mm2s_cdc_tig[3:2];
  assign s_axi_lite_rdata[31:0] = ip2axi_rddata_captured_d1;
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .I2(mm2s_dmacr[22]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .I4(mm2s_dmacr[21]),
        .I5(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .I1(mm2s_dmacr[19]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .I3(mm2s_dmacr[20]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .I1(mm2s_dmacr[18]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .I3(mm2s_dmacr[17]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .I4(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .I2(mm2s_dmacr[9]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .I4(mm2s_dmacr[14]),
        .I5(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .I1(mm2s_dmacr[13]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .I3(mm2s_dmacr[12]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .I1(mm2s_dmacr[11]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .I3(mm2s_dmacr[10]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25 \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I 
       (.D({mm2s_axi2ip_wrdata_cdc_tig[31:30],mm2s_axi2ip_wrdata_cdc_tig[23:22],mm2s_axi2ip_wrdata_cdc_tig[13:12],mm2s_axi2ip_wrdata_cdc_tig[0]}),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .SR(SR),
        .dly_irq_reg(dly_irq_reg),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .ioc_irq_reg(ioc_irq_reg),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr({mm2s_dmacr[24:23],mm2s_dmacr[16:15],mm2s_dmacr[0]}),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(axi2ip_wraddr_captured_mm2s_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .\reg_module_hsize_reg[0] (\reg_module_hsize[15]_i_2_n_0 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(ip2axi_rddata_captured_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(ip2axi_rddata_captured_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(ip2axi_rddata_captured_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(ip2axi_rddata_captured_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(ip2axi_rddata_captured_d1[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(ip2axi_rddata_captured_d1[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(ip2axi_rddata_captured_d1[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(ip2axi_rddata_captured_d1[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(ip2axi_rddata_captured_d1[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(ip2axi_rddata_captured_d1[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(ip2axi_rddata_captured_d1[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(ip2axi_rddata_captured_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(ip2axi_rddata_captured_d1[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(ip2axi_rddata_captured_d1[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(ip2axi_rddata_captured_d1[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(ip2axi_rddata_captured_d1[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(ip2axi_rddata_captured_d1[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(ip2axi_rddata_captured_d1[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(ip2axi_rddata_captured_d1[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(ip2axi_rddata_captured_d1[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(ip2axi_rddata_captured_d1[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(ip2axi_rddata_captured_d1[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(ip2axi_rddata_captured_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(ip2axi_rddata_captured_d1[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(ip2axi_rddata_captured_d1[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(ip2axi_rddata_captured_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(ip2axi_rddata_captured_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(ip2axi_rddata_captured_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(ip2axi_rddata_captured_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(ip2axi_rddata_captured_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(ip2axi_rddata_captured_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(ip2axi_rddata_captured_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [0]),
        .Q(mm2s_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [10]),
        .Q(mm2s_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [11]),
        .Q(mm2s_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [12]),
        .Q(mm2s_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [13]),
        .Q(mm2s_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [14]),
        .Q(mm2s_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [15]),
        .Q(mm2s_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [16]),
        .Q(mm2s_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [17]),
        .Q(mm2s_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [18]),
        .Q(mm2s_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [19]),
        .Q(mm2s_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [1]),
        .Q(mm2s_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [20]),
        .Q(mm2s_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [21]),
        .Q(mm2s_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [22]),
        .Q(mm2s_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [23]),
        .Q(mm2s_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [24]),
        .Q(mm2s_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [25]),
        .Q(mm2s_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [26]),
        .Q(mm2s_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [27]),
        .Q(mm2s_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [28]),
        .Q(mm2s_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [29]),
        .Q(mm2s_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [2]),
        .Q(mm2s_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [30]),
        .Q(mm2s_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [31]),
        .Q(mm2s_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [3]),
        .Q(mm2s_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [4]),
        .Q(mm2s_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [5]),
        .Q(mm2s_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [6]),
        .Q(mm2s_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [7]),
        .Q(mm2s_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [8]),
        .Q(mm2s_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [9]),
        .Q(mm2s_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(prepare_wrce_pulse_lite),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(prepare_wrce_pulse_lite));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_1_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_1_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[0]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[1]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[22]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_1
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[31]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_10
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[22]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_11
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[21]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_12
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [4]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[20]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_13
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [3]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[19]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_14
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [2]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[18]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_15
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [1]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[17]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_16
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [0]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[16]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_17
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[15]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_18
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[14]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_19
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[13]));
  LUT4 #(
    .INIT(16'hF444)) 
    ip2axi_rddata_captured_inferred__0_i_2
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .I2(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .O(ip2axi_rddata_captured[30]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_20
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[12]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_21
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[11]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_22
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[10]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_23
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[9]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_24
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[8]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_25
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[7]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_captured_inferred__0_i_26
       (.I0(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I2(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_captured[6]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_27
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[5]));
  LUT5 #(
    .INIT(32'hFFF44444)) 
    ip2axi_rddata_captured_inferred__0_i_28
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [4]),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[4]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_29
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [3]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[3]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_captured_inferred__0_i_3
       (.I0(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I2(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .O(ip2axi_rddata_captured[29]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_30
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [2]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[2]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_31
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [1]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[1]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_32
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [0]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hAFB0)) 
    ip2axi_rddata_captured_inferred__0_i_33
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .O(ip2axi_rddata_captured_inferred__0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ip2axi_rddata_captured_inferred__0_i_34
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .O(ip2axi_rddata_captured_inferred__0_i_34_n_0));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_4
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[28]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_5
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[27]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_6
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[26]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_captured_inferred__0_i_7
       (.I0(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I2(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .O(ip2axi_rddata_captured[25]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_8
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[24]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_9
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[23]));
  LUT5 #(
    .INIT(32'hFF515151)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ),
        .I2(mm2s_dmacr[24]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [22]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[27]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [13]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_45_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[18]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [12]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_46_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[17]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [11]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_47_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[16]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [10]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_48_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[15]));
  LUT5 #(
    .INIT(32'hFF515151)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(ip2axi_rddata_int_inferred_i_49_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ),
        .I2(mm2s_dmacr[11]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [9]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[14]));
  LUT5 #(
    .INIT(32'hFF515151)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(ip2axi_rddata_int_inferred_i_50_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ),
        .I2(mm2s_dmacr[10]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [8]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[13]));
  LUT5 #(
    .INIT(32'hFF515151)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(ip2axi_rddata_int_inferred_i_51_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ),
        .I2(mm2s_dmacr[9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[12]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [21]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_36_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[26]));
  LUT6 #(
    .INIT(64'hFFFFA280A280A280)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I3(ioc_irq_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1 ),
        .O(in0[11]));
  LUT6 #(
    .INIT(64'hF0D0505050D05050)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 [6]),
        .I2(ip2axi_rddata_int_inferred_i_56_n_0),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [6]),
        .O(in0[10]));
  LUT6 #(
    .INIT(64'hF0D0505050D05050)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 [5]),
        .I2(ip2axi_rddata_int_inferred_i_57_n_0),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [5]),
        .O(in0[9]));
  LUT6 #(
    .INIT(64'hF0D0505050D05050)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 [4]),
        .I2(ip2axi_rddata_int_inferred_i_58_n_0),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [4]),
        .O(in0[8]));
  LUT6 #(
    .INIT(64'hF0D0505050D05050)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 [3]),
        .I2(ip2axi_rddata_int_inferred_i_59_n_0),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [3]),
        .O(in0[7]));
  LUT5 #(
    .INIT(32'h00000800)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(in0[6]));
  LUT6 #(
    .INIT(64'hFFFFA280A280A280)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ),
        .I2(mm2s_dmacr[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ),
        .O(in0[5]));
  LUT6 #(
    .INIT(64'hFFFFA280A280A280)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ),
        .I2(mm2s_dmacr[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ),
        .O(in0[4]));
  LUT6 #(
    .INIT(64'hF0D0505050D05050)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 [2]),
        .I2(ip2axi_rddata_int_inferred_i_64_n_0),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [2]),
        .O(in0[3]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [20]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_38_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[25]));
  LUT6 #(
    .INIT(64'hF0D0505050D05050)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 [1]),
        .I2(ip2axi_rddata_int_inferred_i_65_n_0),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [1]),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'hF0D0505050D05050)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 [0]),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [0]),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hFFFFA280A280A280)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ),
        .I2(mm2s_dmacr[0]),
        .I3(mm2s_dmasr),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ),
        .O(in0[0]));
  LUT4 #(
    .INIT(16'h04FF)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(ip2axi_rddata_int_inferred_i_33_n_0));
  LUT3 #(
    .INIT(8'h45)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_35_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [6]),
        .I1(mm2s_dmacr[23]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_36_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [5]),
        .I1(mm2s_dmacr[22]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [4]),
        .I1(mm2s_dmacr[21]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [19]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_39_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[24]));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [3]),
        .I1(mm2s_dmacr[20]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [2]),
        .I1(mm2s_dmacr[19]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [1]),
        .I1(mm2s_dmacr[18]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [0]),
        .I1(mm2s_dmacr[17]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I1(mm2s_dmacr[16]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I1(mm2s_dmacr[15]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [5]),
        .I1(mm2s_dmacr[14]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I1(mm2s_dmacr[13]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT5 #(
    .INIT(32'h03550303)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [3]),
        .I1(mm2s_dmacr[12]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT4 #(
    .INIT(16'h04FF)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [18]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_40_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[23]));
  LUT4 #(
    .INIT(16'h04FF)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  LUT4 #(
    .INIT(16'h04FF)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(ip2axi_rddata_int_inferred_i_51_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFAEAFAFAFAEAFAAA)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(ip2axi_rddata_int_inferred_i_68_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 [6]),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'hFAEAFAFAFAEAFAAA)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(ip2axi_rddata_int_inferred_i_69_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 [5]),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'hFAEAFAFAFAEAFAAA)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(ip2axi_rddata_int_inferred_i_70_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 [4]),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'hFAEAFAFAFAEAFAAA)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(ip2axi_rddata_int_inferred_i_71_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 [3]),
        .O(ip2axi_rddata_int_inferred_i_59_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [17]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_41_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[22]));
  LUT6 #(
    .INIT(64'hFAEAFAFAFAEAFAAA)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(ip2axi_rddata_int_inferred_i_72_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 [2]),
        .O(ip2axi_rddata_int_inferred_i_64_n_0));
  LUT6 #(
    .INIT(64'hFAEAFAFAFAEAFAAA)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(ip2axi_rddata_int_inferred_i_73_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 [1]),
        .O(ip2axi_rddata_int_inferred_i_65_n_0));
  LUT6 #(
    .INIT(64'hFAEAFAFAFAEAFAAA)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(ip2axi_rddata_int_inferred_i_74_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 ),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 [0]),
        .O(ip2axi_rddata_int_inferred_i_66_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ip2axi_rddata_int_inferred_i_68
       (.I0(mm2s_dmacr[8]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_68_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ip2axi_rddata_int_inferred_i_69
       (.I0(mm2s_dmacr[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_69_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [16]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_42_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ip2axi_rddata_int_inferred_i_70
       (.I0(mm2s_dmacr[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_70_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ip2axi_rddata_int_inferred_i_71
       (.I0(mm2s_dmacr[5]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_71_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ip2axi_rddata_int_inferred_i_72
       (.I0(mm2s_dmacr[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_72_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ip2axi_rddata_int_inferred_i_73
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(mm2s_soft_reset),
        .O(ip2axi_rddata_int_inferred_i_73_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ip2axi_rddata_int_inferred_i_74
       (.I0(mm2s_dmacr[1]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_74_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [15]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_43_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[20]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [14]),
        .I1(ip2axi_rddata_int_inferred_i_35_n_0),
        .I2(ip2axi_rddata_int_inferred_i_44_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[19]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFD)) 
    \reg_module_hsize[15]_i_2 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .I2(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .O(\reg_module_hsize[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_arvalid_detected
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_awvalid_detected
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter
   (m_axis_mm2s_tready_i,
    \state_reg[1] ,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    s_valid0,
    mm2s_dwidth_fifo_pipe_empty,
    \state_reg[0] ,
    E,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tuser_i,
    Q,
    SR,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ,
    m_axis_mm2s_tready,
    out,
    mm2s_fsync_out_i,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ,
    mm2s_halt_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ,
    sig_last_reg_out_reg,
    \r0_data_reg[31] );
  output m_axis_mm2s_tready_i;
  output \state_reg[1] ;
  output m_axis_mm2s_tlast;
  output [0:0]m_axis_mm2s_tuser;
  output [2:0]m_axis_mm2s_tkeep;
  output [23:0]m_axis_mm2s_tdata;
  output s_valid0;
  output mm2s_dwidth_fifo_pipe_empty;
  output \state_reg[0] ;
  output [0:0]E;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_tuser_i;
  input [3:0]Q;
  input [0:0]SR;
  input \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  input m_axis_mm2s_tready;
  input out;
  input mm2s_fsync_out_i;
  input [12:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ;
  input mm2s_halt_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  input sig_last_reg_out_reg;
  input [31:0]\r0_data_reg[31] ;

  wire [0:0]E;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33 ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ;
  wire [12:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  wire M_AXIS_TLAST_D1;
  wire M_AXIS_TREADY_D1;
  wire M_AXIS_TVALID_D1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_i;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire mm2s_all_lines_xfred_s_dwidth;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_fsync_out_i;
  wire mm2s_halt_reg;
  wire out;
  wire [31:0]\r0_data_reg[31] ;
  wire s_valid0;
  wire sig_last_reg_out_reg;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [12:0]vsize_counter;
  wire vsize_counter2;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I 
       (.E(m_axis_mm2s_tready_i),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33 ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .Q(Q),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_all_lines_xfred_s_dwidth(mm2s_all_lines_xfred_s_dwidth),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt_reg(mm2s_halt_reg),
        .out(out),
        .\r0_data_reg[31] (\r0_data_reg[31] ),
        .s_valid0(s_valid0),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (E),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33 ),
        .Q(M_AXIS_TLAST_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ),
        .Q(M_AXIS_TREADY_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ),
        .Q(M_AXIS_TVALID_D1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I1(M_AXIS_TLAST_D1),
        .I2(M_AXIS_TREADY_D1),
        .I3(M_AXIS_TVALID_D1),
        .I4(vsize_counter[0]),
        .I5(mm2s_fsync_out_i),
        .O(all_lines_xfred));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(all_lines_xfred),
        .Q(mm2s_all_lines_xfred_s_dwidth),
        .S(SR));
  LUT5 #(
    .INIT(32'h8B8B888B)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [0]),
        .I1(mm2s_fsync_out_i),
        .I2(vsize_counter[0]),
        .I3(vsize_counter2),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_2 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0 ),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0 ),
        .I2(vsize_counter[7]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[5]),
        .I5(vsize_counter[6]),
        .O(vsize_counter2));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3 
       (.I0(M_AXIS_TVALID_D1),
        .I1(M_AXIS_TREADY_D1),
        .I2(M_AXIS_TLAST_D1),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4 
       (.I0(vsize_counter[0]),
        .I1(vsize_counter[10]),
        .I2(vsize_counter[9]),
        .I3(vsize_counter[11]),
        .I4(vsize_counter[12]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5 
       (.I0(vsize_counter[3]),
        .I1(vsize_counter[4]),
        .I2(vsize_counter[1]),
        .I3(vsize_counter[2]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [10]),
        .I2(minusOp[10]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [11]),
        .I2(minusOp[11]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCCCCCECCCCCCC)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2 
       (.I0(vsize_counter[0]),
        .I1(mm2s_fsync_out_i),
        .I2(M_AXIS_TVALID_D1),
        .I3(M_AXIS_TREADY_D1),
        .I4(M_AXIS_TLAST_D1),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [12]),
        .I2(minusOp[12]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I1(vsize_counter[6]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[7]),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFFFF)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0 ),
        .I4(vsize_counter[0]),
        .I5(mm2s_fsync_out_i),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[9]),
        .I2(vsize_counter[12]),
        .I3(vsize_counter[11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7 
       (.I0(vsize_counter[2]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[3]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8 
       (.I0(vsize_counter[6]),
        .I1(vsize_counter[5]),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[7]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [1]),
        .I2(minusOp[1]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [2]),
        .I2(minusOp[2]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [3]),
        .I2(minusOp[3]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [4]),
        .I2(minusOp[4]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [5]),
        .I2(minusOp[5]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [6]),
        .I2(minusOp[6]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [7]),
        .I2(minusOp[7]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [8]),
        .I2(minusOp[8]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [9]),
        .I2(minusOp[9]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ),
        .Q(vsize_counter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ),
        .Q(vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ),
        .Q(vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .Q(vsize_counter[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ),
        .Q(vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ),
        .Q(vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ),
        .Q(vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ),
        .Q(vsize_counter[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ),
        .Q(vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ),
        .Q(vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ),
        .Q(vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ),
        .Q(vsize_counter[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ),
        .Q(vsize_counter[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(vsize_counter[8]),
        .O(minusOp_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(vsize_counter[7]),
        .O(minusOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(vsize_counter[6]),
        .O(minusOp_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(vsize_counter[5]),
        .O(minusOp_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(vsize_counter[12]),
        .O(minusOp_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(vsize_counter[11]),
        .O(minusOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(vsize_counter[10]),
        .O(minusOp_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(vsize_counter[9]),
        .O(minusOp_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(vsize_counter[4]),
        .O(minusOp_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(vsize_counter[3]),
        .O(minusOp_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(vsize_counter[2]),
        .O(minusOp_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(vsize_counter[1]),
        .O(minusOp_carry_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf
   (full,
    out,
    sig_m_valid_out_reg,
    mm2s_allbuffer_empty,
    mm2s_all_lines_xfred,
    mm2s_halt_reg,
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 ,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_tuser_i,
    \sig_data_reg_out_reg[31] ,
    \sig_strb_reg_out_reg[3] ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    din,
    fifo_wren,
    scndry_reset2,
    mm2s_dwidth_fifo_pipe_empty,
    p_0_in,
    mm2s_halt,
    Q,
    E,
    sof_reset,
    SR,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ,
    empty,
    lsig_cmd_loaded,
    mm2s_frame_sync,
    m_axis_mm2s_tready_i,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ,
    mm2s_fsync_out_i);
  output full;
  output out;
  output sig_m_valid_out_reg;
  output mm2s_allbuffer_empty;
  output mm2s_all_lines_xfred;
  output mm2s_halt_reg;
  output [12:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 ;
  output m_axis_fifo_ainit_nosync;
  output m_axis_mm2s_tlast_i;
  output m_axis_mm2s_tuser_i;
  output [31:0]\sig_data_reg_out_reg[31] ;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input [36:0]din;
  input fifo_wren;
  input scndry_reset2;
  input mm2s_dwidth_fifo_pipe_empty;
  input p_0_in;
  input mm2s_halt;
  input [12:0]Q;
  input [0:0]E;
  input sof_reset;
  input [0:0]SR;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  input empty;
  input lsig_cmd_loaded;
  input mm2s_frame_sync;
  input m_axis_mm2s_tready_i;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ;
  input mm2s_fsync_out_i;

  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ;
  wire [12:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  wire [10:0]data_count_ae_threshold;
  (* async_reg = "true" *) wire [10:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [10:0]data_count_ae_threshold_d1;
  wire [36:0]din;
  wire empty;
  wire [37:0]fifo_dout;
  wire fifo_empty_i;
  wire fifo_wren;
  wire full;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tuser_i;
  wire m_axis_tlast_d1;
  wire m_axis_tready_d1;
  wire m_axis_tvalid_d1;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1__0_n_0;
  wire minusOp_carry__0_i_2__0_n_0;
  wire minusOp_carry__0_i_3__0_n_0;
  wire minusOp_carry__0_i_4__0_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1__0_n_0;
  wire minusOp_carry__1_i_2__0_n_0;
  wire minusOp_carry__1_i_3__0_n_0;
  wire minusOp_carry__1_i_4__0_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1__0_n_0;
  wire minusOp_carry_i_2__0_n_0;
  wire minusOp_carry_i_3__0_n_0;
  wire minusOp_carry_i_4__0_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire mm2s_all_lines_xfred;
  wire mm2s_allbuffer_empty;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_frame_sync;
  wire mm2s_fsync_out_i;
  wire mm2s_halt;
  wire mm2s_halt_reg;
  wire out;
  wire p_0_in;
  wire [12:0]p_1_in;
  wire s_axis_fifo_ainit_nosync_reg;
  wire scndry_reset2;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_m_valid_out_reg;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sof_flag;
  wire sof_reset;
  wire [12:0]vsize_counter;
  wire vsize_counter2__0;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  assign \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 [12:0] = crnt_vsize_d1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .p_0_in(p_0_in),
        .scndry_reset2(scndry_reset2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_19 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (mm2s_halt_reg),
        .SR(m_axis_fifo_ainit_nosync),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_0_in(p_0_in),
        .scndry_reset2(scndry_reset2),
        .sig_last_reg_out_reg(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_20 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_allbuffer_empty(mm2s_allbuffer_empty),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .p_0_in(p_0_in),
        .scndry_reset2(scndry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[0]),
        .Q(data_count_ae_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[10]),
        .Q(data_count_ae_threshold_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[1]),
        .Q(data_count_ae_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[2]),
        .Q(data_count_ae_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[3]),
        .Q(data_count_ae_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[4]),
        .Q(data_count_ae_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[5]),
        .Q(data_count_ae_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[6]),
        .Q(data_count_ae_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[7]),
        .Q(data_count_ae_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[8]),
        .Q(data_count_ae_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[9]),
        .Q(data_count_ae_threshold_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[0]),
        .Q(data_count_ae_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[10]),
        .Q(data_count_ae_threshold_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[1]),
        .Q(data_count_ae_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[2]),
        .Q(data_count_ae_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[3]),
        .Q(data_count_ae_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[4]),
        .Q(data_count_ae_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[5]),
        .Q(data_count_ae_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[6]),
        .Q(data_count_ae_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[7]),
        .Q(data_count_ae_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[8]),
        .Q(data_count_ae_threshold_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[9]),
        .Q(data_count_ae_threshold_d1[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_afifo_builtin \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_1 (empty),
        .din({sof_flag,din}),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .fifo_wren(fifo_wren),
        .full(full),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_frame_sync(mm2s_frame_sync),
        .rd_en(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ),
        .rst(s_axis_fifo_ainit_nosync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40 ),
        .Q(sof_flag),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.E(E),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ),
        .SR(m_axis_fifo_ainit_nosync),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt_reg(mm2s_halt_reg),
        .out(out),
        .rd_en(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31] ),
        .sig_last_reg_out_reg_0(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4 ),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4 ),
        .Q(m_axis_tlast_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ),
        .Q(m_axis_tready_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5 ),
        .Q(m_axis_tvalid_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .I1(m_axis_tlast_d1),
        .I2(m_axis_tready_d1),
        .I3(m_axis_tvalid_d1),
        .I4(vsize_counter[0]),
        .I5(mm2s_fsync_out_i),
        .O(all_lines_xfred));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(all_lines_xfred),
        .Q(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sof_reset),
        .Q(s_axis_fifo_ainit_nosync_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8B8B888B)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1 
       (.I0(crnt_vsize_d1[0]),
        .I1(mm2s_fsync_out_i),
        .I2(vsize_counter[0]),
        .I3(vsize_counter2__0),
        .I4(\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0 ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_2 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0 ),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0 ),
        .I2(vsize_counter[7]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[5]),
        .I5(vsize_counter[6]),
        .O(vsize_counter2__0));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3 
       (.I0(m_axis_tvalid_d1),
        .I1(m_axis_tready_d1),
        .I2(m_axis_tlast_d1),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4 
       (.I0(vsize_counter[0]),
        .I1(vsize_counter[10]),
        .I2(vsize_counter[9]),
        .I3(vsize_counter[11]),
        .I4(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5 
       (.I0(vsize_counter[3]),
        .I1(vsize_counter[4]),
        .I2(vsize_counter[1]),
        .I3(vsize_counter[2]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[10]),
        .I2(minusOp[10]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[11]),
        .I2(minusOp[11]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFCCCCCCCECCCCCCC)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1 
       (.I0(vsize_counter[0]),
        .I1(mm2s_fsync_out_i),
        .I2(m_axis_tvalid_d1),
        .I3(m_axis_tready_d1),
        .I4(m_axis_tlast_d1),
        .I5(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[12]),
        .I2(minusOp[12]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .I1(vsize_counter[6]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[7]),
        .I5(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFFFF)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .I2(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0 ),
        .I4(vsize_counter[0]),
        .I5(mm2s_fsync_out_i),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[9]),
        .I2(vsize_counter[12]),
        .I3(vsize_counter[11]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6 
       (.I0(vsize_counter[2]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[3]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7 
       (.I0(vsize_counter[6]),
        .I1(vsize_counter[5]),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[7]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[1]),
        .I2(minusOp[1]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[2]),
        .I2(minusOp[2]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[3]),
        .I2(minusOp[3]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[4]),
        .I2(minusOp[4]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[5]),
        .I2(minusOp[5]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[6]),
        .I2(minusOp[6]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[7]),
        .I2(minusOp[7]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[8]),
        .I2(minusOp[8]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1 
       (.I0(mm2s_fsync_out_i),
        .I1(crnt_vsize_d1[9]),
        .I2(minusOp[9]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(vsize_counter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(vsize_counter[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(vsize_counter[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(vsize_counter[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(vsize_counter[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(data_count_ae_threshold[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(data_count_ae_threshold[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(data_count_ae_threshold[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(data_count_ae_threshold[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(data_count_ae_threshold[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(data_count_ae_threshold[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(data_count_ae_threshold[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(data_count_ae_threshold[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(data_count_ae_threshold[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(data_count_ae_threshold[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(data_count_ae_threshold[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1__0_n_0,minusOp_carry_i_2__0_n_0,minusOp_carry_i_3__0_n_0,minusOp_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1__0_n_0,minusOp_carry__0_i_2__0_n_0,minusOp_carry__0_i_3__0_n_0,minusOp_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1__0
       (.I0(vsize_counter[8]),
        .O(minusOp_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2__0
       (.I0(vsize_counter[7]),
        .O(minusOp_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3__0
       (.I0(vsize_counter[6]),
        .O(minusOp_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4__0
       (.I0(vsize_counter[5]),
        .O(minusOp_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1__0_n_0,minusOp_carry__1_i_2__0_n_0,minusOp_carry__1_i_3__0_n_0,minusOp_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1__0
       (.I0(vsize_counter[12]),
        .O(minusOp_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2__0
       (.I0(vsize_counter[11]),
        .O(minusOp_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3__0
       (.I0(vsize_counter[10]),
        .O(minusOp_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4__0
       (.I0(vsize_counter[9]),
        .O(minusOp_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(vsize_counter[4]),
        .O(minusOp_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__0
       (.I0(vsize_counter[3]),
        .O(minusOp_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3__0
       (.I0(vsize_counter[2]),
        .O(minusOp_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4__0
       (.I0(vsize_counter[1]),
        .O(minusOp_carry_i_4__0_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr
   (cmnd_wr,
    m_axis_mm2s_sts_tready,
    mm2s_all_idle,
    E,
    mm2s_valid_frame_sync,
    in0,
    mm2s_stop,
    mm2s_tstvect_fsync,
    s_axis_mm2s_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    mm2s_valid_video_prmtrs,
    initial_frame,
    mm2s_cmdsts_idle,
    s_soft_reset_i0,
    dma_err,
    Q,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ,
    prmry_resetn_i_reg,
    sts_tready_reg,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ,
    frame_sync_out0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \s_axis_cmd_tdata_reg[63] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ,
    p_0_in,
    m_axi_mm2s_aclk,
    mm2s_all_lines_xfred,
    out,
    decerr_i,
    slverr_i,
    interr_i,
    mm2s_dmacr,
    mm2s_valid_frame_sync_cmb,
    stop_i,
    mm2s_frame_sync,
    SR,
    s_axis_cmd_tvalid_reg,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    mm2s_allbuffer_empty,
    mm2s_regdir_idle,
    mm2s_soft_reset,
    halt_reset,
    mm2s_halt_cmplt,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    mm2s_halt,
    mm2s_dmasr,
    \cmnds_queued_reg[7] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ,
    mask_fsync_out_i,
    D,
    mm2s_axi2ip_wrce,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ,
    \cmnds_queued_reg[0] );
  output cmnd_wr;
  output m_axis_mm2s_sts_tready;
  output mm2s_all_idle;
  output [0:0]E;
  output mm2s_valid_frame_sync;
  output [0:0]in0;
  output mm2s_stop;
  output mm2s_tstvect_fsync;
  output s_axis_mm2s_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output mm2s_valid_video_prmtrs;
  output initial_frame;
  output mm2s_cmdsts_idle;
  output s_soft_reset_i0;
  output dma_err;
  output [12:0]Q;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ;
  output prmry_resetn_i_reg;
  output sts_tready_reg;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  output frame_sync_out0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  output slverr_i_reg;
  output decerr_i_reg;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input mm2s_all_lines_xfred;
  input out;
  input decerr_i;
  input slverr_i;
  input interr_i;
  input [1:0]mm2s_dmacr;
  input mm2s_valid_frame_sync_cmb;
  input stop_i;
  input mm2s_frame_sync;
  input [0:0]SR;
  input [0:0]s_axis_cmd_tvalid_reg;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input mm2s_allbuffer_empty;
  input mm2s_regdir_idle;
  input mm2s_soft_reset;
  input halt_reset;
  input mm2s_halt_cmplt;
  input \FSM_sequential_dmacntrl_cs_reg[0] ;
  input mm2s_halt;
  input mm2s_dmasr;
  input [0:0]\cmnds_queued_reg[7] ;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ;
  input mask_fsync_out_i;
  input [0:0]D;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15] ;
  input [15:0]\stride_vid_reg[15] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ;
  input [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  input [0:0]\cmnds_queued_reg[0] ;

  wire [0:0]D;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_3;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire I_SM_n_67;
  wire I_SM_n_68;
  wire I_SM_n_69;
  wire I_SM_n_70;
  wire I_SM_n_71;
  wire [12:0]Q;
  wire [0:0]SR;
  wire VIDEO_REG_I_n_2;
  wire VIDEO_REG_I_n_3;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire cmnd_wr;
  wire [5:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire [15:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i;
  wire decerr_i_reg;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire halt_reset;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [0:0]in0;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire interr_i;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mask_fsync_out_i;
  wire mm2s_all_idle;
  wire mm2s_all_lines_xfred;
  wire mm2s_allbuffer_empty;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_cmdsts_idle;
  wire [1:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire out;
  wire p_0_in;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_soft_reset_i0;
  wire slverr_i;
  wire slverr_i_reg;
  wire stop_i;
  wire [15:0]\stride_vid_reg[15] ;
  wire sts_tready_reg;
  wire tstvect_fsync0;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d1;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h000000007BBB4888)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I1(mm2s_dmacr[1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [0]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007BBB4888)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .I1(mm2s_dmacr[1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [1]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 [2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [0]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [1]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [2]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [3]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [4]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(mm2s_tstvect_fsync),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(E),
        .R(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64}),
        .\INFERRED_GEN.cnt_i_reg[1] (\cmnds_queued_reg[7] ),
        .SR(SR),
        .decerr_i(decerr_i),
        .decerr_i_reg_0(decerr_i_reg),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .\dmacr_i_reg[2] (I_CMDSTS_n_3),
        .err_i_reg_0(dma_err),
        .frame_sync_reg(frame_sync_reg),
        .interr_i(interr_i),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .p_0_in(p_0_in),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_mm2s_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(s_axis_cmd_tvalid_reg),
        .s_axis_cmd_tvalid_reg_2(cmnd_wr),
        .slverr_i(slverr_i),
        .slverr_i_reg_0(slverr_i_reg),
        .sts_tready_reg_0(m_axis_mm2s_sts_tready),
        .sts_tready_reg_1(sts_tready_reg),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_53),
        .D({I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64}),
        .DI(I_SM_n_15),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (\FSM_sequential_dmacntrl_cs_reg[0] ),
        .\FSM_sequential_dmacntrl_cs_reg[0]_1 (mm2s_valid_video_prmtrs),
        .\FSM_sequential_dmacntrl_cs_reg[0]_2 (I_CMDSTS_n_3),
        .\FSM_sequential_dmacntrl_cs_reg[1]_0 (mm2s_cmdsts_idle),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (VIDEO_REG_I_n_3),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 (crnt_hsize),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 (dma_err),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 (s_axis_mm2s_cmd_tvalid),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .Q(cmnds_queued_reg),
        .S({I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68}),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52}),
        .\VFLIP_DISABLE.dm_address_reg[31]_0 (crnt_start_address),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[6]_0 ({I_SM_n_69,I_SM_n_70,I_SM_n_71}),
        .\cmnds_queued_reg[7]_0 (\cmnds_queued_reg[7] ),
        .\cmnds_queued_reg[7]_1 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .dma_interr_reg(D),
        .dma_interr_reg_0(I_CMDSTS_n_1),
        .dma_interr_reg_1(dma_interr_reg),
        .frame_sync_reg(frame_sync_reg),
        .halt_reset(halt_reset),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .p_0_in(p_0_in),
        .s_soft_reset_i0(s_soft_reset_i0),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vert_count_reg[12]_0 (Q),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr I_STS_MNGR
       (.all_idle_reg_0(VIDEO_REG_I_n_2),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_allbuffer_empty(mm2s_allbuffer_empty),
        .mm2s_cmdsts_idle(mm2s_cmdsts_idle),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .out(out),
        .p_0_in(p_0_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ),
        .E(E),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmacr(mm2s_dmacr[1]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .out(out),
        .p_0_in(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_53),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (mm2s_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 (VIDEO_REG_I_n_3),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (prmtr_update_complete),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 (VIDEO_REG_I_n_2),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_2 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .dma_err(dma_err),
        .frame_sync_out0(frame_sync_out0),
        .frame_sync_reg(frame_sync_reg),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_allbuffer_empty(mm2s_allbuffer_empty),
        .mm2s_cmdsts_idle(mm2s_cmdsts_idle),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .p_0_in(p_0_in),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .tstvect_fsync0(tstvect_fsync0),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT4 #(
    .INIT(16'h0E00)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(mm2s_frame_sync),
        .I2(mm2s_dmasr),
        .I3(out),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],I_SM_n_15}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,I_SM_n_69,I_SM_n_70,I_SM_n_71}));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(mm2s_stop),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if
   (s_axi_lite_rdata,
    D,
    out,
    mm2s_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    irqdelay_wren_i0,
    mm2s_axi2ip_wrce,
    irqthresh_wren_i0,
    prmry_resetn_i_reg,
    \dmacr_i_reg[0] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    mm2s_ip2axi_introut,
    Q,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    mm2s_dmacr,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    ioc_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    mm2s_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    mm2s_soft_reset,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_ioc_irq_set,
    mm2s_dly_irq_set,
    dly_irq_reg,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr);
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [1:0]out;
  output mm2s_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output irqdelay_wren_i0;
  output [6:0]mm2s_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [0:0]prmry_resetn_i_reg;
  output \dmacr_i_reg[0] ;
  output [27:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input mm2s_ip2axi_introut;
  input [4:0]Q;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input [24:0]mm2s_dmacr;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  input ioc_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input mm2s_dmasr;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  input [22:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  input [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  input [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input mm2s_soft_reset;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_ioc_irq_set;
  input mm2s_dly_irq_set;
  input dly_irq_reg;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;

  wire [31:0]D;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire [6:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  wire [22:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire dly_irq_reg;
  wire \dmacr_i_reg[0] ;
  wire [27:0]in0;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  wire mm2s_dly_irq_set;
  wire [24:0]mm2s_dmacr;
  wire mm2s_dmasr;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire mm2s_ip2axi_introut;
  wire mm2s_soft_reset;
  wire [1:0]out;
  wire prmry_reset2;
  wire [0:0]prmry_resetn_i_reg;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 (mm2s_axi2ip_wrce[0]),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 (mm2s_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ),
        .SR(SR),
        .dly_irq_reg(dly_irq_reg),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[6:1]),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2 \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_introut(mm2s_introut),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module
   (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    mm2s_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    ioc_irq_reg,
    dly_irq_reg,
    mm2s_dmasr,
    mm2s_ip2axi_introut,
    mm2s_regdir_idle,
    stop_reg,
    halt_i_reg,
    stop_i,
    SR,
    ch1_dly_fast_cnt0,
    ch1_delay_count0,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ,
    initial_frame_reg,
    halted_reg,
    halted_reg_0,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \reg_module_hsize_reg[12] ,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[7] ,
    \reg_module_hsize_reg[6] ,
    \reg_module_hsize_reg[5] ,
    \reg_module_hsize_reg[0] ,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ,
    \ptr_ref_i_reg[4]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    p_0_in,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    \dmacr_i_reg[2] ,
    in0,
    reset_counts_reg,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    halted_reg_1,
    prmtr_updt_complete_i_reg,
    introut_reg,
    mm2s_ioc_irq_set,
    mm2s_stop,
    \dmacr_i_reg[0] ,
    mm2s_halt_cmplt,
    mm2s_halt,
    halt_reset,
    dma_err,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    mm2s_frame_sync,
    mm2s_packet_sof,
    ch1_delay_cnt_en,
    mm2s_tstvect_fsync,
    initial_frame,
    prmtr_update_complete,
    mm2s_valid_video_prmtrs,
    mask_fsync_out_i,
    mm2s_dly_irq_set,
    mm2s_valid_frame_sync,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ,
    E,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] );
  output [24:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output mm2s_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output mm2s_dmasr;
  output mm2s_ip2axi_introut;
  output mm2s_regdir_idle;
  output stop_reg;
  output halt_i_reg;
  output stop_i;
  output [0:0]SR;
  output ch1_dly_fast_cnt0;
  output ch1_delay_count0;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  output [0:0]initial_frame_reg;
  output halted_reg;
  output [0:0]halted_reg_0;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output [0:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] ;
  output [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output \reg_module_hsize_reg[12] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output \reg_module_hsize_reg[7] ;
  output \reg_module_hsize_reg[6] ;
  output \reg_module_hsize_reg[5] ;
  output \reg_module_hsize_reg[0] ;
  output \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  output \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  output [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input p_0_in;
  input [6:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input m_axi_mm2s_aclk;
  input \dmacr_i_reg[2] ;
  input [27:0]in0;
  input reset_counts_reg;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input halted_reg_1;
  input prmtr_updt_complete_i_reg;
  input introut_reg;
  input mm2s_ioc_irq_set;
  input mm2s_stop;
  input \dmacr_i_reg[0] ;
  input mm2s_halt_cmplt;
  input mm2s_halt;
  input halt_reset;
  input dma_err;
  input [6:0]Q;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input mm2s_frame_sync;
  input mm2s_packet_sof;
  input ch1_delay_cnt_en;
  input mm2s_tstvect_fsync;
  input initial_frame;
  input prmtr_update_complete;
  input mm2s_valid_video_prmtrs;
  input mask_fsync_out_i;
  input mm2s_dly_irq_set;
  input mm2s_valid_frame_sync;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  input [0:0]E;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;

  wire [31:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire [0:0]E;
  wire [24:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  wire [0:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] ;
  wire \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ;
  wire I_DMA_REGISTER_n_38;
  wire I_DMA_REGISTER_n_39;
  wire I_DMA_REGISTER_n_40;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_dly_fast_cnt0;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire halt_i_reg;
  wire halt_reset;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_reg_1;
  wire [27:0]in0;
  wire initial_frame;
  wire [0:0]initial_frame_reg;
  wire introut_reg;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [6:0]mm2s_axi2ip_wrce;
  wire mm2s_dly_irq_set;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ioc_irq_set;
  wire mm2s_ip2axi_introut;
  wire mm2s_packet_sof;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_video_prmtrs;
  wire [31:0]out;
  wire p_0_in;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[12] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire \reg_module_hsize_reg[7] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire reset_counts;
  wire reset_counts_reg;
  wire stop_i;
  wire stop_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68 ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67 ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .in0(\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[6:3]),
        .mm2s_prmtr_updt_complete(mm2s_prmtr_updt_complete),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_stop(mm2s_stop),
        .p_0_in(p_0_in),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[0]_0 (\reg_module_hsize_reg[0] ),
        .\reg_module_hsize_reg[12]_0 (\reg_module_hsize_reg[12] ),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[4]_0 (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ),
        .\reg_module_hsize_reg[5]_0 (\reg_module_hsize_reg[5] ),
        .\reg_module_hsize_reg[6]_0 (\reg_module_hsize_reg[6] ),
        .\reg_module_hsize_reg[7]_0 (\reg_module_hsize_reg[7] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .regdir_idle_i_reg_0(introut_reg),
        .run_stop_d1_reg_0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:16],D[14:8],D[6:3],D[1]}),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [2]),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1 (\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ({\ptr_ref_i_reg[4]_0 [3],\ptr_ref_i_reg[4]_0 [1:0]}),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg (\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .E(E),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [16:9]),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (Q),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_68 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_67 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_2 (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 ({\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] ,\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [8:3]}),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 (\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [24:17]),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_count0(ch1_delay_count0),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [0]),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[1]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [1]),
        .\dmacr_i_reg[2]_0 (mm2s_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .halt_i_reg(halt_i_reg),
        .halt_reset(halt_reset),
        .halted_reg_0(mm2s_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .halted_reg_3(halted_reg_1),
        .in0({I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40}),
        .initial_frame(initial_frame),
        .initial_frame_reg(initial_frame_reg),
        .introut_reg_0(introut_reg),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1:0]),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_packet_sof(mm2s_packet_sof),
        .mm2s_prmtr_updt_complete(mm2s_prmtr_updt_complete),
        .mm2s_stop(mm2s_stop),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .p_0_in(p_0_in),
        .prmtr_update_complete(prmtr_update_complete),
        .reset_counts_reg_0(reset_counts),
        .reset_counts_reg_1(reset_counts_reg),
        .stop_i(stop_i),
        .stop_reg(stop_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[27:12],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_2 ,I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,in0[11:4],I_DMA_REGISTER_n_40,in0[3:0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect
   (mm2s_prmtr_updt_complete,
    mm2s_regdir_idle,
    in0,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 ,
    \reg_module_hsize_reg[12]_0 ,
    \reg_module_vsize_reg[12]_0 ,
    \reg_module_hsize_reg[7]_0 ,
    \reg_module_hsize_reg[6]_0 ,
    \reg_module_hsize_reg[5]_0 ,
    \reg_module_hsize_reg[4]_0 ,
    \reg_module_hsize_reg[0]_0 ,
    p_0_in,
    run_stop_d1_reg_0,
    m_axi_mm2s_aclk,
    prmtr_updt_complete_i_reg_0,
    regdir_idle_i_reg_0,
    mm2s_stop,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    mm2s_axi2ip_wrce,
    D);
  output mm2s_prmtr_updt_complete;
  output mm2s_regdir_idle;
  output [0:0]in0;
  output [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 ;
  output \reg_module_hsize_reg[12]_0 ;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output \reg_module_hsize_reg[7]_0 ;
  output \reg_module_hsize_reg[6]_0 ;
  output \reg_module_hsize_reg[5]_0 ;
  output \reg_module_hsize_reg[4]_0 ;
  output \reg_module_hsize_reg[0]_0 ;
  input p_0_in;
  input run_stop_d1_reg_0;
  input m_axi_mm2s_aclk;
  input prmtr_updt_complete_i_reg_0;
  input regdir_idle_i_reg_0;
  input mm2s_stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  input [3:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 ;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire [3:0]mm2s_axi2ip_wrce;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_regdir_idle;
  wire mm2s_stop;
  wire p_0_in;
  wire prmtr_updt_complete_i_reg_0;
  wire \reg_module_hsize_reg[0]_0 ;
  wire \reg_module_hsize_reg[12]_0 ;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[4]_0 ;
  wire \reg_module_hsize_reg[5]_0 ;
  wire \reg_module_hsize_reg[6]_0 ;
  wire \reg_module_hsize_reg[7]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire regdir_idle_i_i_1_n_0;
  wire regdir_idle_i_reg_0;
  wire run_stop_d1;
  wire run_stop_d1_reg_0;

  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hBCB08C8000000000)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [15]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\reg_module_hsize_reg[15]_0 [15]),
        .I4(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .O(in0));
  LUT5 #(
    .INIT(32'hFCA00CA0)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .I1(\reg_module_hsize_reg[15]_0 [14]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [14]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hFCA00CA0)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .I1(\reg_module_hsize_reg[15]_0 [13]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [13]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(\reg_module_hsize_reg[15]_0 [12]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [12]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .O(\reg_module_hsize_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(\reg_module_hsize_reg[15]_0 [7]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [7]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .O(\reg_module_hsize_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(\reg_module_hsize_reg[15]_0 [6]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [6]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .O(\reg_module_hsize_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(\reg_module_hsize_reg[15]_0 [5]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [5]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .O(\reg_module_hsize_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(\reg_module_hsize_reg[15]_0 [4]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [4]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .O(\reg_module_hsize_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(\reg_module_hsize_reg[15]_0 [0]),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [0]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .O(\reg_module_hsize_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_0),
        .Q(mm2s_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(p_0_in));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5FFD5DD)) 
    regdir_idle_i_i_1
       (.I0(regdir_idle_i_reg_0),
        .I1(mm2s_prmtr_updt_complete),
        .I2(run_stop_d1),
        .I3(run_stop_d1_reg_0),
        .I4(mm2s_regdir_idle),
        .I5(mm2s_stop),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(mm2s_regdir_idle),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(run_stop_d1_reg_0),
        .Q(run_stop_d1),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register
   (\dmacr_i_reg[1]_0 ,
    \dmacr_i_reg[2]_0 ,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ,
    reset_counts_reg_0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \dmacr_i_reg[0]_0 ,
    halted_reg_0,
    mm2s_ip2axi_introut,
    stop_reg,
    halt_i_reg,
    stop_i,
    SR,
    Q,
    ch1_dly_fast_cnt0,
    ch1_delay_count0,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ,
    initial_frame_reg,
    halted_reg_1,
    halted_reg_2,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 ,
    in0,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1 ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    p_0_in,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    \dmacr_i_reg[2]_1 ,
    reset_counts_reg_1,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    halted_reg_3,
    introut_reg_0,
    mm2s_ioc_irq_set,
    mm2s_stop,
    \dmacr_i_reg[0]_1 ,
    mm2s_halt_cmplt,
    mm2s_halt,
    halt_reset,
    dma_err,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ,
    mm2s_frame_sync,
    mm2s_packet_sof,
    ch1_delay_cnt_en,
    mm2s_tstvect_fsync,
    initial_frame,
    mm2s_prmtr_updt_complete,
    prmtr_update_complete,
    mm2s_valid_video_prmtrs,
    mask_fsync_out_i,
    mm2s_dly_irq_set,
    mm2s_valid_frame_sync,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_2 ,
    E,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 );
  output \dmacr_i_reg[1]_0 ;
  output \dmacr_i_reg[2]_0 ;
  output \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ;
  output reset_counts_reg_0;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output \dmacr_i_reg[0]_0 ;
  output halted_reg_0;
  output mm2s_ip2axi_introut;
  output stop_reg;
  output halt_i_reg;
  output stop_i;
  output [0:0]SR;
  output [7:0]Q;
  output ch1_dly_fast_cnt0;
  output ch1_delay_count0;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  output [0:0]initial_frame_reg;
  output halted_reg_1;
  output [0:0]halted_reg_2;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output [6:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 ;
  output [2:0]in0;
  output \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1 ;
  output \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 ;
  output [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output [7:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 ;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input p_0_in;
  input [1:0]mm2s_axi2ip_wrce;
  input [27:0]D;
  input m_axi_mm2s_aclk;
  input \dmacr_i_reg[2]_1 ;
  input reset_counts_reg_1;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input halted_reg_3;
  input introut_reg_0;
  input mm2s_ioc_irq_set;
  input mm2s_stop;
  input \dmacr_i_reg[0]_1 ;
  input mm2s_halt_cmplt;
  input mm2s_halt;
  input halt_reset;
  input dma_err;
  input [6:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  input mm2s_frame_sync;
  input mm2s_packet_sof;
  input ch1_delay_cnt_en;
  input mm2s_tstvect_fsync;
  input initial_frame;
  input mm2s_prmtr_updt_complete;
  input prmtr_update_complete;
  input mm2s_valid_video_prmtrs;
  input mask_fsync_out_i;
  input mm2s_dly_irq_set;
  input mm2s_valid_frame_sync;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_2 ;
  input [0:0]E;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  input [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;

  wire [27:0]D;
  wire \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ;
  wire \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire [0:0]E;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire [7:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire [6:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_2 ;
  wire [6:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 ;
  wire \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 ;
  wire \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ;
  wire \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_dly_fast_cnt0;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[0]_i_1_n_0 ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[1]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_n_0;
  wire halt_i_reg;
  wire halt_reset;
  wire halted_reg_0;
  wire halted_reg_1;
  wire [0:0]halted_reg_2;
  wire halted_reg_3;
  wire [2:0]in0;
  wire initial_frame;
  wire [0:0]initial_frame_reg;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire introut_reg_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [1:0]mm2s_axi2ip_wrce;
  wire mm2s_dly_irq_set;
  wire [4:4]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ioc_irq_set;
  wire mm2s_ip2axi_introut;
  wire mm2s_packet_sof;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_video_prmtrs;
  wire p_0_in;
  wire p_1_in;
  wire prmtr_update_complete;
  wire reset_counts_reg_0;
  wire reset_counts_reg_1;
  wire stop_i;
  wire stop_reg;

  FDRE #(
    .INIT(1'b0)) 
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .I2(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ),
        .I3(\dmacr_i_reg[1]_0 ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] [0]));
  LUT5 #(
    .INIT(32'h00F066F0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 [1]),
        .I3(\dmacr_i_reg[1]_0 ),
        .I4(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] [1]));
  LUT5 #(
    .INIT(32'h00F066F0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 [2]),
        .I3(\dmacr_i_reg[1]_0 ),
        .I4(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(initial_frame),
        .I1(\dmacr_i_reg[1]_0 ),
        .I2(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ),
        .I3(halted_reg_0),
        .I4(introut_reg_0),
        .O(initial_frame_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4 
       (.I0(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ),
        .I1(\dmacr_i_reg[1]_0 ),
        .I2(E),
        .O(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 [0]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 [1]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 [2]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 [3]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 [4]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 [5]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 [6]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]_0 [7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_dmacntrl_cs[2]_i_9 
       (.I0(mm2s_halt),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(dma_err),
        .I3(\dmacr_i_reg[2]_0 ),
        .O(halt_i_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(mm2s_dmacr),
        .I1(mm2s_valid_video_prmtrs),
        .I2(mm2s_frame_sync),
        .O(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD5)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ),
        .I3(mm2s_frame_sync),
        .I4(mm2s_packet_sof),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ),
        .O(ch1_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(mm2s_valid_video_prmtrs),
        .I1(dly_irq_reg_0),
        .I2(mask_fsync_out_i),
        .I3(mm2s_dly_irq_set),
        .I4(halted_reg_0),
        .I5(introut_reg_0),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 
       (.I0(irqdelay_wren_i),
        .I1(reset_counts_reg_0),
        .I2(ch1_delay_cnt_en),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h88A8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ),
        .I1(mm2s_tstvect_fsync),
        .I2(ch1_delay_cnt_en),
        .I3(mm2s_packet_sof),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0041)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .I4(ch1_dly_fast_cnt0),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF666)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [6]),
        .I2(Q[7]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(ch1_delay_count0));
  LUT6 #(
    .INIT(64'h6FF6FFFF6FF66FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(Q[3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [3]),
        .I2(Q[0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [5]),
        .I5(Q[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(Q[1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [4]),
        .I3(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555AAAB5555AAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0003030300010101)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2 
       (.I0(mm2s_tstvect_fsync),
        .I1(irqthresh_wren_i),
        .I2(reset_counts_reg_0),
        .I3(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .I4(mm2s_dly_irq_set),
        .I5(mm2s_valid_frame_sync),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(mm2s_dly_irq_set),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .I2(reset_counts_reg_0),
        .I3(irqthresh_wren_i),
        .I4(mm2s_tstvect_fsync),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(mm2s_dmacr),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [3]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00404440)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(halted_reg_0),
        .I1(introut_reg_0),
        .I2(mm2s_prmtr_updt_complete),
        .I3(prmtr_update_complete),
        .I4(mm2s_frame_sync),
        .O(halted_reg_1));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_interr_reg_0),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000044400000000)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(introut_reg_0),
        .I2(mm2s_ioc_irq_set),
        .I3(mm2s_dmacr),
        .I4(mm2s_stop),
        .I5(\dmacr_i_reg[0]_1 ),
        .O(\dmacr_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1_n_0 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\dmacr_i_reg[1]_0 ),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(dma_interr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_decerr_reg_0),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h777F000F)) 
    err_irq_i_1
       (.I0(D[11]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(p_1_in),
        .I3(err_d1),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_n_0),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    halt_reset_i_1
       (.I0(mm2s_stop),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(mm2s_halt_cmplt),
        .I3(mm2s_halt),
        .I4(\dmacr_i_reg[0]_0 ),
        .I5(halt_reset),
        .O(stop_reg));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_reg_3),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    introut_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(introut_reg_0),
        .I2(introut_i_2_n_0),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2
       (.I0(dly_irq_reg_0),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .I2(ioc_irq_reg_0),
        .I3(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0 [6]),
        .I4(err_irq_reg_n_0),
        .I5(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14] ),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(mm2s_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFF888888F888888)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .I3(err_irq_reg_n_0),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ),
        .I5(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14] ),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'hFFF888888F888888)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .I3(dly_irq_reg_0),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ),
        .I5(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13] ),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hF8FF8888F8888888)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .I2(mm2s_dmacr),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ),
        .I5(dma_interr_reg_0),
        .O(in0[0]));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_1),
        .Q(reset_counts_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(halted_reg_0),
        .I1(introut_reg_0),
        .O(halted_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .O(stop_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset
   (in0,
    halt_i_reg_0,
    halt_reset,
    \dmacr_i_reg[2] ,
    err_i_reg,
    sig_mm2s_dm_prmry_resetn,
    prmry_reset2,
    fifo_wren,
    sof_reset,
    prmry_resetn_i_reg_0,
    halt_i_reg_1,
    reset_counts_reg,
    scndry_out,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    halt_reset_reg_0,
    mm2s_axi2ip_wrce,
    D,
    halt_i_reg_2,
    mm2s_stop,
    dma_err,
    out,
    empty,
    lsig_cmd_loaded,
    mm2s_frame_sync,
    full,
    sig_rst2all_stop_request,
    reset_counts,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in);
  output in0;
  output halt_i_reg_0;
  output halt_reset;
  output \dmacr_i_reg[2] ;
  output [0:0]err_i_reg;
  output sig_mm2s_dm_prmry_resetn;
  output prmry_reset2;
  output fifo_wren;
  output sof_reset;
  output prmry_resetn_i_reg_0;
  output halt_i_reg_1;
  output reset_counts_reg;
  output scndry_out;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input halt_reset_reg_0;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input [0:0]halt_i_reg_2;
  input mm2s_stop;
  input dma_err;
  input out;
  input empty;
  input lsig_cmd_loaded;
  input mm2s_frame_sync;
  input full;
  input sig_rst2all_stop_request;
  input reset_counts;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire empty;
  wire [0:0]err_i_reg;
  wire fifo_wren;
  wire full;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire [0:0]halt_i_reg_2;
  wire halt_reset;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_frame_sync;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2;
  wire prmry_resetn_i_reg_0;
  wire reset_counts;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_mm2s_dm_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sof_reset;
  wire soft_reset_d1;

  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_2 
       (.I0(out),
        .I1(halt_i_reg_0),
        .O(prmry_resetn_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(out),
        .O(sof_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_out(axis_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_0 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .I4(prmry_min_count[2]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[3]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBC3C)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[3]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEA6A)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[3]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[3]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[3]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request),
        .O(halt_i_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_in(resetn_i),
        .scndry_out(scndry_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (sig_mm2s_dm_prmry_resetn),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .halt_i_reg_0(halt_i_reg_0),
        .halt_i_reg_1(halt_i_reg_2),
        .halt_reset(halt_reset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .out(out),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .stop_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1 
       (.I0(dma_err),
        .I1(mm2s_soft_reset),
        .I2(halt_i_reg_0),
        .I3(out),
        .O(err_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    fg_builtin_fifo_inst_i_38
       (.I0(halt_i_reg_0),
        .I1(out),
        .I2(empty),
        .I3(lsig_cmd_loaded),
        .I4(mm2s_frame_sync),
        .I5(full),
        .O(fifo_wren));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    halt_i_i_2
       (.I0(mm2s_stop),
        .I1(run_stop_d1),
        .I2(halt_i_reg_2),
        .I3(soft_reset_d1),
        .I4(mm2s_soft_reset),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_reset_reg_0),
        .Q(halt_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module
   (out,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    prmry_in,
    mm2s_halt,
    halt_reset,
    \dmacr_i_reg[2] ,
    err_i_reg,
    prmry_reset2,
    p_0_in,
    fifo_wren,
    sof_reset,
    prmry_resetn_i_reg,
    SR,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    m_axis_mm2s_tready_0,
    halt_i_reg,
    reset_counts_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    axi_resetn,
    halt_reset_reg,
    mm2s_axi2ip_wrce,
    D,
    halt_i_reg_0,
    mm2s_stop,
    dma_err,
    empty,
    lsig_cmd_loaded,
    mm2s_frame_sync,
    full,
    mm2s_halt_reg,
    mm2s_fsync_out_i,
    m_axis_mm2s_tready,
    sig_rst2all_stop_request,
    reset_counts,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from );
  output out;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output prmry_in;
  output mm2s_halt;
  output halt_reset;
  output \dmacr_i_reg[2] ;
  output [0:0]err_i_reg;
  output prmry_reset2;
  output p_0_in;
  output fifo_wren;
  output sof_reset;
  output prmry_resetn_i_reg;
  output [0:0]SR;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output m_axis_mm2s_tready_0;
  output halt_i_reg;
  output reset_counts_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input axi_resetn;
  input halt_reset_reg;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input [0:0]halt_i_reg_0;
  input mm2s_stop;
  input dma_err;
  input empty;
  input lsig_cmd_loaded;
  input mm2s_frame_sync;
  input full;
  input mm2s_halt_reg;
  input mm2s_fsync_out_i;
  input m_axis_mm2s_tready;
  input sig_rst2all_stop_request;
  input reset_counts;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;

  wire [0:0]D;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire [0:0]SR;
  wire axi_resetn;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire empty;
  wire [0:0]err_i_reg;
  wire fifo_wren;
  wire full;
  wire halt_i_reg;
  wire [0:0]halt_i_reg_0;
  wire halt_reset;
  wire halt_reset_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_frame_sync;
  wire mm2s_fsync_out_i;
  wire mm2s_halt;
  wire mm2s_halt_reg;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire n_0_1089;
  wire p_0_in;
  wire prmry_in;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire reset_counts;
  wire reset_counts_reg;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sof_reset;

  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4  = sig_mm2s_axis_resetn;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg  = sig_mm2s_dm_prmry_resetn;
  assign out = sig_mm2s_prmry_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_mm2s_axis_resetn),
        .I2(mm2s_halt_reg),
        .O(m_axis_mm2s_tready_0));
  LUT3 #(
    .INIT(8'h0D)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .I1(mm2s_halt_reg),
        .I2(mm2s_fsync_out_i),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(sig_mm2s_prmry_resetn),
        .O(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .empty(empty),
        .err_i_reg(err_i_reg),
        .fifo_wren(fifo_wren),
        .full(full),
        .halt_i_reg_0(mm2s_halt),
        .halt_i_reg_1(halt_i_reg),
        .halt_i_reg_2(halt_i_reg_0),
        .halt_reset(halt_reset),
        .halt_reset_reg_0(halt_reset_reg),
        .in0(sig_mm2s_prmry_resetn),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .out(sig_mm2s_prmry_resetn),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg_0(prmry_resetn_i_reg),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(sig_mm2s_axis_resetn),
        .sig_mm2s_dm_prmry_resetn(sig_mm2s_dm_prmry_resetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sof_reset(sof_reset));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i_1089
       (.I0(sig_mm2s_prmry_resetn),
        .O(n_0_1089));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_tuser_i,
    sig_last_reg_out_reg_0,
    sig_m_valid_out_reg_1,
    rd_en,
    \sig_data_reg_out_reg[31]_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    m_axis_mm2s_aclk,
    SR,
    dout,
    E,
    m_axis_mm2s_tready_i,
    empty,
    mm2s_fsync_out_i,
    mm2s_halt_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg );
  output out;
  output sig_m_valid_out_reg_0;
  output m_axis_mm2s_tlast_i;
  output m_axis_mm2s_tuser_i;
  output sig_last_reg_out_reg_0;
  output sig_m_valid_out_reg_1;
  output rd_en;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input [37:0]dout;
  input [0:0]E;
  input m_axis_mm2s_tready_i;
  input empty;
  input mm2s_fsync_out_i;
  input mm2s_halt_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;

  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  wire [0:0]SR;
  wire [37:0]dout;
  wire empty;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tuser_i;
  wire mm2s_fsync_out_i;
  wire mm2s_halt_reg;
  wire rd_en;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1 
       (.I0(m_axis_mm2s_tlast_i),
        .I1(mm2s_fsync_out_i),
        .I2(mm2s_halt_reg),
        .I3(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .O(sig_last_reg_out_reg_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1 
       (.I0(sig_m_valid_out),
        .I1(mm2s_fsync_out_i),
        .I2(mm2s_halt_reg),
        .I3(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .O(sig_m_valid_out_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    fg_builtin_fifo_inst_i_39
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0111111101010101)) 
    sig_m_valid_dup_i_1
       (.I0(sig_reset_reg),
        .I1(SR),
        .I2(empty),
        .I3(m_axis_mm2s_tready_i),
        .I4(sig_s_ready_dup),
        .I5(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F0E0F0E0E0E0E)) 
    sig_s_ready_dup_i_1
       (.I0(m_axis_mm2s_tready_i),
        .I1(sig_reset_reg),
        .I2(SR),
        .I3(sig_m_valid_dup),
        .I4(empty),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(m_axis_mm2s_tuser_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_user_skid_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm
   (tstvect_fsync_d2,
    tstvect_fsync_d1,
    frame_sync_reg,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    s_soft_reset_i0,
    \FSM_sequential_dmacntrl_cs_reg[1]_0 ,
    Q,
    load_new_addr,
    DI,
    D,
    S,
    \cmnds_queued_reg[6]_0 ,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    p_0_in,
    m_axi_mm2s_aclk,
    mm2s_all_lines_xfred,
    zero_vsize_err0,
    zero_hsize_err0,
    mm2s_frame_sync,
    out,
    mm2s_dmacr,
    mm2s_soft_reset,
    halt_reset,
    mm2s_halt_cmplt,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    \FSM_sequential_dmacntrl_cs_reg[0]_1 ,
    mm2s_halt,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ,
    \FSM_sequential_dmacntrl_cs_reg[0]_2 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ,
    \vert_count_reg[12]_0 ,
    \cmnds_queued_reg[7]_0 ,
    m_axis_mm2s_sts_tready,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31]_0 ,
    dma_interr_reg,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_interr_reg_1,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[0]_0 ,
    \cmnds_queued_reg[7]_1 );
  output tstvect_fsync_d2;
  output tstvect_fsync_d1;
  output frame_sync_reg;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output s_soft_reset_i0;
  output \FSM_sequential_dmacntrl_cs_reg[1]_0 ;
  output [5:0]Q;
  output load_new_addr;
  output [0:0]DI;
  output [48:0]D;
  output [3:0]S;
  output [2:0]\cmnds_queued_reg[6]_0 ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input mm2s_all_lines_xfred;
  input zero_vsize_err0;
  input zero_hsize_err0;
  input mm2s_frame_sync;
  input out;
  input [0:0]mm2s_dmacr;
  input mm2s_soft_reset;
  input halt_reset;
  input mm2s_halt_cmplt;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  input \FSM_sequential_dmacntrl_cs_reg[0]_1 ;
  input mm2s_halt;
  input \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ;
  input \FSM_sequential_dmacntrl_cs_reg[0]_2 ;
  input \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ;
  input [12:0]\vert_count_reg[12]_0 ;
  input [0:0]\cmnds_queued_reg[7]_0 ;
  input m_axis_mm2s_sts_tready;
  input [0:0]CO;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  input [0:0]dma_interr_reg;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_interr_reg_1;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input [6:0]\cmnds_queued_reg[7]_1 ;

  wire [0:0]CO;
  wire [48:0]D;
  wire [0:0]DI;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_8_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_1 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_2 ;
  wire \FSM_sequential_dmacntrl_cs_reg[1]_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire [5:0]Q;
  wire [3:0]S;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31]_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ;
  wire all_lines_xfred_d1;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire [7:6]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire [2:0]\cmnds_queued_reg[6]_0 ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire [6:0]\cmnds_queued_reg[7]_1 ;
  wire [31:16]dm_address;
  wire [0:0]dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire [2:0]dmacntrl_cs;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire halt_reset;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_all_lines_xfred;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset;
  wire out;
  wire p_0_in;
  wire s_soft_reset_i0;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire \vert_count[0]_i_10_n_0 ;
  wire \vert_count[0]_i_1_n_0 ;
  wire \vert_count[0]_i_3_n_0 ;
  wire \vert_count[0]_i_4_n_0 ;
  wire \vert_count[0]_i_5_n_0 ;
  wire \vert_count[0]_i_6_n_0 ;
  wire \vert_count[0]_i_7_n_0 ;
  wire \vert_count[0]_i_8_n_0 ;
  wire \vert_count[0]_i_9_n_0 ;
  wire \vert_count[12]_i_2_n_0 ;
  wire \vert_count[4]_i_2_n_0 ;
  wire \vert_count[4]_i_3_n_0 ;
  wire \vert_count[4]_i_4_n_0 ;
  wire \vert_count[4]_i_5_n_0 ;
  wire \vert_count[4]_i_6_n_0 ;
  wire \vert_count[4]_i_7_n_0 ;
  wire \vert_count[4]_i_8_n_0 ;
  wire \vert_count[4]_i_9_n_0 ;
  wire \vert_count[8]_i_2_n_0 ;
  wire \vert_count[8]_i_3_n_0 ;
  wire \vert_count[8]_i_4_n_0 ;
  wire \vert_count[8]_i_5_n_0 ;
  wire \vert_count[8]_i_6_n_0 ;
  wire \vert_count[8]_i_7_n_0 ;
  wire \vert_count[8]_i_8_n_0 ;
  wire \vert_count[8]_i_9_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_i_2_n_0 ;
  wire \vert_count_reg[0]_i_2_n_1 ;
  wire \vert_count_reg[0]_i_2_n_2 ;
  wire \vert_count_reg[0]_i_2_n_3 ;
  wire \vert_count_reg[0]_i_2_n_4 ;
  wire \vert_count_reg[0]_i_2_n_5 ;
  wire \vert_count_reg[0]_i_2_n_6 ;
  wire \vert_count_reg[0]_i_2_n_7 ;
  wire [12:0]\vert_count_reg[12]_0 ;
  wire \vert_count_reg[12]_i_1_n_7 ;
  wire \vert_count_reg[4]_i_1_n_0 ;
  wire \vert_count_reg[4]_i_1_n_1 ;
  wire \vert_count_reg[4]_i_1_n_2 ;
  wire \vert_count_reg[4]_i_1_n_3 ;
  wire \vert_count_reg[4]_i_1_n_4 ;
  wire \vert_count_reg[4]_i_1_n_5 ;
  wire \vert_count_reg[4]_i_1_n_6 ;
  wire \vert_count_reg[4]_i_1_n_7 ;
  wire \vert_count_reg[8]_i_1_n_0 ;
  wire \vert_count_reg[8]_i_1_n_1 ;
  wire \vert_count_reg[8]_i_1_n_2 ;
  wire \vert_count_reg[8]_i_1_n_3 ;
  wire \vert_count_reg[8]_i_1_n_4 ;
  wire \vert_count_reg[8]_i_1_n_5 ;
  wire \vert_count_reg[8]_i_1_n_6 ;
  wire \vert_count_reg[8]_i_1_n_7 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFF0FFFFFFF10000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF200000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(mm2s_dmacr),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0C0C0E020000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(mm2s_dmacr),
        .I1(dmacntrl_cs[0]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[0]_2 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ),
        .I4(dmacntrl_cs[1]),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF080000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(dmacntrl_cs[1]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(frame_sync_reg),
        .I2(mm2s_halt),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I4(mm2s_soft_reset),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010101010101010)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(dmacntrl_cs[0]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0]_2 ),
        .I2(dmacntrl_cs[2]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_8_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555FFFF5555EAAA)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(dmacntrl_cs[1]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I2(frame_sync_reg),
        .I3(\FSM_sequential_dmacntrl_cs_reg[0]_1 ),
        .I4(dmacntrl_cs[2]),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count_reg[6]),
        .I1(vert_count_reg[5]),
        .I2(vert_count_reg[4]),
        .I3(vert_count_reg[3]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7 
       (.I0(vert_count_reg[2]),
        .I1(vert_count_reg[1]),
        .I2(vert_count_reg[0]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_8 
       (.I0(vert_count_reg[7]),
        .I1(vert_count_reg[8]),
        .I2(vert_count_reg[9]),
        .I3(vert_count_reg[10]),
        .I4(vert_count_reg[12]),
        .I5(vert_count_reg[11]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0 ),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4 
       (.I0(cmnds_queued_reg[7]),
        .I1(cmnds_queued_reg[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000700)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6 
       (.I0(mm2s_all_lines_xfred),
        .I1(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .I2(mm2s_halt),
        .I3(mm2s_dmacr),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I5(mm2s_soft_reset),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_lines_xfred),
        .Q(all_lines_xfred_d1),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h77F777F777FF77F7)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1 
       (.I0(out),
        .I1(mm2s_dmacr),
        .I2(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .I3(mm2s_frame_sync),
        .I4(all_lines_xfred_d1),
        .I5(mm2s_all_lines_xfred),
        .O(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ),
        .Q(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000080000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ),
        .I4(out),
        .I5(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ),
        .I4(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(dma_interr_reg),
        .I1(mm2s_axi2ip_wrce),
        .I2(zero_hsize_err),
        .I3(zero_vsize_err),
        .I4(dma_interr_reg_0),
        .I5(dma_interr_reg_1),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(\VFLIP_DISABLE.dm_address_reg[31]_0 [12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ),
        .Q(dm_address[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ),
        .Q(dm_address[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ),
        .Q(dm_address[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ),
        .Q(dm_address[19]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ),
        .Q(dm_address[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ),
        .Q(dm_address[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ),
        .Q(dm_address[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ),
        .Q(dm_address[23]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ),
        .Q(dm_address[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ),
        .Q(dm_address[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ),
        .Q(dm_address[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ),
        .Q(dm_address[27]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ),
        .Q(dm_address[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ),
        .Q(dm_address[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ),
        .Q(dm_address[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ),
        .Q(dm_address[31]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(Q[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\cmnds_queued_reg[7]_0 ),
        .I2(m_axis_mm2s_sts_tready),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [0]),
        .Q(Q[1]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [1]),
        .Q(Q[2]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [2]),
        .Q(Q[3]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [3]),
        .Q(Q[4]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [4]),
        .Q(Q[5]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [5]),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [6]),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_sync),
        .Q(tstvect_fsync_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\cmnds_queued_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hA655)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(m_axis_mm2s_sts_tready),
        .I2(\cmnds_queued_reg[7]_0 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1
       (.I0(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I1(mm2s_soft_reset),
        .I2(halt_reset),
        .I3(mm2s_halt_cmplt),
        .O(s_soft_reset_i0));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \vert_count[0]_i_1 
       (.I0(load_new_addr),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_1 ),
        .O(\vert_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_10 
       (.I0(vert_count_reg[0]),
        .I1(\vert_count_reg[12]_0 [0]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_6 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_7 
       (.I0(vert_count_reg[3]),
        .I1(\vert_count_reg[12]_0 [3]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_8 
       (.I0(vert_count_reg[2]),
        .I1(\vert_count_reg[12]_0 [2]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_9 
       (.I0(vert_count_reg[1]),
        .I1(\vert_count_reg[12]_0 [1]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \vert_count[12]_i_2 
       (.I0(\vert_count_reg[12]_0 [12]),
        .I1(load_new_addr),
        .I2(vert_count_reg[12]),
        .O(\vert_count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_2 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_6 
       (.I0(vert_count_reg[7]),
        .I1(\vert_count_reg[12]_0 [7]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_7 
       (.I0(vert_count_reg[6]),
        .I1(\vert_count_reg[12]_0 [6]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_8 
       (.I0(vert_count_reg[5]),
        .I1(\vert_count_reg[12]_0 [5]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_9 
       (.I0(vert_count_reg[4]),
        .I1(\vert_count_reg[12]_0 [4]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_2 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(\vert_count_reg[12]_0 [11]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_7 
       (.I0(vert_count_reg[10]),
        .I1(\vert_count_reg[12]_0 [10]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_8 
       (.I0(vert_count_reg[9]),
        .I1(\vert_count_reg[12]_0 [9]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_9 
       (.I0(vert_count_reg[8]),
        .I1(\vert_count_reg[12]_0 [8]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_7 ),
        .Q(vert_count_reg[0]),
        .R(p_0_in));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2_n_0 ,\vert_count_reg[0]_i_2_n_1 ,\vert_count_reg[0]_i_2_n_2 ,\vert_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[0]_i_3_n_0 ,\vert_count[0]_i_4_n_0 ,\vert_count[0]_i_5_n_0 ,\vert_count[0]_i_6_n_0 }),
        .O({\vert_count_reg[0]_i_2_n_4 ,\vert_count_reg[0]_i_2_n_5 ,\vert_count_reg[0]_i_2_n_6 ,\vert_count_reg[0]_i_2_n_7 }),
        .S({\vert_count[0]_i_7_n_0 ,\vert_count[0]_i_8_n_0 ,\vert_count[0]_i_9_n_0 ,\vert_count[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_5 ),
        .Q(vert_count_reg[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_4 ),
        .Q(vert_count_reg[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[12]_i_1_n_7 ),
        .Q(vert_count_reg[12]),
        .R(p_0_in));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[12]_i_1 
       (.CI(\vert_count_reg[8]_i_1_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED [3:1],\vert_count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_6 ),
        .Q(vert_count_reg[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_5 ),
        .Q(vert_count_reg[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_4 ),
        .Q(vert_count_reg[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_7 ),
        .Q(vert_count_reg[4]),
        .R(p_0_in));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[4]_i_1 
       (.CI(\vert_count_reg[0]_i_2_n_0 ),
        .CO({\vert_count_reg[4]_i_1_n_0 ,\vert_count_reg[4]_i_1_n_1 ,\vert_count_reg[4]_i_1_n_2 ,\vert_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[4]_i_2_n_0 ,\vert_count[4]_i_3_n_0 ,\vert_count[4]_i_4_n_0 ,\vert_count[4]_i_5_n_0 }),
        .O({\vert_count_reg[4]_i_1_n_4 ,\vert_count_reg[4]_i_1_n_5 ,\vert_count_reg[4]_i_1_n_6 ,\vert_count_reg[4]_i_1_n_7 }),
        .S({\vert_count[4]_i_6_n_0 ,\vert_count[4]_i_7_n_0 ,\vert_count[4]_i_8_n_0 ,\vert_count[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_6 ),
        .Q(vert_count_reg[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_5 ),
        .Q(vert_count_reg[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_4 ),
        .Q(vert_count_reg[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_7 ),
        .Q(vert_count_reg[8]),
        .R(p_0_in));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[8]_i_1 
       (.CI(\vert_count_reg[4]_i_1_n_0 ),
        .CO({\vert_count_reg[8]_i_1_n_0 ,\vert_count_reg[8]_i_1_n_1 ,\vert_count_reg[8]_i_1_n_2 ,\vert_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[8]_i_2_n_0 ,\vert_count[8]_i_3_n_0 ,\vert_count[8]_i_4_n_0 ,\vert_count[8]_i_5_n_0 }),
        .O({\vert_count_reg[8]_i_1_n_4 ,\vert_count_reg[8]_i_1_n_5 ,\vert_count_reg[8]_i_1_n_6 ,\vert_count_reg[8]_i_1_n_7 }),
        .S({\vert_count[8]_i_6_n_0 ,\vert_count[8]_i_7_n_0 ,\vert_count[8]_i_8_n_0 ,\vert_count[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_6 ),
        .Q(vert_count_reg[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    zero_vsize_err_i_4
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(mm2s_dmacr),
        .I3(dmacntrl_cs[0]),
        .I4(\FSM_sequential_dmacntrl_cs_reg[0]_2 ),
        .O(load_new_addr));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen
   (prmry_in_xored,
    scndry_reset2,
    s_valid0,
    m_axis_mm2s_aclk,
    mm2s_fsync_out_i,
    out,
    p_in_d1_cdc_from);
  output prmry_in_xored;
  input scndry_reset2;
  input s_valid0;
  input m_axis_mm2s_aclk;
  input mm2s_fsync_out_i;
  input out;
  input p_in_d1_cdc_from;

  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire m_axis_mm2s_aclk;
  wire mm2s_fsync_out_i;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire scndry_reset2;

  LUT4 #(
    .INIT(16'hA9AA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4 
       (.I0(p_in_d1_cdc_from),
        .I1(hold_sof),
        .I2(s_valid_d1),
        .I3(s_valid),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h40404440)) 
    hold_sof_i_1
       (.I0(mm2s_fsync_out_i),
        .I1(out),
        .I2(hold_sof),
        .I3(s_valid),
        .I4(s_valid_d1),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(scndry_reset2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr
   (mm2s_all_idle,
    datamover_idle,
    prmry_resetn_i_reg,
    p_0_in,
    all_idle_reg_0,
    m_axi_mm2s_aclk,
    mm2s_dmacr,
    datamover_idle_reg_0,
    mm2s_cmdsts_idle,
    mm2s_allbuffer_empty,
    out,
    mm2s_dmasr);
  output mm2s_all_idle;
  output datamover_idle;
  output prmry_resetn_i_reg;
  input p_0_in;
  input all_idle_reg_0;
  input m_axi_mm2s_aclk;
  input [0:0]mm2s_dmacr;
  input datamover_idle_reg_0;
  input mm2s_cmdsts_idle;
  input mm2s_allbuffer_empty;
  input out;
  input mm2s_dmasr;

  wire all_idle_reg_0;
  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire halted_set_i0;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_idle;
  wire mm2s_allbuffer_empty;
  wire mm2s_cmdsts_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire out;
  wire p_0_in;
  wire prmry_resetn_i_reg;

  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_reg_0),
        .Q(mm2s_all_idle),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(p_0_in));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hFF5D)) 
    halted_i_1
       (.I0(out),
        .I1(mm2s_dmasr),
        .I2(mm2s_halted_clr),
        .I3(mm2s_halted_set),
        .O(prmry_resetn_i_reg));
  LUT4 #(
    .INIT(16'h4000)) 
    halted_set_i_i_1
       (.I0(mm2s_dmacr),
        .I1(datamover_idle),
        .I2(mm2s_cmdsts_idle),
        .I3(mm2s_allbuffer_empty),
        .O(halted_set_i0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(mm2s_halted_set),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter
   (E,
    \state_reg[1] ,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    s_valid0,
    mm2s_dwidth_fifo_pipe_empty,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \state_reg[1]_0 ,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tuser_i,
    Q,
    m_axis_mm2s_tready,
    out,
    mm2s_all_lines_xfred_s_dwidth,
    mm2s_halt_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ,
    mm2s_fsync_out_i,
    sig_last_reg_out_reg,
    \r0_data_reg[31] );
  output [0:0]E;
  output \state_reg[1] ;
  output m_axis_mm2s_tlast;
  output [0:0]m_axis_mm2s_tuser;
  output [2:0]m_axis_mm2s_tkeep;
  output [23:0]m_axis_mm2s_tdata;
  output s_valid0;
  output mm2s_dwidth_fifo_pipe_empty;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \state_reg[1]_0 ;
  output \state_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_tuser_i;
  input [3:0]Q;
  input m_axis_mm2s_tready;
  input out;
  input mm2s_all_lines_xfred_s_dwidth;
  input mm2s_halt_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  input mm2s_fsync_out_i;
  input sig_last_reg_out_reg;
  input [31:0]\r0_data_reg[31] ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  wire [3:0]Q;
  wire [31:0]acc_data_reg;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [31:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_13 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_16 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_2 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_3 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_4 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_41 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_42 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_43 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_44 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_45 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_46 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_47 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_48 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_49 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_50 ;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire mm2s_all_lines_xfred_s_dwidth;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_fsync_out_i;
  wire mm2s_halt_reg;
  wire out;
  wire [31:0]\r0_data_reg[31] ;
  wire s_valid0;
  wire sig_last_reg_out_reg;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;

  FDRE areset_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(areset_r),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_upsizer_conversion.axisc_upsizer_0_n_49 ,\gen_upsizer_conversion.axisc_upsizer_0_n_50 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .acc_keep_reg(acc_keep_reg),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .\gen_data_accumulator[1].acc_keep_reg (\gen_data_accumulator[1].acc_keep_reg ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .mm2s_all_lines_xfred_s_dwidth(mm2s_all_lines_xfred_s_dwidth),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_halt_reg(mm2s_halt_reg),
        .\r0_is_null_r_reg[3]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_16 ),
        .\r0_keep_reg[10]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_3 ),
        .\r0_keep_reg[11]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_4 ),
        .\r0_keep_reg[8]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_13 ),
        .\r0_keep_reg[9]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_2 ),
        .s_valid0(s_valid0),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\state_reg[1]_1 (\state_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_upsizer_conversion.axisc_upsizer_0_n_49 ,\gen_upsizer_conversion.axisc_upsizer_0_n_50 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .Q(Q),
        .acc_keep_reg(acc_keep_reg),
        .\acc_keep_reg[10]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_3 ),
        .\acc_keep_reg[11]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_4 ),
        .\acc_keep_reg[8]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_13 ),
        .\acc_keep_reg[9]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_2 ),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .\gen_data_accumulator[1].acc_keep_reg (\gen_data_accumulator[1].acc_keep_reg ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .mm2s_halt_reg(mm2s_halt_reg),
        .out(out),
        .\r0_data_reg[31]_0 (\r0_data_reg[31] ),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .\state_reg[0]_0 (E),
        .\state_reg[0]_1 (\state_reg[0] ),
        .\state_reg[0]_2 (\state_reg[0]_0 ),
        .\state_reg[1]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_16 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer
   (\state_reg[1]_0 ,
    d2_ready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    s_valid0,
    mm2s_dwidth_fifo_pipe_empty,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \state_reg[1]_1 ,
    acc_last,
    m_axis_mm2s_aclk,
    acc_user_reg,
    \r0_keep_reg[10]_0 ,
    \r0_keep_reg[11]_0 ,
    \r0_keep_reg[9]_0 ,
    acc_keep_reg,
    \gen_data_accumulator[1].acc_keep_reg ,
    \r0_keep_reg[8]_0 ,
    m_axis_mm2s_tready,
    d2_valid,
    areset_r,
    mm2s_all_lines_xfred_s_dwidth,
    mm2s_halt_reg,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ,
    \r0_is_null_r_reg[3]_0 ,
    D);
  output \state_reg[1]_0 ;
  output d2_ready;
  output m_axis_mm2s_tlast;
  output [0:0]m_axis_mm2s_tuser;
  output [2:0]m_axis_mm2s_tkeep;
  output [23:0]m_axis_mm2s_tdata;
  output s_valid0;
  output mm2s_dwidth_fifo_pipe_empty;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \state_reg[1]_1 ;
  input acc_last;
  input m_axis_mm2s_aclk;
  input [0:0]acc_user_reg;
  input \r0_keep_reg[10]_0 ;
  input \r0_keep_reg[11]_0 ;
  input \r0_keep_reg[9]_0 ;
  input [3:0]acc_keep_reg;
  input [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  input \r0_keep_reg[8]_0 ;
  input m_axis_mm2s_tready;
  input d2_valid;
  input areset_r;
  input mm2s_all_lines_xfred_s_dwidth;
  input mm2s_halt_reg;
  input \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  input \r0_is_null_r_reg[3]_0 ;
  input [95:0]D;

  wire [1:0]A;
  wire [95:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_INST_0_i_1_n_0;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire mm2s_all_lines_xfred_s_dwidth;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_halt_reg;
  wire [23:0]p_0_in;
  wire [95:0]p_0_in1_in;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire [2:2]r0_is_end;
  wire [2:1]r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r[3]_i_1_n_0 ;
  wire \r0_is_null_r_reg[3]_0 ;
  wire \r0_keep_reg[10]_0 ;
  wire \r0_keep_reg[11]_0 ;
  wire \r0_keep_reg[8]_0 ;
  wire \r0_keep_reg[9]_0 ;
  wire \r0_keep_reg_n_0_[0] ;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[1] ;
  wire \r0_keep_reg_n_0_[2] ;
  wire \r0_keep_reg_n_0_[3] ;
  wire \r0_keep_reg_n_0_[4] ;
  wire \r0_keep_reg_n_0_[5] ;
  wire \r0_keep_reg_n_0_[6] ;
  wire \r0_keep_reg_n_0_[7] ;
  wire \r0_keep_reg_n_0_[8] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire r0_out_sel_next_r;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_2_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3_n_0 ;
  wire \r0_out_sel_next_r[1]_i_4_n_0 ;
  wire r0_out_sel_r0;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r0_user_reg_n_0_[0] ;
  wire [2:0]r1_keep;
  wire \r1_keep[0]_i_1_n_0 ;
  wire \r1_keep[1]_i_1_n_0 ;
  wire \r1_keep[2]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire r1_load;
  wire [0:0]r1_user;
  wire \r1_user[0]_i_1_n_0 ;
  wire s_valid0;
  wire [2:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg_n_0_[2] ;

  LUT3 #(
    .INIT(8'hF4)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1 
       (.I0(\state_reg[1]_0 ),
        .I1(mm2s_all_lines_xfred_s_dwidth),
        .I2(mm2s_halt_reg),
        .O(mm2s_dwidth_fifo_pipe_empty));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1 
       (.I0(m_axis_mm2s_tlast),
        .I1(\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ),
        .I2(mm2s_halt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ),
        .I2(mm2s_halt_reg),
        .O(\state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[0]_INST_0 
       (.I0(p_0_in1_in[72]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[48]),
        .I4(p_0_in1_in[24]),
        .I5(p_0_in1_in[0]),
        .O(m_axis_mm2s_tdata[0]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[10]_INST_0 
       (.I0(p_0_in1_in[82]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[58]),
        .I4(p_0_in1_in[34]),
        .I5(p_0_in1_in[10]),
        .O(m_axis_mm2s_tdata[10]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[11]_INST_0 
       (.I0(p_0_in1_in[83]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[59]),
        .I4(p_0_in1_in[35]),
        .I5(p_0_in1_in[11]),
        .O(m_axis_mm2s_tdata[11]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[12]_INST_0 
       (.I0(p_0_in1_in[84]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[60]),
        .I4(p_0_in1_in[36]),
        .I5(p_0_in1_in[12]),
        .O(m_axis_mm2s_tdata[12]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[13]_INST_0 
       (.I0(p_0_in1_in[85]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[61]),
        .I4(p_0_in1_in[37]),
        .I5(p_0_in1_in[13]),
        .O(m_axis_mm2s_tdata[13]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[14]_INST_0 
       (.I0(p_0_in1_in[86]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[62]),
        .I4(p_0_in1_in[38]),
        .I5(p_0_in1_in[14]),
        .O(m_axis_mm2s_tdata[14]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[15]_INST_0 
       (.I0(p_0_in1_in[87]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[63]),
        .I4(p_0_in1_in[39]),
        .I5(p_0_in1_in[15]),
        .O(m_axis_mm2s_tdata[15]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[16]_INST_0 
       (.I0(p_0_in1_in[88]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[64]),
        .I4(p_0_in1_in[40]),
        .I5(p_0_in1_in[16]),
        .O(m_axis_mm2s_tdata[16]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[17]_INST_0 
       (.I0(p_0_in1_in[89]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[65]),
        .I4(p_0_in1_in[41]),
        .I5(p_0_in1_in[17]),
        .O(m_axis_mm2s_tdata[17]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[18]_INST_0 
       (.I0(p_0_in1_in[90]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[66]),
        .I4(p_0_in1_in[42]),
        .I5(p_0_in1_in[18]),
        .O(m_axis_mm2s_tdata[18]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[19]_INST_0 
       (.I0(p_0_in1_in[91]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[67]),
        .I4(p_0_in1_in[43]),
        .I5(p_0_in1_in[19]),
        .O(m_axis_mm2s_tdata[19]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[1]_INST_0 
       (.I0(p_0_in1_in[73]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[49]),
        .I4(p_0_in1_in[25]),
        .I5(p_0_in1_in[1]),
        .O(m_axis_mm2s_tdata[1]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[20]_INST_0 
       (.I0(p_0_in1_in[92]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[68]),
        .I4(p_0_in1_in[44]),
        .I5(p_0_in1_in[20]),
        .O(m_axis_mm2s_tdata[20]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[21]_INST_0 
       (.I0(p_0_in1_in[93]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[69]),
        .I4(p_0_in1_in[45]),
        .I5(p_0_in1_in[21]),
        .O(m_axis_mm2s_tdata[21]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[22]_INST_0 
       (.I0(p_0_in1_in[94]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[70]),
        .I4(p_0_in1_in[46]),
        .I5(p_0_in1_in[22]),
        .O(m_axis_mm2s_tdata[22]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[23]_INST_0 
       (.I0(p_0_in1_in[95]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[71]),
        .I4(p_0_in1_in[47]),
        .I5(p_0_in1_in[23]),
        .O(m_axis_mm2s_tdata[23]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[2]_INST_0 
       (.I0(p_0_in1_in[74]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[50]),
        .I4(p_0_in1_in[26]),
        .I5(p_0_in1_in[2]),
        .O(m_axis_mm2s_tdata[2]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[3]_INST_0 
       (.I0(p_0_in1_in[75]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[51]),
        .I4(p_0_in1_in[27]),
        .I5(p_0_in1_in[3]),
        .O(m_axis_mm2s_tdata[3]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[4]_INST_0 
       (.I0(p_0_in1_in[76]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[52]),
        .I4(p_0_in1_in[28]),
        .I5(p_0_in1_in[4]),
        .O(m_axis_mm2s_tdata[4]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[5]_INST_0 
       (.I0(p_0_in1_in[77]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[53]),
        .I4(p_0_in1_in[29]),
        .I5(p_0_in1_in[5]),
        .O(m_axis_mm2s_tdata[5]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[6]_INST_0 
       (.I0(p_0_in1_in[78]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[54]),
        .I4(p_0_in1_in[30]),
        .I5(p_0_in1_in[6]),
        .O(m_axis_mm2s_tdata[6]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[7]_INST_0 
       (.I0(p_0_in1_in[79]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[55]),
        .I4(p_0_in1_in[31]),
        .I5(p_0_in1_in[7]),
        .O(m_axis_mm2s_tdata[7]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[8]_INST_0 
       (.I0(p_0_in1_in[80]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[56]),
        .I4(p_0_in1_in[32]),
        .I5(p_0_in1_in[8]),
        .O(m_axis_mm2s_tdata[8]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tdata[9]_INST_0 
       (.I0(p_0_in1_in[81]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[57]),
        .I4(p_0_in1_in[33]),
        .I5(p_0_in1_in[9]),
        .O(m_axis_mm2s_tdata[9]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tkeep[0]_INST_0 
       (.I0(r1_keep[0]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_keep_reg_n_0_[6] ),
        .I4(\r0_keep_reg_n_0_[3] ),
        .I5(\r0_keep_reg_n_0_[0] ),
        .O(m_axis_mm2s_tkeep[0]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tkeep[1]_INST_0 
       (.I0(r1_keep[1]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_keep_reg_n_0_[7] ),
        .I4(\r0_keep_reg_n_0_[4] ),
        .I5(\r0_keep_reg_n_0_[1] ),
        .O(m_axis_mm2s_tkeep[1]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \m_axis_mm2s_tkeep[2]_INST_0 
       (.I0(r1_keep[2]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_keep_reg_n_0_[8] ),
        .I4(\r0_keep_reg_n_0_[5] ),
        .I5(\r0_keep_reg_n_0_[2] ),
        .O(m_axis_mm2s_tkeep[2]));
  LUT6 #(
    .INIT(64'h2FF2222220022222)) 
    m_axis_mm2s_tlast_INST_0
       (.I0(r0_last_reg_n_0),
        .I1(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I2(\state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(\state_reg[1]_0 ),
        .I5(r1_last_reg_n_0),
        .O(m_axis_mm2s_tlast));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    m_axis_mm2s_tlast_INST_0_i_1
       (.I0(r0_is_end),
        .I1(r0_is_null_r[2]),
        .I2(r0_is_null_r[1]),
        .O(m_axis_mm2s_tlast_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'hA00C)) 
    \m_axis_mm2s_tuser[0]_INST_0 
       (.I0(r1_user),
        .I1(\r0_user_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(m_axis_mm2s_tuser));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[64]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[65]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[66]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[67]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[68]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[69]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[70]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[71]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[1]_i_1 
       (.I0(acc_keep_reg[3]),
        .I1(\gen_data_accumulator[1].acc_keep_reg [1]),
        .I2(\gen_data_accumulator[1].acc_keep_reg [0]),
        .I3(\r0_is_null_r_reg[3]_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_null_r[1]),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[2]_i_1 
       (.I0(\gen_data_accumulator[1].acc_keep_reg [2]),
        .I1(\r0_keep_reg[8]_0 ),
        .I2(\gen_data_accumulator[1].acc_keep_reg [3]),
        .I3(\r0_is_null_r_reg[3]_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_null_r[2]),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[3]_i_1 
       (.I0(\r0_keep_reg[9]_0 ),
        .I1(\r0_keep_reg[11]_0 ),
        .I2(\r0_keep_reg[10]_0 ),
        .I3(\r0_is_null_r_reg[3]_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_end),
        .O(\r0_is_null_r[3]_i_1_n_0 ));
  FDRE \r0_is_null_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(r0_is_null_r[1]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(r0_is_null_r[2]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[3]_i_1_n_0 ),
        .Q(r0_is_end),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[0]),
        .Q(\r0_keep_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_keep_reg[10]_0 ),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_keep_reg[11]_0 ),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[1]),
        .Q(\r0_keep_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[2]),
        .Q(\r0_keep_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[3]),
        .Q(\r0_keep_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [0]),
        .Q(\r0_keep_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [1]),
        .Q(\r0_keep_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [2]),
        .Q(\r0_keep_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [3]),
        .Q(\r0_keep_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_keep_reg[8]_0 ),
        .Q(\r0_keep_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_keep_reg[9]_0 ),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFCFEFCF10F030F0)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(r0_is_null_r[2]),
        .I1(A[1]),
        .I2(m_axis_mm2s_tready),
        .I3(r0_is_end),
        .I4(r0_is_null_r[1]),
        .I5(A[0]),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFABABABA)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .I1(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I2(m_axis_mm2s_tready),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r[1]_i_4_n_0 ),
        .O(r0_out_sel_next_r));
  LUT5 #(
    .INIT(32'hF4F0FCF0)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(r0_is_end),
        .I1(m_axis_mm2s_tready),
        .I2(A[1]),
        .I3(A[0]),
        .I4(r0_is_null_r[2]),
        .O(\r0_out_sel_next_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \r0_out_sel_next_r[1]_i_3 
       (.I0(r0_is_null_r[2]),
        .I1(r0_is_end),
        .I2(m_axis_mm2s_tready),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(areset_r),
        .O(\r0_out_sel_next_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h808080808080FF80)) 
    \r0_out_sel_next_r[1]_i_4 
       (.I0(r0_is_end),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(m_axis_mm2s_tready),
        .I3(d2_ready),
        .I4(\state_reg[1]_0 ),
        .I5(\state_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[1]_i_4_n_0 ));
  FDSE \r0_out_sel_next_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(A[0]),
        .S(r0_out_sel_next_r));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_2_n_0 ),
        .Q(A[1]),
        .R(r0_out_sel_next_r));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(A[0]),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(A[1]),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCEC888800000000)) 
    \r0_out_sel_r[1]_i_2 
       (.I0(A[0]),
        .I1(A[1]),
        .I2(r0_is_null_r[2]),
        .I3(r0_is_null_r[1]),
        .I4(r0_is_end),
        .I5(m_axis_mm2s_tready),
        .O(r0_out_sel_r0));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_user_reg),
        .Q(\r0_user_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[0]_i_1 
       (.I0(p_0_in1_in[0]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[24]),
        .I4(p_0_in1_in[48]),
        .I5(\r0_data_reg_n_0_[72] ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[10]_i_1 
       (.I0(p_0_in1_in[10]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[34]),
        .I4(p_0_in1_in[58]),
        .I5(\r0_data_reg_n_0_[82] ),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[11]_i_1 
       (.I0(p_0_in1_in[11]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[35]),
        .I4(p_0_in1_in[59]),
        .I5(\r0_data_reg_n_0_[83] ),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[12]_i_1 
       (.I0(p_0_in1_in[12]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[36]),
        .I4(p_0_in1_in[60]),
        .I5(\r0_data_reg_n_0_[84] ),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[13]_i_1 
       (.I0(p_0_in1_in[13]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[37]),
        .I4(p_0_in1_in[61]),
        .I5(\r0_data_reg_n_0_[85] ),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[14]_i_1 
       (.I0(p_0_in1_in[14]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[38]),
        .I4(p_0_in1_in[62]),
        .I5(\r0_data_reg_n_0_[86] ),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[15]_i_1 
       (.I0(p_0_in1_in[15]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[39]),
        .I4(p_0_in1_in[63]),
        .I5(\r0_data_reg_n_0_[87] ),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[16]_i_1 
       (.I0(p_0_in1_in[16]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[40]),
        .I4(p_0_in1_in[64]),
        .I5(\r0_data_reg_n_0_[88] ),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[17]_i_1 
       (.I0(p_0_in1_in[17]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[41]),
        .I4(p_0_in1_in[65]),
        .I5(\r0_data_reg_n_0_[89] ),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[18]_i_1 
       (.I0(p_0_in1_in[18]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[42]),
        .I4(p_0_in1_in[66]),
        .I5(\r0_data_reg_n_0_[90] ),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[19]_i_1 
       (.I0(p_0_in1_in[19]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[43]),
        .I4(p_0_in1_in[67]),
        .I5(\r0_data_reg_n_0_[91] ),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[1]_i_1 
       (.I0(p_0_in1_in[1]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[25]),
        .I4(p_0_in1_in[49]),
        .I5(\r0_data_reg_n_0_[73] ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[20]_i_1 
       (.I0(p_0_in1_in[20]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[44]),
        .I4(p_0_in1_in[68]),
        .I5(\r0_data_reg_n_0_[92] ),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[21]_i_1 
       (.I0(p_0_in1_in[21]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[45]),
        .I4(p_0_in1_in[69]),
        .I5(\r0_data_reg_n_0_[93] ),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[22]_i_1 
       (.I0(p_0_in1_in[22]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[46]),
        .I4(p_0_in1_in[70]),
        .I5(\r0_data_reg_n_0_[94] ),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[23]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .O(r1_load));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[23]_i_2 
       (.I0(p_0_in1_in[23]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[47]),
        .I4(p_0_in1_in[71]),
        .I5(\r0_data_reg_n_0_[95] ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[2]_i_1 
       (.I0(p_0_in1_in[2]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[26]),
        .I4(p_0_in1_in[50]),
        .I5(\r0_data_reg_n_0_[74] ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[3]_i_1 
       (.I0(p_0_in1_in[3]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[27]),
        .I4(p_0_in1_in[51]),
        .I5(\r0_data_reg_n_0_[75] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[4]_i_1 
       (.I0(p_0_in1_in[4]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[28]),
        .I4(p_0_in1_in[52]),
        .I5(\r0_data_reg_n_0_[76] ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[5]_i_1 
       (.I0(p_0_in1_in[5]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[29]),
        .I4(p_0_in1_in[53]),
        .I5(\r0_data_reg_n_0_[77] ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[6]_i_1 
       (.I0(p_0_in1_in[6]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[30]),
        .I4(p_0_in1_in[54]),
        .I5(\r0_data_reg_n_0_[78] ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[7]_i_1 
       (.I0(p_0_in1_in[7]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[31]),
        .I4(p_0_in1_in[55]),
        .I5(\r0_data_reg_n_0_[79] ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[8]_i_1 
       (.I0(p_0_in1_in[8]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[32]),
        .I4(p_0_in1_in[56]),
        .I5(\r0_data_reg_n_0_[80] ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_data[9]_i_1 
       (.I0(p_0_in1_in[9]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(p_0_in1_in[33]),
        .I4(p_0_in1_in[57]),
        .I5(\r0_data_reg_n_0_[81] ),
        .O(p_0_in[9]));
  FDRE \r1_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[0]),
        .Q(p_0_in1_in[72]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[10]),
        .Q(p_0_in1_in[82]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[11]),
        .Q(p_0_in1_in[83]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[12]),
        .Q(p_0_in1_in[84]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[13]),
        .Q(p_0_in1_in[85]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[14]),
        .Q(p_0_in1_in[86]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[15]),
        .Q(p_0_in1_in[87]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[16]),
        .Q(p_0_in1_in[88]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[17]),
        .Q(p_0_in1_in[89]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[18]),
        .Q(p_0_in1_in[90]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[19]),
        .Q(p_0_in1_in[91]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[1]),
        .Q(p_0_in1_in[73]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[20]),
        .Q(p_0_in1_in[92]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[21]),
        .Q(p_0_in1_in[93]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[22]),
        .Q(p_0_in1_in[94]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[23]),
        .Q(p_0_in1_in[95]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[2]),
        .Q(p_0_in1_in[74]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[3]),
        .Q(p_0_in1_in[75]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[4]),
        .Q(p_0_in1_in[76]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[5]),
        .Q(p_0_in1_in[77]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[6]),
        .Q(p_0_in1_in[78]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[7]),
        .Q(p_0_in1_in[79]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[8]),
        .Q(p_0_in1_in[80]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[9]),
        .Q(p_0_in1_in[81]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_keep[0]_i_1 
       (.I0(\r0_keep_reg_n_0_[0] ),
        .I1(A[1]),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[3] ),
        .I4(\r0_keep_reg_n_0_[6] ),
        .I5(\r0_keep_reg_n_0_[9] ),
        .O(\r1_keep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_keep[1]_i_1 
       (.I0(\r0_keep_reg_n_0_[1] ),
        .I1(A[1]),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[4] ),
        .I4(\r0_keep_reg_n_0_[7] ),
        .I5(\r0_keep_reg_n_0_[10] ),
        .O(\r1_keep[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \r1_keep[2]_i_1 
       (.I0(\r0_keep_reg_n_0_[2] ),
        .I1(A[1]),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[5] ),
        .I4(\r0_keep_reg_n_0_[8] ),
        .I5(\r0_keep_reg_n_0_[11] ),
        .O(\r1_keep[2]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[0]_i_1_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[1]_i_1_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[2]_i_1_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h10)) 
    \r1_user[0]_i_1 
       (.I0(A[1]),
        .I1(A[0]),
        .I2(\r0_user_reg_n_0_[0] ),
        .O(\r1_user[0]_i_1_n_0 ));
  FDRE \r1_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_user[0]_i_1_n_0 ),
        .Q(r1_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_i_1
       (.I0(\state_reg[1]_0 ),
        .I1(m_axis_mm2s_tready),
        .O(s_valid0));
  LUT6 #(
    .INIT(64'hF5F53F35F5F53535)) 
    \state[0]_i_1__0 
       (.I0(\state_reg[1]_0 ),
        .I1(d2_valid),
        .I2(d2_ready),
        .I3(m_axis_mm2s_tready),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[0]_i_2_n_0 ),
        .O(state[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFA0AA80)) 
    \state[0]_i_2 
       (.I0(r0_is_end),
        .I1(r0_is_null_r[1]),
        .I2(r0_is_null_r[2]),
        .I3(A[1]),
        .I4(A[0]),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFF0B00030F0B0)) 
    \state[1]_i_1 
       (.I0(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I1(m_axis_mm2s_tready),
        .I2(\state_reg[1]_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(d2_ready),
        .I5(d2_valid),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00003800)) 
    \state[2]_i_1 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg[1]_0 ),
        .I4(m_axis_mm2s_tready),
        .O(state[2]));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(\state_reg[1]_0 ),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer
   (\state_reg[0]_0 ,
    acc_user_reg,
    \acc_keep_reg[9]_0 ,
    \acc_keep_reg[10]_0 ,
    \acc_keep_reg[11]_0 ,
    acc_keep_reg,
    \gen_data_accumulator[1].acc_keep_reg ,
    \acc_keep_reg[8]_0 ,
    acc_last,
    d2_valid,
    \state_reg[1]_0 ,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    D,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_mm2s_tuser_i,
    Q,
    d2_ready,
    out,
    mm2s_fsync_out_i,
    mm2s_halt_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ,
    sig_last_reg_out_reg,
    areset_r,
    \r0_data_reg[31]_0 );
  output \state_reg[0]_0 ;
  output [0:0]acc_user_reg;
  output \acc_keep_reg[9]_0 ;
  output \acc_keep_reg[10]_0 ;
  output \acc_keep_reg[11]_0 ;
  output [3:0]acc_keep_reg;
  output [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  output \acc_keep_reg[8]_0 ;
  output acc_last;
  output d2_valid;
  output \state_reg[1]_0 ;
  output \state_reg[0]_1 ;
  output [0:0]\state_reg[0]_2 ;
  output [95:0]D;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_mm2s_tuser_i;
  input [3:0]Q;
  input d2_ready;
  input out;
  input mm2s_fsync_out_i;
  input mm2s_halt_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  input sig_last_reg_out_reg;
  input areset_r;
  input [31:0]\r0_data_reg[31]_0 ;

  wire [95:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_3_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  wire [3:0]Q;
  wire acc_data0;
  wire \acc_keep[9]_i_1_n_0 ;
  wire [3:0]acc_keep_reg;
  wire \acc_keep_reg[10]_0 ;
  wire \acc_keep_reg[11]_0 ;
  wire \acc_keep_reg[8]_0 ;
  wire \acc_keep_reg[9]_0 ;
  wire acc_last;
  wire acc_last_i_1_n_0;
  wire [1:0]acc_reg_en;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tuser_i;
  wire mm2s_fsync_out_i;
  wire mm2s_halt_reg;
  wire out;
  wire p_0_in1_in;
  wire p_1_in2_in;
  wire [31:0]r0_data;
  wire [31:0]\r0_data_reg[31]_0 ;
  wire [3:0]r0_keep;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[0]_i_1_n_0 ;
  wire \r0_reg_sel[1]_i_1_n_0 ;
  wire \r0_reg_sel[2]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire [0:0]r0_user;
  wire sig_last_reg_out_reg;
  wire [2:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[2] ;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000F444)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(r0_last_reg_n_0),
        .I1(p_0_in1_in),
        .I2(d2_ready),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(out),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCECE0E0A0E0A0E0A)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out),
        .I2(d2_ready),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(r0_last_reg_n_0),
        .I5(p_0_in1_in),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(out),
        .I2(r0_last_reg_n_0),
        .I3(p_1_in2_in),
        .I4(p_0_in1_in),
        .I5(\r0_reg_sel_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC8FFC0C0C8C8C0C0)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_ready),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[2]_i_3_n_0 ),
        .I4(out),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_state[2]_i_3 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEAAAAAAAAAAAA)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(p_1_in2_in),
        .I2(p_0_in1_in),
        .I3(\r0_reg_sel_reg_n_0_[1] ),
        .I4(out),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00C8FFFF00C80000)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(r0_last_reg_n_0),
        .I4(out),
        .I5(\FSM_onehot_state[3]_i_3_n_0 ),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(d2_ready),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(r0_last_reg_n_0),
        .I3(p_0_in1_in),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .S(areset_r));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(mm2s_fsync_out_i),
        .I2(mm2s_halt_reg),
        .I3(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .O(\state_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_data[31]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .O(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_data[95]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .O(acc_data0));
  FDRE \acc_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \acc_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \acc_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \acc_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \acc_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \acc_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \acc_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \acc_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \acc_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [0]),
        .Q(D[64]),
        .R(1'b0));
  FDRE \acc_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [1]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \acc_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [2]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \acc_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [3]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \acc_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [4]),
        .Q(D[68]),
        .R(1'b0));
  FDRE \acc_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [5]),
        .Q(D[69]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \acc_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [6]),
        .Q(D[70]),
        .R(1'b0));
  FDRE \acc_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [7]),
        .Q(D[71]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [8]),
        .Q(D[72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [9]),
        .Q(D[73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [10]),
        .Q(D[74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [11]),
        .Q(D[75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [12]),
        .Q(D[76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [13]),
        .Q(D[77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [14]),
        .Q(D[78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [15]),
        .Q(D[79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [16]),
        .Q(D[80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [17]),
        .Q(D[81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [18]),
        .Q(D[82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [19]),
        .Q(D[83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [20]),
        .Q(D[84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [21]),
        .Q(D[85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [22]),
        .Q(D[86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [23]),
        .Q(D[87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [24]),
        .Q(D[88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [25]),
        .Q(D[89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [26]),
        .Q(D[90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [27]),
        .Q(D[91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [28]),
        .Q(D[92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [29]),
        .Q(D[93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [30]),
        .Q(D[94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [31]),
        .Q(D[95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    \acc_keep[9]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(r0_last_reg_n_0),
        .I2(p_0_in1_in),
        .O(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(acc_keep_reg[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[2]),
        .Q(\acc_keep_reg[10]_0 ),
        .R(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[3]),
        .Q(\acc_keep_reg[11]_0 ),
        .R(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(acc_keep_reg[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(acc_keep_reg[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[3]),
        .Q(acc_keep_reg[3]),
        .R(1'b0));
  FDRE \acc_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[0]),
        .Q(\acc_keep_reg[8]_0 ),
        .R(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[1]),
        .Q(\acc_keep_reg[9]_0 ),
        .R(\acc_keep[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0FFF0F0F088)) 
    acc_last_i_1
       (.I0(r0_last_reg_n_0),
        .I1(p_0_in1_in),
        .I2(acc_last),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(m_axis_mm2s_tlast_i),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(acc_last),
        .R(1'b0));
  FDRE \acc_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_user),
        .Q(acc_user_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_data[63]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(D[32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(D[36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(D[39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(D[40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(D[44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(D[48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(D[49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(D[52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[24]),
        .Q(D[56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[25]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[26]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[27]),
        .Q(D[59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[28]),
        .Q(D[60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[29]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[30]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[31]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[0]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [0]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[1]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [1]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[2]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [2]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[3]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [3]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [24]),
        .Q(r0_data[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [25]),
        .Q(r0_data[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [26]),
        .Q(r0_data[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [27]),
        .Q(r0_data[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [28]),
        .Q(r0_data[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [29]),
        .Q(r0_data[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [30]),
        .Q(r0_data[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [31]),
        .Q(r0_data[31]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r0_is_null_r[3]_i_2 
       (.I0(d2_valid),
        .I1(d2_ready),
        .O(\state_reg[1]_0 ));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(Q[0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(Q[1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(Q[2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(Q[3]),
        .Q(r0_keep[3]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(m_axis_mm2s_tlast_i),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \r0_reg_sel[0]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(areset_r),
        .I3(d2_valid),
        .I4(d2_ready),
        .O(\r0_reg_sel[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \r0_reg_sel[1]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[1] ),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[0] ),
        .I3(areset_r),
        .I4(d2_valid),
        .I5(d2_ready),
        .O(\r0_reg_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \r0_reg_sel[2]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(areset_r),
        .I4(d2_valid),
        .I5(d2_ready),
        .O(\r0_reg_sel[2]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[0]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[1]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[2]_i_1_n_0 ),
        .Q(p_1_in2_in),
        .R(1'b0));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(m_axis_mm2s_tuser_i),
        .Q(r0_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(sig_last_reg_out_reg),
        .O(\state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hF3FFBFBFFFFFAFAF)) 
    \state[0]_i_1 
       (.I0(d2_ready),
        .I1(out),
        .I2(d2_valid),
        .I3(r0_last_reg_n_0),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg[0]_0 ),
        .O(state[0]));
  LUT6 #(
    .INIT(64'hF0F0F0FFF8F8F0F0)) 
    \state[1]_i_1__0 
       (.I0(r0_last_reg_n_0),
        .I1(\state_reg[0]_0 ),
        .I2(\state[1]_i_2_n_0 ),
        .I3(d2_ready),
        .I4(\state_reg_n_0_[2] ),
        .I5(d2_valid),
        .O(state[1]));
  LUT6 #(
    .INIT(64'h4040404040000000)) 
    \state[1]_i_2 
       (.I0(d2_valid),
        .I1(\state_reg[0]_0 ),
        .I2(out),
        .I3(\r0_reg_sel_reg_n_0_[1] ),
        .I4(p_0_in1_in),
        .I5(p_1_in2_in),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \state[2]_i_1__0 
       (.I0(out),
        .I1(\state_reg[0]_0 ),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_2_n_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \state[2]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(r0_last_reg_n_0),
        .I2(d2_valid),
        .I3(out),
        .I4(\state_reg[0]_0 ),
        .I5(\FSM_onehot_state[2]_i_3_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\state_reg[0]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc
   (p_in_d1_cdc_from,
    mm2s_packet_sof,
    mm2s_fsync_out_i,
    mm2s_frame_ptr_out,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    p_0_in,
    m_axi_mm2s_aclk,
    in0,
    mm2s_frame_ptr_in,
    mm2s_dmac2cdc_fsync_out);
  output p_in_d1_cdc_from;
  output mm2s_packet_sof;
  output mm2s_fsync_out_i;
  output [5:0]mm2s_frame_ptr_out;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input [0:0]in0;
  input [5:0]mm2s_frame_ptr_in;
  input mm2s_dmac2cdc_fsync_out;

  wire [0:0]SR;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_fsync_out_i;
  wire mm2s_packet_sof;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  wire n_0_3;
  wire n_0_4;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire p_0_in;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_fsync_out_i(mm2s_fsync_out_i),
        .p_0_in(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_18 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_packet_sof(mm2s_packet_sof),
        .p_0_in(p_0_in),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(mm2s_frame_ptr_out[0]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(mm2s_frame_ptr_out[1]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(mm2s_frame_ptr_out[2]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(mm2s_frame_ptr_out[3]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(mm2s_frame_ptr_out[4]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(mm2s_frame_ptr_out[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_4),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_3),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module
   (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ,
    zero_vsize_err0,
    Q,
    zero_hsize_err0,
    tstvect_fsync0,
    \hsize_vid_reg[15] ,
    frame_sync_out0,
    \stride_vid_reg[15] ,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_2 ,
    m_axi_mm2s_aclk,
    mm2s_regdir_idle,
    mm2s_allbuffer_empty,
    mm2s_cmdsts_idle,
    frame_sync_reg,
    mm2s_soft_reset,
    dma_err,
    mm2s_dmacr,
    mm2s_halt,
    load_new_addr,
    mm2s_frame_sync,
    mm2s_dmasr,
    out,
    tstvect_fsync_d2,
    mask_fsync_out_i,
    tstvect_fsync_d1,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    p_0_in,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output tstvect_fsync0;
  output [15:0]\hsize_vid_reg[15] ;
  output frame_sync_out0;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_2 ;
  input m_axi_mm2s_aclk;
  input mm2s_regdir_idle;
  input mm2s_allbuffer_empty;
  input mm2s_cmdsts_idle;
  input frame_sync_reg;
  input mm2s_soft_reset;
  input dma_err;
  input [0:0]mm2s_dmacr;
  input mm2s_halt;
  input load_new_addr;
  input mm2s_frame_sync;
  input mm2s_dmasr;
  input out;
  input tstvect_fsync_d2;
  input mask_fsync_out_i;
  input tstvect_fsync_d1;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input p_0_in;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_2 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [12:0]Q;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire dma_err;
  wire frame_sync_out0;
  wire frame_sync_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire mm2s_allbuffer_empty;
  wire mm2s_cmdsts_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire out;
  wire p_0_in;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(tstvect_fsync_d2),
        .O(tstvect_fsync0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(frame_sync_reg),
        .I2(mm2s_soft_reset),
        .I3(dma_err),
        .I4(mm2s_dmacr),
        .I5(mm2s_halt),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(mask_fsync_out_i),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I2(tstvect_fsync_d1),
        .O(frame_sync_out0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_frame_sync(mm2s_frame_sync),
        .p_0_in(p_0_in),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT5 #(
    .INIT(32'h00EA0000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_frame_sync),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I3(mm2s_dmasr),
        .I4(out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_2 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8000000)) 
    all_idle_i_1
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I1(mm2s_regdir_idle),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I3(mm2s_allbuffer_empty),
        .I4(mm2s_cmdsts_idle),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister
   (zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ,
    load_new_addr,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    mm2s_frame_sync,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    p_0_in,
    \vsize_vid_reg[12]_0 ,
    m_axi_mm2s_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 );
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  input load_new_addr;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input mm2s_frame_sync;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input p_0_in;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_mm2s_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;

  wire [0:0]CO;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mm2s_frame_sync;
  wire p_0_in;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2_n_0;
  wire zero_vsize_err_i_3_n_0;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [0]),
        .Q(crnt_start_address[0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [10]),
        .Q(crnt_start_address[10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [11]),
        .Q(crnt_start_address[11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [12]),
        .Q(crnt_start_address[12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [13]),
        .Q(crnt_start_address[13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [14]),
        .Q(crnt_start_address[14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [15]),
        .Q(crnt_start_address[15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [1]),
        .Q(crnt_start_address[1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [2]),
        .Q(crnt_start_address[2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [3]),
        .Q(crnt_start_address[3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [4]),
        .Q(crnt_start_address[4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [5]),
        .Q(crnt_start_address[5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [6]),
        .Q(crnt_start_address[6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [7]),
        .Q(crnt_start_address[7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [8]),
        .Q(crnt_start_address[8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [9]),
        .Q(crnt_start_address[9]),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(p_0_in));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(p_0_in));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(p_0_in));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(p_0_in));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(p_0_in));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(p_0_in));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(p_0_in));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(p_0_in));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(p_0_in));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(p_0_in));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(p_0_in));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(p_0_in));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(p_0_in));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(p_0_in));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(p_0_in));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(p_0_in));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'hD0)) 
    \vsize_vid[12]_i_1 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(mm2s_frame_sync),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h80)) 
    zero_hsize_err_i_1
       (.I0(zero_hsize_err_i_2_n_0),
        .I1(zero_hsize_err_i_3_n_0),
        .I2(load_new_addr),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_2
       (.I0(\hsize_vid_reg[15]_0 [12]),
        .I1(\hsize_vid_reg[15]_0 [13]),
        .I2(\hsize_vid_reg[15]_0 [14]),
        .I3(\hsize_vid_reg[15]_0 [15]),
        .I4(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_3
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(\hsize_vid_reg[15]_0 [3]),
        .I2(\hsize_vid_reg[15]_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [1]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_hsize_err_i_4
       (.I0(\hsize_vid_reg[15]_0 [11]),
        .I1(\hsize_vid_reg[15]_0 [10]),
        .I2(\hsize_vid_reg[15]_0 [9]),
        .I3(\hsize_vid_reg[15]_0 [8]),
        .O(zero_hsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_hsize_err_i_5
       (.I0(\hsize_vid_reg[15]_0 [7]),
        .I1(\hsize_vid_reg[15]_0 [6]),
        .I2(\hsize_vid_reg[15]_0 [5]),
        .I3(\hsize_vid_reg[15]_0 [4]),
        .O(zero_hsize_err_i_5_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    zero_vsize_err_i_1
       (.I0(zero_vsize_err_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(zero_vsize_err_i_3_n_0),
        .I5(load_new_addr),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(zero_vsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_vsize_err_i_3
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(zero_vsize_err_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    scndry_out,
    prmry_min_assert_sftrst,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input scndry_out;
  input prmry_min_assert_sftrst;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    scndry_out,
    prmry_min_assert_sftrst,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input prmry_min_assert_sftrst;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_0
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    prmry_min_assert_sftrst,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    axis_min_assert_sftrst,
    m_axis_mm2s_aclk,
    m_axi_mm2s_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  input prmry_min_assert_sftrst;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input axis_min_assert_sftrst;
  input m_axis_mm2s_aclk;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCC8FFFFCCC8CCC8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(scndry_out),
        .I1(min_assert_sftrst),
        .I2(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .I3(prmry_min_assert_sftrst),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT6 #(
    .INIT(64'h00FFF2F2FFFFF2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(prmry_min_assert_sftrst),
        .I5(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(s_soft_reset_i_d1),
        .I1(s_soft_reset_i),
        .I2(scndry_out),
        .I3(prmry_min_assert_sftrst),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4
   (scndry_out,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk);
  output scndry_out;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;

  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7
   (\dmacr_i_reg[2] ,
    halt_i_reg,
    prmry_in,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    stop_reg,
    prmry_reset2,
    reset_counts_reg,
    mm2s_soft_reset,
    mm2s_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    min_assert_sftrst,
    halt_i_reg_0,
    halt_i0,
    halt_i_reg_1,
    halt_reset,
    s_soft_reset_i,
    mm2s_stop,
    reset_counts,
    out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk);
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output prmry_in;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output stop_reg;
  output prmry_reset2;
  output reset_counts_reg;
  input mm2s_soft_reset;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input min_assert_sftrst;
  input halt_i_reg_0;
  input halt_i0;
  input [0:0]halt_i_reg_1;
  input halt_reset;
  input s_soft_reset_i;
  input mm2s_stop;
  input reset_counts;
  input out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire [0:0]halt_i_reg_1;
  wire halt_reset;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_hrd_resetn;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire stop_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(mm2s_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(mm2s_hrd_resetn),
        .O(prmry_reset2));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(mm2s_soft_reset),
        .I2(out),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(mm2s_soft_reset),
        .I1(mm2s_axi2ip_wrce),
        .I2(D),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hCEEE0000)) 
    halt_i_i_1
       (.I0(halt_i_reg_0),
        .I1(halt_i0),
        .I2(halt_i_reg_1),
        .I3(halt_reset),
        .I4(prmry_in),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    run_stop_d1_i_1
       (.I0(mm2s_stop),
        .I1(halt_i_reg_1),
        .I2(mm2s_soft_reset),
        .I3(min_assert_sftrst),
        .I4(mm2s_hrd_resetn),
        .I5(s_soft_reset_i),
        .O(stop_reg));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_mm2s_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(mm2s_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_reset),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1
   (mm2s_fsync_out_i,
    p_0_in,
    m_axi_mm2s_aclk,
    SR,
    m_axis_mm2s_aclk,
    mm2s_dmac2cdc_fsync_out);
  output mm2s_fsync_out_i;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input m_axis_mm2s_aclk;
  input mm2s_dmac2cdc_fsync_out;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_fsync_out_i;
  wire p_0_in;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(mm2s_fsync_out_i),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5 
       (.I0(p_in_d1_cdc_from),
        .I1(mm2s_dmac2cdc_fsync_out),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_18
   (p_in_d1_cdc_from,
    mm2s_packet_sof,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    p_0_in,
    m_axi_mm2s_aclk);
  output p_in_d1_cdc_from;
  output mm2s_packet_sof;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input p_0_in;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_packet_sof;
  wire p_0_in;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(p_0_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(mm2s_packet_sof),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(p_0_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(p_0_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(p_0_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(p_0_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(p_0_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25
   (irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    mm2s_axi2ip_wrce,
    irqthresh_wren_i0,
    prmry_resetn_i_reg,
    \dmacr_i_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    mm2s_dmacr,
    D,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    out,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    \reg_module_hsize_reg[0] ,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    mm2s_ioc_irq_set,
    ioc_irq_reg,
    mm2s_dly_irq_set,
    dly_irq_reg);
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  output [5:0]mm2s_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [0:0]prmry_resetn_i_reg;
  output \dmacr_i_reg[0] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input [4:0]mm2s_dmacr;
  input [6:0]D;
  input \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  input [5:0]out;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input \reg_module_hsize_reg[0] ;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input mm2s_ioc_irq_set;
  input ioc_irq_reg;
  input mm2s_dly_irq_set;
  input dly_irq_reg;

  wire [6:0]D;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2_n_0 ;
  wire [0:0]SR;
  wire dly_irq_reg;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire m_axi_mm2s_aclk;
  wire [5:0]mm2s_axi2ip_wrce;
  wire mm2s_dly_irq_set;
  wire [4:0]mm2s_dmacr;
  wire mm2s_ioc_irq_set;
  wire [5:0]out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_mm2s;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire [0:0]prmry_resetn_i_reg;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire wvalid;

  LUT4 #(
    .INIT(16'h4000)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[4]));
  LUT6 #(
    .INIT(64'hF060F0F0F0F0F060)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(mm2s_dmacr[3]),
        .I1(D[5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .I4(mm2s_dmacr[4]),
        .I5(D[6]),
        .O(irqdelay_wren_i0));
  LUT3 #(
    .INIT(8'h8F)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .I1(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .I2(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ),
        .O(prmry_resetn_i_reg));
  LUT6 #(
    .INIT(64'hF060F0F0F0F0F060)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(mm2s_dmacr[2]),
        .I1(D[4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .I3(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .I4(mm2s_dmacr[1]),
        .I5(D[3]),
        .O(irqthresh_wren_i0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(prepare_wrce_pulse_mm2s),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1 
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[1]),
        .I3(\GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2 
       (.I0(out[0]),
        .I1(prepare_wrce_pulse_mm2s),
        .I2(out[3]),
        .I3(out[2]),
        .O(\GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[2]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(mm2s_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[1]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ));
  LUT4 #(
    .INIT(16'h0200)) 
    dma_interr_i_2
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[0]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \dmacr_i[0]_i_2 
       (.I0(D[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(\dmacr_i[1]_i_2_n_0 ),
        .I5(mm2s_dmacr[0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \dmacr_i[1]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \dmacr_i[1]_i_2 
       (.I0(out[2]),
        .I1(prepare_wrce_pulse_mm2s),
        .I2(out[5]),
        .I3(out[4]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(mm2s_dmacr[0]),
        .I1(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .I3(out[1]),
        .I4(out[5]),
        .I5(out[4]),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ptr_ref_i[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \reg_module_hsize[15]_i_1 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(prepare_wrce_pulse_mm2s),
        .I3(out[0]),
        .I4(\reg_module_hsize_reg[0] ),
        .O(mm2s_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \reg_module_vsize[12]_i_1 
       (.I0(\reg_module_vsize[12]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[5]),
        .I3(out[4]),
        .O(mm2s_axi2ip_wrce[2]));
  LUT4 #(
    .INIT(16'h0400)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[0]),
        .I1(prepare_wrce_pulse_mm2s),
        .I2(out[3]),
        .I3(out[2]),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2
   (mm2s_introut,
    prmry_reset2,
    mm2s_ip2axi_introut,
    m_axi_mm2s_aclk,
    SR,
    s_axi_lite_aclk);
  output mm2s_introut;
  input prmry_reset2;
  input mm2s_ip2axi_introut;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_introut;
  wire mm2s_ip2axi_introut;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(mm2s_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3
   (mm2s_all_lines_xfred,
    scndry_reset2,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axis_mm2s_aclk,
    p_0_in,
    m_axi_mm2s_aclk);
  output mm2s_all_lines_xfred;
  input scndry_reset2;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axis_mm2s_aclk;
  input p_0_in;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_all_lines_xfred;
  wire p_0_in;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_all_lines_xfred),
        .R(p_0_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_19
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    SR,
    p_0_in,
    mm2s_halt,
    m_axi_mm2s_aclk,
    scndry_reset2,
    m_axis_mm2s_aclk,
    sig_last_reg_out_reg);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]SR;
  input p_0_in;
  input mm2s_halt;
  input m_axi_mm2s_aclk;
  input scndry_reset2;
  input m_axis_mm2s_aclk;
  input sig_last_reg_out_reg;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_0_in;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;
  wire sig_last_reg_out_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hB)) 
    areset_r_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I1(sig_last_reg_out_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_20
   (mm2s_allbuffer_empty,
    scndry_reset2,
    mm2s_dwidth_fifo_pipe_empty,
    m_axis_mm2s_aclk,
    p_0_in,
    m_axi_mm2s_aclk);
  output mm2s_allbuffer_empty;
  input scndry_reset2;
  input mm2s_dwidth_fifo_pipe_empty;
  input m_axis_mm2s_aclk;
  input p_0_in;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_allbuffer_empty;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire p_0_in;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_allbuffer_empty),
        .R(p_0_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_dwidth_fifo_pipe_empty),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
   (fifo_full_p1,
    sig_dqual_reg_empty_reg,
    Q,
    E,
    m_axi_mm2s_rlast_0,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dqual_reg_full_reg,
    sig_wr_fifo,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_next_eof_reg_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[4] ,
    \sig_dbeat_cntr_reg[7] ,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[5] ,
    out,
    sig_ld_new_cmd_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg_1,
    sig_rsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    sig_next_sequential_reg,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output sig_dqual_reg_empty_reg;
  output [1:0]Q;
  output [0:0]E;
  output [0:0]m_axi_mm2s_rlast_0;
  output [6:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_dqual_reg_full_reg;
  input sig_wr_fifo;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_next_eof_reg_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[5] ;
  input [4:0]out;
  input sig_ld_new_cmd_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_rsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input sig_next_sequential_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [6:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [0:0]m_axi_mm2s_rlast_0;
  wire [4:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_cmd_cmplt_reg_i_6_n_0;
  wire sig_next_cmd_cmplt_reg_i_7_n_0;
  wire sig_next_eof_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h80009400)) 
    FIFO_Full_i_1__2
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(Q[0]),
        .I4(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF0800F7F7FF0800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00036AAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFF)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dqual_reg_empty_reg_2),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .I5(sig_addr_posted_cntr[2]),
        .O(sig_dqual_reg_full_reg));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(out[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [0]),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [2]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(out[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFE010000FE01)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [2]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(sig_dqual_reg_empty_reg),
        .I5(out[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFEF100000EF10)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [3]),
        .I1(\sig_dbeat_cntr_reg[7] [2]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(\sig_dbeat_cntr_reg[7] [4]),
        .I4(sig_dqual_reg_empty_reg),
        .I5(out[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[5] ),
        .I1(\sig_dbeat_cntr_reg[7] [5]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(out[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[6] ),
        .I2(\sig_dbeat_cntr_reg[7] [6]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEAEE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_next_eof_reg_reg),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(\sig_dbeat_cntr_reg[4] ),
        .I4(\sig_dbeat_cntr_reg[7] [2]),
        .I5(\sig_dbeat_cntr_reg[7] [3]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [6]),
        .I2(\sig_dbeat_cntr_reg[6] ),
        .I3(\sig_dbeat_cntr_reg[7] [7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h20)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_dqual_reg_empty_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_next_eof_reg_reg),
        .I2(m_axi_mm2s_rlast),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(m_axi_mm2s_rlast_0));
  LUT6 #(
    .INIT(64'h000000FF00000020)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(sig_dqual_reg_full_reg),
        .I2(sig_next_cmd_cmplt_reg_i_5_n_0),
        .I3(sig_next_cmd_cmplt_reg_i_6_n_0),
        .I4(sig_next_cmd_cmplt_reg_i_7_n_0),
        .I5(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_dqual_reg_empty_reg_3),
        .I1(sig_next_sequential_reg),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFD0D0D0D0D0D0D0)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_inhibit_rdy_n_0),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[2]),
        .O(sig_next_cmd_cmplt_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_next_cmd_cmplt_reg_i_7
       (.I0(sig_next_calc_error_reg),
        .I1(sig_rd_empty),
        .O(sig_next_cmd_cmplt_reg_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10
   (fifo_full_p1,
    sig_halt_reg_reg,
    Q,
    sig_addr_reg_empty_reg,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output sig_halt_reg_reg;
  output [1:0]Q;
  output sig_addr_reg_empty_reg;
  input sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h80008440)) 
    FIFO_Full_i_1__3
       (.I0(sig_halt_reg_reg),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h69666666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(sig_halt_reg_reg),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_mstr2addr_cmd_valid),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hC6C6C6C69CC6C6C6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(sig_halt_reg_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00036AAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_rd_empty),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(sig_halt_reg_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_rd_empty),
        .I3(sig_addr_reg_empty),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_addr_reg_empty),
        .I1(sig_rd_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_data2addr_stop_req),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_addr_reg_empty_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14
   (fifo_full_p1,
    Q,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    FIFO_Full_reg,
    lsig_ld_offset,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_inhibit_rdy_n_reg;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input FIFO_Full_reg;
  input lsig_ld_offset;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  LUT6 #(
    .INIT(64'h4500100010000000)) 
    FIFO_Full_i_1__0
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(FIFO_Full_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sig_inhibit_rdy_n_reg),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h66669666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(lsig_ld_offset),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hCCCC9CCC6666C666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(lsig_ld_offset),
        .I1(Q[1]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F01018001)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(FIFO_Full_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8
   (fifo_full_p1,
    Q,
    FIFO_Full_reg,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s_axis_mm2s_cmd_tvalid,
    sig_inhibit_rdy_n,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input FIFO_Full_reg;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s_axis_mm2s_cmd_tvalid;
  input sig_inhibit_rdy_n;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h80008440)) 
    FIFO_Full_i_1__1
       (.I0(FIFO_Full_reg),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h6666666666696666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_calc_error_pushed),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hC69CC6C6C6C6C6C6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(FIFO_Full_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(s_axis_mm2s_cmd_tvalid),
        .I5(sig_inhibit_rdy_n),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h15574002)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(FIFO_Full_reg),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9
   (fifo_full_p1,
    Q,
    m_axis_mm2s_sts_tready,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input m_axis_mm2s_sts_tready;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h21020000)) 
    FIFO_Full_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(m_axis_mm2s_sts_tready),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_mm2s_sts_tready),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF20DFFF00DF2000)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7708FF10)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(m_axis_mm2s_sts_tready),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
   (sig_wr_fifo,
    out,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    s_axis_mm2s_cmd_tvalid,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output [49:0]out;
  input \sig_addr_cntr_lsh_kh_reg[31] ;
  input s_axis_mm2s_cmd_tvalid;
  input sig_inhibit_rdy_n;
  input [48:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_kh_reg[31] ;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_kh_reg[31] ),
        .I1(s_axis_mm2s_cmd_tvalid),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0
   (decerr_i,
    slverr_i,
    interr_i,
    sig_wr_fifo,
    Q,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    slverr_i_reg,
    m_axi_mm2s_aclk);
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_wr_fifo;
  input [2:0]Q;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input [2:0]slverr_i_reg;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [2:0]Q;
  wire decerr_i;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire slverr_i;
  wire [2:0]slverr_i_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(FIFO_Full_reg_0),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q[2]),
        .O(decerr_i));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q[2]),
        .O(interr_i));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q[2]),
        .O(slverr_i));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0_15
   (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ,
    in,
    Q,
    m_axi_mm2s_aclk,
    fifo_wren,
    lsig_ld_offset,
    lsig_0ffset_cntr);
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  input [0:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;
  input fifo_wren;
  input lsig_ld_offset;
  input lsig_0ffset_cntr;

  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [1:0]Q;
  wire fifo_wren;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire [7:7]sig_offset_fifo_data_out;

  LUT4 #(
    .INIT(16'hA3AC)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(sig_offset_fifo_data_out),
        .I1(fifo_wren),
        .I2(lsig_ld_offset),
        .I3(lsig_0ffset_cntr),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in),
        .Q(sig_offset_fifo_data_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1
   (sig_wr_fifo,
    sig_calc_error_reg_reg,
    out,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output sig_calc_error_reg_reg;
  output [41:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [39:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire [39:0]in;
  wire m_axi_mm2s_aclk;
  wire [41:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[41]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[41]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wr_fifo,
    D,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat,
    sig_first_dbeat_reg,
    \sig_dbeat_cntr_reg[0] ,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    Q,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_mm2s_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_wr_fifo;
  output [0:0]D;
  output [24:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat;
  input sig_first_dbeat_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [0:0]Q;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input [25:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_mm2s_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire [25:0]in;
  wire m_axi_mm2s_aclk;
  wire [24:0]out;
  wire [7:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[18]));
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q),
        .O(D));
  LUT5 #(
    .INIT(32'h222200A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_last_dbeat_i_3_n_0),
        .I2(sig_first_dbeat),
        .I3(sig_first_dbeat_reg),
        .I4(\sig_dbeat_cntr_reg[0] ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hCCAF0000CCA00000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_i_3_n_0),
        .I2(sig_first_dbeat_reg),
        .I3(\sig_dbeat_cntr_reg[0] ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_last_dbeat_i_3
       (.I0(out[1]),
        .I1(out[2]),
        .I2(sig_cmd_fifo_data_out),
        .I3(out[0]),
        .I4(out[4]),
        .I5(out[3]),
        .O(sig_last_dbeat_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
   (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    out,
    SR,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    in);
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output [49:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input [48:0]in;

  wire FIFO_Full_reg;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rd_sts_tag_reg0,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_rd_sts_tag_reg0;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i;
  wire [2:0]slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i(slverr_i),
        .slverr_i_reg(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0_12
   (sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    Q,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    in,
    m_axi_mm2s_aclk,
    SR,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg_0,
    lsig_ld_offset,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2sf_cmd_valid,
    fifo_wren,
    lsig_0ffset_cntr);
  output sig_inhibit_rdy_n_reg;
  output FIFO_Full_reg;
  output [0:0]Q;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [0:0]in;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input FIFO_Full_reg_0;
  input lsig_ld_offset;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2sf_cmd_valid;
  input fifo_wren;
  input lsig_0ffset_cntr;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_wren;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0_13 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .fifo_wren(fifo_wren),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    sig_halt_reg_reg,
    FIFO_Full_reg_0,
    sig_addr_reg_empty_reg,
    sig_calc_error_reg_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_0;
  output sig_addr_reg_empty_reg;
  output sig_calc_error_reg_reg;
  output [41:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [39:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]SR;
  wire [39:0]in;
  wire m_axi_mm2s_aclk;
  wire [41:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dqual_reg_empty_reg,
    FIFO_Full_reg_0,
    E,
    m_axi_mm2s_rlast_0,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_dqual_reg_full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat,
    sig_first_dbeat_reg,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_next_eof_reg_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[4] ,
    Q,
    m_axi_mm2s_rlast,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg_1,
    sig_rsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg_2,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    in);
  output FIFO_Full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_dqual_reg_empty_reg;
  output FIFO_Full_reg_0;
  output [0:0]E;
  output [0:0]m_axi_mm2s_rlast_0;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_dqual_reg_full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [19:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat;
  input sig_first_dbeat_reg;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_next_eof_reg_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [7:0]Q;
  input m_axi_mm2s_rlast;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_rsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input [25:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [25:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [0:0]m_axi_mm2s_rlast_0;
  wire [19:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_eof_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_eof_reg_reg(sig_next_eof_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
   (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    out,
    SR,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    s_axis_mm2s_cmd_tvalid,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    in);
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output [49:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_0;
  input s_axis_mm2s_cmd_tvalid;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input [48:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_n_0;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_kh_reg[31] (FIFO_Full_reg_n_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(cmnd_wr),
        .I1(mm2s_halt),
        .I2(FIFO_Full_reg_n_0),
        .I3(sig_inhibit_rdy_n),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rd_sts_tag_reg0,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    slverr_i_reg);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_rd_sts_tag_reg0;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [2:0]slverr_i_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i;
  wire fifo_full_p1;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire slverr_i;
  wire [2:0]slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .slverr_i(slverr_i),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(FIFO_Full_reg_0),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0_13
   (sig_inhibit_rdy_n_reg,
    FIFO_Full_reg_0,
    Q,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    in,
    m_axi_mm2s_aclk,
    SR,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg_1,
    lsig_ld_offset,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2sf_cmd_valid,
    fifo_wren,
    lsig_0ffset_cntr);
  output sig_inhibit_rdy_n_reg;
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  input [0:0]in;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input FIFO_Full_reg_1;
  input lsig_ld_offset;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2sf_cmd_valid;
  input fifo_wren;
  input lsig_0ffset_cntr;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire fifo_wren;
  wire [0:0]in;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0_15 DYNSHREG_F_I
       (.\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0 (sig_inhibit_rdy_n_reg),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_wren(fifo_wren),
        .in(in),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_ld_offset(lsig_ld_offset),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    sig_halt_reg_reg,
    FIFO_Full_reg_1,
    sig_addr_reg_empty_reg,
    sig_calc_error_reg_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg_0;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_1;
  output sig_addr_reg_empty_reg;
  output sig_calc_error_reg_reg;
  output [41:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [39:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [39:0]in;
  wire m_axi_mm2s_aclk;
  wire [41:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_1(FIFO_Full_reg_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dqual_reg_empty_reg,
    FIFO_Full_reg_1,
    E,
    m_axi_mm2s_rlast_0,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_dqual_reg_full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat,
    sig_first_dbeat_reg,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_next_eof_reg_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[4] ,
    Q,
    m_axi_mm2s_rlast,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty,
    sig_next_calc_error_reg,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg_1,
    sig_rsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg_2,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    in);
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_dqual_reg_empty_reg;
  output FIFO_Full_reg_1;
  output [0:0]E;
  output [0:0]m_axi_mm2s_rlast_0;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_dqual_reg_full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [19:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat;
  input sig_first_dbeat_reg;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_next_eof_reg_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [7:0]Q;
  input m_axi_mm2s_rlast;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_calc_error_reg;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_rsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input [25:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [25:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [0:0]m_axi_mm2s_rlast_0;
  wire [19:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire [12:8]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_eof_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:1]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .out(sig_cmd_fifo_data_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_3(sig_last_dbeat_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_eof_reg_reg(sig_next_eof_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[0]),
        .Q(Q[0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({out,sig_cmd_fifo_data_out}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[0] (sig_dqual_reg_empty_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_4 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(FIFO_Full_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
   (full,
    empty,
    lsig_ld_offset,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    SR,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    lsig_0ffset_cntr,
    fifo_wren,
    Q,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_data2addr_stop_req,
    m_axi_mm2s_rvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    out,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0);
  output full;
  output empty;
  output lsig_ld_offset;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [36:0]\gen_fwft.empty_fwft_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [73:0]din;
  input lsig_0ffset_cntr;
  input fifo_wren;
  input [0:0]Q;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input sig_data2addr_stop_req;
  input m_axi_mm2s_rvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input out;
  input [3:0]sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;

  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [73:0]din;
  wire empty;
  wire fifo_wren;
  wire full;
  wire [36:0]\gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire lsig_0ffset_cntr;
  wire lsig_ld_offset;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire [73:0]sig_data_fifo_data_out;
  wire [9:6]sig_data_fifo_wr_cnt;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire [3:0]sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_pop_data_fifo;
  wire wr_en;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [74:74]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h3BBBBBBB3BBB3BBB)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I1(Q),
        .I2(fifo_wren),
        .I3(sig_data_fifo_data_out[73]),
        .I4(lsig_0ffset_cntr),
        .I5(sig_data_fifo_data_out[68]),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ));
  LUT6 #(
    .INIT(64'h5100000055555555)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(Q),
        .I1(sig_data_fifo_data_out[68]),
        .I2(lsig_0ffset_cntr),
        .I3(sig_data_fifo_data_out[73]),
        .I4(fifo_wren),
        .I5(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(lsig_ld_offset));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_data_fifo_data_out[68]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[73]),
        .I3(fifo_wren),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 ));
  LUT5 #(
    .INIT(32'h40004040)) 
    fg_builtin_fifo_inst_i_1
       (.I0(empty),
        .I1(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I2(sig_data_fifo_data_out[72]),
        .I3(lsig_0ffset_cntr),
        .I4(sig_data_fifo_data_out[68]),
        .O(\gen_fwft.empty_fwft_i_reg [36]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_10
       (.I0(sig_data_fifo_data_out[59]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[27]),
        .O(\gen_fwft.empty_fwft_i_reg [27]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_11
       (.I0(sig_data_fifo_data_out[58]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[26]),
        .O(\gen_fwft.empty_fwft_i_reg [26]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_12
       (.I0(sig_data_fifo_data_out[57]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[25]),
        .O(\gen_fwft.empty_fwft_i_reg [25]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_13
       (.I0(sig_data_fifo_data_out[56]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[24]),
        .O(\gen_fwft.empty_fwft_i_reg [24]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_14
       (.I0(sig_data_fifo_data_out[55]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[23]),
        .O(\gen_fwft.empty_fwft_i_reg [23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_15
       (.I0(sig_data_fifo_data_out[54]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[22]),
        .O(\gen_fwft.empty_fwft_i_reg [22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_16
       (.I0(sig_data_fifo_data_out[53]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[21]),
        .O(\gen_fwft.empty_fwft_i_reg [21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_17
       (.I0(sig_data_fifo_data_out[52]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[20]),
        .O(\gen_fwft.empty_fwft_i_reg [20]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_18
       (.I0(sig_data_fifo_data_out[51]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[19]),
        .O(\gen_fwft.empty_fwft_i_reg [19]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_19
       (.I0(sig_data_fifo_data_out[50]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[18]),
        .O(\gen_fwft.empty_fwft_i_reg [18]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_2
       (.I0(sig_data_fifo_data_out[71]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[67]),
        .O(\gen_fwft.empty_fwft_i_reg [35]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_20
       (.I0(sig_data_fifo_data_out[49]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[17]),
        .O(\gen_fwft.empty_fwft_i_reg [17]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_21
       (.I0(sig_data_fifo_data_out[48]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[16]),
        .O(\gen_fwft.empty_fwft_i_reg [16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_22
       (.I0(sig_data_fifo_data_out[47]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[15]),
        .O(\gen_fwft.empty_fwft_i_reg [15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_23
       (.I0(sig_data_fifo_data_out[46]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[14]),
        .O(\gen_fwft.empty_fwft_i_reg [14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_24
       (.I0(sig_data_fifo_data_out[45]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[13]),
        .O(\gen_fwft.empty_fwft_i_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_25
       (.I0(sig_data_fifo_data_out[44]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[12]),
        .O(\gen_fwft.empty_fwft_i_reg [12]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_26
       (.I0(sig_data_fifo_data_out[43]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[11]),
        .O(\gen_fwft.empty_fwft_i_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_27
       (.I0(sig_data_fifo_data_out[42]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[10]),
        .O(\gen_fwft.empty_fwft_i_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_28
       (.I0(sig_data_fifo_data_out[41]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[9]),
        .O(\gen_fwft.empty_fwft_i_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_29
       (.I0(sig_data_fifo_data_out[40]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[8]),
        .O(\gen_fwft.empty_fwft_i_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_3
       (.I0(sig_data_fifo_data_out[70]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[66]),
        .O(\gen_fwft.empty_fwft_i_reg [34]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_30
       (.I0(sig_data_fifo_data_out[39]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[7]),
        .O(\gen_fwft.empty_fwft_i_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_31
       (.I0(sig_data_fifo_data_out[38]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[6]),
        .O(\gen_fwft.empty_fwft_i_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_32
       (.I0(sig_data_fifo_data_out[37]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[5]),
        .O(\gen_fwft.empty_fwft_i_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_33
       (.I0(sig_data_fifo_data_out[36]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[4]),
        .O(\gen_fwft.empty_fwft_i_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_34
       (.I0(sig_data_fifo_data_out[35]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[3]),
        .O(\gen_fwft.empty_fwft_i_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_35
       (.I0(sig_data_fifo_data_out[34]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[2]),
        .O(\gen_fwft.empty_fwft_i_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_36
       (.I0(sig_data_fifo_data_out[33]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[1]),
        .O(\gen_fwft.empty_fwft_i_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_37
       (.I0(sig_data_fifo_data_out[32]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[0]),
        .O(\gen_fwft.empty_fwft_i_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_4
       (.I0(sig_data_fifo_data_out[69]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[65]),
        .O(\gen_fwft.empty_fwft_i_reg [33]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_5
       (.I0(sig_data_fifo_data_out[68]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[64]),
        .O(\gen_fwft.empty_fwft_i_reg [32]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_6
       (.I0(sig_data_fifo_data_out[63]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[31]),
        .O(\gen_fwft.empty_fwft_i_reg [31]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_7
       (.I0(sig_data_fifo_data_out[62]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[30]),
        .O(\gen_fwft.empty_fwft_i_reg [30]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_8
       (.I0(sig_data_fifo_data_out[61]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[29]),
        .O(\gen_fwft.empty_fwft_i_reg [29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    fg_builtin_fifo_inst_i_9
       (.I0(sig_data_fifo_data_out[60]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[28]),
        .O(\gen_fwft.empty_fwft_i_reg [28]));
  LUT3 #(
    .INIT(8'hD0)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(m_axi_mm2s_rvalid),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(sig_ok_to_post_rd_addr_i_3_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(out),
        .I4(sig_data_fifo_wr_cnt[9]),
        .I5(sig_ok_to_post_rd_addr_i_4_n_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000404)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_data_fifo_wr_cnt[8]),
        .I1(sig_ok_to_post_rd_addr_reg[1]),
        .I2(sig_data_fifo_wr_cnt[7]),
        .I3(sig_ok_to_post_rd_addr_reg[0]),
        .I4(sig_data_fifo_wr_cnt[6]),
        .I5(sig_ok_to_post_rd_addr_reg[3]),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'h5D455D5D00000000)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_data_fifo_wr_cnt[8]),
        .I1(sig_ok_to_post_rd_addr_reg[1]),
        .I2(sig_data_fifo_wr_cnt[7]),
        .I3(sig_ok_to_post_rd_addr_reg[0]),
        .I4(sig_data_fifo_wr_cnt[6]),
        .I5(sig_ok_to_post_rd_addr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF80FF80808080)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_data_fifo_wr_cnt[6]),
        .I1(sig_data_fifo_wr_cnt[7]),
        .I2(sig_data_fifo_wr_cnt[8]),
        .I3(sig_ok_to_post_rd_addr_reg_0),
        .I4(sig_ok_to_post_rd_addr_reg[2]),
        .I5(sig_ok_to_post_rd_addr_reg[3]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "512" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "75" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "75" *) 
  (* WR_DATA_COUNT_WIDTH = "10" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,din}),
        .dout({\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED [74],sig_data_fifo_data_out}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(sig_pop_data_fifo),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count({sig_data_fifo_wr_cnt,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [5:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_data_fifo_data_out[73]),
        .I1(sig_data_fifo_data_out[68]),
        .I2(lsig_0ffset_cntr),
        .I3(fifo_wren),
        .O(sig_pop_data_fifo));
endmodule

(* CHECK_LICENSE_TYPE = "system_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_IN_0 FRAME_PTR" *) input [5:0]mm2s_frame_ptr_in;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 150000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 64, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [63:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [23:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [2:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [5:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_bready_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_introut_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_tready_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:6]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_s2mm_wdata_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [5:0]NLW_U0_s2mm_frame_ptr_out_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5:0] = \^m_axi_mm2s_arlen [5:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "0" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "3" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "2048" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "64" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_GENLOCK_MODE = "0" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "512" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "8" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst({NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1],\^m_axi_mm2s_arburst }),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen({NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:6],\^m_axi_mm2s_arlen }),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize({NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2],\^m_axi_mm2s_arsize }),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(1'b0),
        .m_axi_s2mm_awaddr(NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED[31:0]),
        .m_axi_s2mm_awburst(NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1:0]),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:0]),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(1'b0),
        .m_axi_s2mm_awsize(NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2:0]),
        .m_axi_s2mm_awvalid(NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED),
        .m_axi_s2mm_bready(NLW_U0_m_axi_s2mm_bready_UNCONNECTED),
        .m_axi_s2mm_bresp({1'b0,1'b0}),
        .m_axi_s2mm_bvalid(1'b0),
        .m_axi_s2mm_wdata(NLW_U0_m_axi_s2mm_wdata_UNCONNECTED[63:0]),
        .m_axi_s2mm_wlast(NLW_U0_m_axi_s2mm_wlast_UNCONNECTED),
        .m_axi_s2mm_wready(1'b0),
        .m_axi_s2mm_wstrb(NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED[7:0]),
        .m_axi_s2mm_wvalid(NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out(NLW_U0_s2mm_frame_ptr_out_UNCONNECTED[5:0]),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(NLW_U0_s2mm_introut_UNCONNECTED),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr({1'b0,s_axi_lite_araddr[7:2],1'b0,1'b0}),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,s_axi_lite_awaddr[7:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(1'b0),
        .s_axis_s2mm_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(1'b0),
        .s_axis_s2mm_tready(NLW_U0_s_axis_s2mm_tready_UNCONNECTED),
        .s_axis_s2mm_tuser(1'b0),
        .s_axis_s2mm_tvalid(1'b0));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[7]_i_2 ,
    ram_empty_i,
    \count_value_i_reg[1]_1 ,
    \count_value_i_reg[1]_2 ,
    rd_en,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[7]_i_2 ;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_1 ;
  input [0:0]\count_value_i_reg[1]_2 ;
  input rd_en;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire [0:0]\count_value_i_reg[1]_2 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7]_i_2 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h00000000696AA505)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(rd_en),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_1 [0]),
        .I4(\count_value_i_reg[1]_1 [1]),
        .I5(\count_value_i_reg[1]_2 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1]_1 [0]),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(\count_value_i_reg[1]_2 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFD5BFF5402A400A)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_1 [0]),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(count_value_i),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_16 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\gwdc.wr_data_count_i_reg[7]_i_2 [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_17 
       (.I0(count_value_i),
        .I1(Q[0]),
        .I2(\gwdc.wr_data_count_i_reg[7]_i_2 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (Q,
    E,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    D,
    rd_en,
    \count_value_i_reg[9]_0 ,
    ram_empty_i,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[9] ,
    \gwdc.wr_data_count_i_reg[7]_i_2_0 ,
    \gwdc.wr_data_count_i_reg[9]_0 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [9:0]Q;
  output [0:0]E;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [3:0]D;
  input rd_en;
  input [1:0]\count_value_i_reg[9]_0 ;
  input ram_empty_i;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\gwdc.wr_data_count_i_reg[9] ;
  input [0:0]\gwdc.wr_data_count_i_reg[7]_i_2_0 ;
  input [7:0]\gwdc.wr_data_count_i_reg[9]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [9:0]Q;
  wire [1:0]S;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[9]_0 ;
  wire \gwdc.wr_data_count_i[7]_i_10_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_11_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_12_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_14_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_15_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_7_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_9_n_0 ;
  wire \gwdc.wr_data_count_i[9]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[9]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[7]_i_2_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_2_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_2_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_2_n_3 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[9] ;
  wire [7:0]\gwdc.wr_data_count_i_reg[9]_0 ;
  wire \gwdc.wr_data_count_i_reg[9]_i_1_n_3 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;
  wire [1:0]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[9]_0 [0]),
        .I2(\count_value_i_reg[9]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[9]_0 [0]),
        .I2(\count_value_i_reg[9]_0 [1]),
        .I3(rd_en),
        .I4(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5575FFFFFFFF)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[9]_0 [1]),
        .I3(\count_value_i_reg[9]_0 [0]),
        .I4(ram_empty_i),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[5]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \count_value_i[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\count_value_i[9]_i_2__0_n_0 ),
        .I5(Q[5]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[9]_0 [1]),
        .I2(\count_value_i_reg[9]_0 [0]),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT4 #(
    .INIT(16'h5545)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(ram_empty_i),
        .I1(\count_value_i_reg[9]_0 [0]),
        .I2(\count_value_i_reg[9]_0 [1]),
        .I3(rd_en),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [2]),
        .I2(\gwdc.wr_data_count_i_reg[9]_0 [3]),
        .I3(Q[4]),
        .O(\gwdc.wr_data_count_i[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [1]),
        .O(\gwdc.wr_data_count_i[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [1]),
        .I2(\gwdc.wr_data_count_i_reg[9]_0 [2]),
        .I3(Q[3]),
        .O(\gwdc.wr_data_count_i[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(\gwdc.wr_data_count_i_reg[7]_i_2_0 ),
        .I1(Q[1]),
        .I2(\gwdc.wr_data_count_i_reg[9]_0 [0]),
        .I3(\gwdc.wr_data_count_i_reg[9]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[7]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [6]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [5]),
        .I2(\gwdc.wr_data_count_i_reg[9]_0 [6]),
        .I3(Q[7]),
        .O(\gwdc.wr_data_count_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [4]),
        .I2(\gwdc.wr_data_count_i_reg[9]_0 [5]),
        .I3(Q[6]),
        .O(\gwdc.wr_data_count_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [3]),
        .I2(\gwdc.wr_data_count_i_reg[9]_0 [4]),
        .I3(Q[5]),
        .O(\gwdc.wr_data_count_i[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[9]_i_2 
       (.I0(Q[8]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [7]),
        .O(\gwdc.wr_data_count_i[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[9]_i_4 
       (.I0(Q[7]),
        .I1(\gwdc.wr_data_count_i_reg[9]_0 [6]),
        .I2(\gwdc.wr_data_count_i_reg[9]_0 [7]),
        .I3(Q[8]),
        .O(\gwdc.wr_data_count_i[9]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_2_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 }),
        .O({D[1:0],\NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED [1:0]}),
        .S({\gwdc.wr_data_count_i[7]_i_7_n_0 ,\gwdc.wr_data_count_i[7]_i_8_n_0 ,\gwdc.wr_data_count_i[7]_i_9_n_0 ,\gwdc.wr_data_count_i[7]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_2_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_2_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_2_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[7]_i_11_n_0 ,\gwdc.wr_data_count_i[7]_i_12_n_0 ,DI}),
        .O(\NLW_gwdc.wr_data_count_i_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\gwdc.wr_data_count_i[7]_i_14_n_0 ,\gwdc.wr_data_count_i[7]_i_15_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[9]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED [3:1],\gwdc.wr_data_count_i_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[9]_i_2_n_0 }),
        .O({\NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED [3:2],D[3:2]}),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i_reg[9] ,\gwdc.wr_data_count_i[9]_i_4_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_16
   (ram_empty_i0,
    \count_value_i_reg[8]_0 ,
    Q,
    S,
    \count_value_i_reg[8]_1 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    CO,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \gwdc.wr_data_count_i_reg[9] ,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2 ,
    \count_value_i_reg[9]_0 ,
    E,
    wr_clk);
  output ram_empty_i0;
  output [0:0]\count_value_i_reg[8]_0 ;
  output [8:0]Q;
  output [0:0]S;
  output [0:0]\count_value_i_reg[8]_1 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input [0:0]CO;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [9:0]\gwdc.wr_data_count_i_reg[9] ;
  input [2:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  input [0:0]\count_value_i_reg[9]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[8]_0 ;
  wire [0:0]\count_value_i_reg[8]_1 ;
  wire [0:0]\count_value_i_reg[9]_0 ;
  wire \count_value_i_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_n_2 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_n_3 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [2:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  wire [9:0]\gwdc.wr_data_count_i_reg[9] ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;
  wire [3:3]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I3(Q[1]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[9]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\count_value_i[9]_i_2_n_0 ),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[9]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\count_value_i_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[8]),
        .I1(\gwdc.wr_data_count_i_reg[9] [8]),
        .I2(\gwdc.wr_data_count_i_reg[9] [6]),
        .I3(Q[6]),
        .I4(\gwdc.wr_data_count_i_reg[9] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[9] [5]),
        .I2(\gwdc.wr_data_count_i_reg[9] [3]),
        .I3(Q[3]),
        .I4(\gwdc.wr_data_count_i_reg[9] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[9] [2]),
        .I2(\gwdc.wr_data_count_i_reg[9] [1]),
        .I3(Q[1]),
        .I4(\gwdc.wr_data_count_i_reg[9] [0]),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ));
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5 
       (.CI(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED [3],\count_value_i_reg[8]_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_n_2 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 }));
  LUT5 #(
    .INIT(32'hCFCC4444)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[8]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(CO),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [0]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [1]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [2]),
        .I5(Q[8]),
        .O(S));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[9]_i_3 
       (.I0(Q[8]),
        .I1(\gwdc.wr_data_count_i_reg[9] [8]),
        .I2(\gwdc.wr_data_count_i_reg[9] [9]),
        .I3(\count_value_i_reg_n_0_[9] ),
        .O(\count_value_i_reg[8]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    CO,
    \count_value_i_reg[2]_0 ,
    rd_en,
    \count_value_i_reg[1]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ,
    S,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [2:0]Q;
  output [0:0]CO;
  input \count_value_i_reg[2]_0 ;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input ram_empty_i;
  input [5:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  input [0:0]S;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire [5:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;
  wire [3:3]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5575FFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[7]_i_1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i[8]_i_2_n_0 ),
        .I3(Q[0]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[8]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i[8]_i_2_n_0 ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [2]),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED [3],CO,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2 ,\gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,S,\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_17
   (CO,
    Q,
    \count_value_i_reg[2]_0 ,
    wr_en,
    rst_d1,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [0:0]CO;
  input [8:0]Q;
  input \count_value_i_reg[2]_0 ;
  input wr_en;
  input rst_d1;
  input \count_value_i_reg[6]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \count_value_i_reg_n_0_[8] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_n_2 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_n_3 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:3]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(\count_value_i_reg[0]_0 ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i[8]_i_2__0_n_0 ),
        .I3(\count_value_i_reg_n_0_[6] ),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[8]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[8] ),
        .I1(\count_value_i_reg_n_0_[6] ),
        .I2(\count_value_i[8]_i_2__0_n_0 ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[8]_i_2__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(\count_value_i_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\count_value_i_reg_n_0_[6] ),
        .I4(Q[7]),
        .I5(\count_value_i_reg_n_0_[7] ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(Q[4]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4 
       (.CI(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_CO_UNCONNECTED [3],CO,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_n_2 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 }));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "512" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "38400" *) (* FIFO_WRITE_DEPTH = "512" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "507" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "507" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "10" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "9" *) 
(* READ_DATA_WIDTH = "75" *) (* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "75" *) (* WR_DATA_COUNT_WIDTH = "10" *) 
(* WR_DC_WIDTH_EXT = "10" *) (* WR_DEPTH_LOG = "9" *) (* WR_PNTR_WIDTH = "9" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [74:0]din;
  output full;
  output full_n;
  output prog_full;
  output [9:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [74:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [74:0]din;
  wire [73:0]\^dout ;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire going_empty1;
  wire going_full1;
  wire [9:6]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [8:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_11;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_2;
  wire sleep;
  wire wr_clk;
  wire [9:6]\^wr_data_count ;
  wire wr_en;
  wire [8:0]wr_pntr_ext;
  wire wrp_inst_n_11;
  wire wrp_inst_n_12;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [74:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [74:74]\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[74] = \<const0> ;
  assign dout[73:0] = \^dout [73:0];
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9:6] = \^wr_data_count [9:6];
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6899)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(ram_empty_i),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7A)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .\count_value_i_reg[1]_2 (xpm_fifo_rst_inst_n_1),
        .\gwdc.wr_data_count_i_reg[7]_i_2 (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_2),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "75" *) 
  (* BYTE_WRITE_WIDTH_B = "75" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "73" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "74" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "38400" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "512" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "75" *) 
  (* P_MIN_WIDTH_DATA_A = "75" *) 
  (* P_MIN_WIDTH_DATA_B = "75" *) 
  (* P_MIN_WIDTH_DATA_ECC = "75" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "75" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "9" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "9" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "75" *) 
  (* P_WIDTH_COL_WRITE_B = "75" *) 
  (* READ_DATA_WIDTH_A = "75" *) 
  (* READ_DATA_WIDTH_B = "75" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "75" *) 
  (* WRITE_DATA_WIDTH_B = "75" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "76" *) 
  (* rstb_loop_iter = "76" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina({1'b0,din[73:0]}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [74:0]),
        .doutb({\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [74],\^dout }),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(\^wr_data_count [6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(\^wr_data_count [7]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(\^wr_data_count [8]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(\^wr_data_count [9]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 rdp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({\gen_fwft.rdpp1_inst_n_2 ,wr_pntr_ext[0]}),
        .E(ram_rd_en_pf),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_11),
        .Q({rdp_inst_n_0,rd_pntr_ext}),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[9]_0 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[7]_i_2_0 (count_value_i),
        .\gwdc.wr_data_count_i_reg[9] (wrp_inst_n_12),
        .\gwdc.wr_data_count_i_reg[9]_0 (wr_pntr_ext[8:1]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdpp1_inst
       (.CO(going_empty1),
        .E(ram_rd_en_pf),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2}),
        .S(wrp_inst_n_11),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 (wr_pntr_ext[5:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.CO(going_full1),
        .Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .d_out_reg_0(rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_2),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (leaving_empty0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_16 wrp_inst
       (.CO(going_empty1),
        .E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .S(wrp_inst_n_11),
        .\count_value_i_reg[8]_0 (leaving_empty0),
        .\count_value_i_reg[8]_1 (wrp_inst_n_12),
        .\count_value_i_reg[9]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_11),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2}),
        .\gwdc.wr_data_count_i_reg[9] ({rdp_inst_n_0,rd_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_17 wrpp1_inst
       (.CO(going_full1),
        .E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rst_d1_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .\count_value_i_reg[8] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    d_out_reg_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    wr_en,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    CO,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    clr_full);
  output rst_d1;
  output d_out_reg_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input wr_en;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input [0:0]CO;
  input [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input clr_full;

  wire [0:0]CO;
  wire [0:0]Q;
  wire clr_full;
  wire d_out_reg_0;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008A88CECC)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(d_out_reg_0),
        .I3(CO),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(Q),
        .O(d_out_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (clr_full,
    Q,
    E,
    rst,
    rst_d1,
    \count_value_i_reg[8] ,
    wr_en,
    wr_clk);
  output clr_full;
  output [0:0]Q;
  output [0:0]E;
  input rst;
  input rst_d1;
  input \count_value_i_reg[8] ;
  input wr_en;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire clr_full;
  wire \count_value_i_reg[8] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q),
        .I1(rst_d1),
        .I2(rst),
        .O(clr_full));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0100)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[8] ),
        .I2(rst_d1),
        .I3(wr_en),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "512" *) (* FULL_RESET_VALUE = "1" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "75" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "75" *) (* WR_DATA_COUNT_WIDTH = "10" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [74:0]din;
  output full;
  output prog_full;
  output [9:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [74:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [74:0]din;
  wire [73:0]\^dout ;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [9:6]\^wr_data_count ;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [74:74]NLW_xpm_fifo_base_inst_dout_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [5:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[74] = \<const0> ;
  assign dout[73:0] = \^dout [73:0];
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9:6] = \^wr_data_count [9:6];
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "512" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "38400" *) 
  (* FIFO_WRITE_DEPTH = "512" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "507" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "507" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "10" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "9" *) 
  (* READ_DATA_WIDTH = "75" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "75" *) 
  (* WR_DATA_COUNT_WIDTH = "10" *) 
  (* WR_DC_WIDTH_EXT = "10" *) 
  (* WR_DEPTH_LOG = "9" *) 
  (* WR_PNTR_WIDTH = "9" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({1'b0,din[73:0]}),
        .dout({NLW_xpm_fifo_base_inst_dout_UNCONNECTED[74],\^dout }),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count({\^wr_data_count ,NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[5:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "75" *) (* BYTE_WRITE_WIDTH_B = "75" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "38400" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "512" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "75" *) 
(* P_MIN_WIDTH_DATA_A = "75" *) (* P_MIN_WIDTH_DATA_B = "75" *) (* P_MIN_WIDTH_DATA_ECC = "75" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "75" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "9" *) (* P_WIDTH_ADDR_READ_B = "9" *) 
(* P_WIDTH_ADDR_WRITE_A = "9" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) (* P_WIDTH_COL_WRITE_A = "75" *) 
(* P_WIDTH_COL_WRITE_B = "75" *) (* READ_DATA_WIDTH_A = "75" *) (* READ_DATA_WIDTH_B = "75" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "75" *) (* WRITE_DATA_WIDTH_B = "75" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "76" *) (* rstb_loop_iter = "76" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [74:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [74:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [74:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [74:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire [74:0]dina;
  wire [73:0]\^doutb ;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[74] = \<const0> ;
  assign doutb[73:0] = \^doutb [73:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "38400" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(\^doutb [31:0]),
        .DOBDO(\^doutb [63:32]),
        .DOPADOP(\^doutb [67:64]),
        .DOPBDOP(\^doutb [71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "73" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "73" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "38400" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[73:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [15:2],\^doutb [73:72]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 71216)
`pragma protect data_block
5yzREuIEcOuaUozBvuGkxIFBz5cPEn67ASV9D9aTZFBBDky/w9Xnfl9yDjIYcLVgozpTSq3Lv6/z
Gtuc8lYxkSmxamYh/0kE77wfTZL2EtyKb7vL1qnfC6uO5I6q4lDDz05B/y3IVUQsCqbBQ0jZNtPG
7JG0P+0e05Q9Bc8sfFinN/idb1jM4eKrUdcbpWgKLhJw5wYnKTloVaY0JYXKDTj0Q9iGWsk/0hgg
63CweQuNIf7hbSo9wlqSf+i/UJrFwzEmKCtLABh6Q58UsRL/XKbcNAnWpmfuW6b8DnN0myt3o7Bc
Et2MRXFB0EbgaAa7kYM2j0CALdjH83ZH6krfY5vErLUqkCv5f6qLXQqWZC6r3QH5t87ajMWsjPje
8X7fT02u0eBVLb7ujL9a7/0ghDYaxytyHUF6ObMyE1RwxGo+JozZhqM0mG5YoVJlO27K6nOnfyc9
DxgnxgY0Ly8rkALSbz5Tp64PdSQkW0VoGsK/Qi9zMUu6WhglGrJrSiRWbIfBFqxd5gG8Emp5crHi
ys0b7oK6zS+dZTDHNdw/fT4fUn3SXr0SNpc889eMegMj7z4KWAu4Qo6MW61gE7oGyUqiqkwGjjab
G53aDw0nQS4Io4ifeWbIOW7diOd0q0/TOuABhfcyC/1N3JiP12hELh4ggyWX0T2JOGdY278UBnNS
E3gK9GWzEQeJHtqvKK7Oq9wZecbGJxVIT2EkrwlGiE0Msm8y98Qpci02RGDiyOmfpSqVRcZEy9UH
k7lGyAcPU2kBwT1ddHajxHUH11dkMu6WUfcuyRQkmQv5jiYSzDu3TL6kXF2Jti5trhMDaYVdeT51
3A6+xSMaezrfNI4IOwKm02VHlHfKknqCt9RL3Jr3B6JugM6Nc6Neeh3vfvHdgLl6t5D3Jk5ZlY3H
QRSA6rlxQsDp3IKeirUa05I8Icb8S9n8nLkukPfllWuPrCotuv0K/Fh07OOYCPOj/5jRZQiimaxM
Se9Q16LOxcQgauToy7unGkEipkVrJD0X64kRGxha8d9yQ/azZAWRwZn6yDmtS1y+PnLETsbb2wSd
1AeCCje0Beot9lMNKKeejdejzoueLzfdmtfbwFd+OEXN/akMsSUXG9eBfD8oCYY8aNMA/WFWW1c9
ogW0mLSL3rRxPCNVWAhdj/VgmzwZGMZc2Tdl2tlT1EkpviaFlpYutuwvjOtwWSwav525jTP341gn
dcKZ6hwS9CB6p5B9n6BqZSHoGaHeaJPGLLrSiB2h0aKEMYPSQa4Jp+Oi8vfft1ArxM7u+4y6lvtV
eRjgLbK7dlWmaGDffMtUmZ5mJMRixcA0TEPjd/XrimrENQUZywqXl0I6kgVFEVF5EERf1oPn9H+j
2DXmZkj7KtkmnPMNLxPpwGGzEVOFp6qvE5kEZ/6wiYfvMYvFcdIcMnhB2A5fvpL/x81iGYSUBjQC
Rq+GGnDFGfYXQYgkVxMyJkG6mScaX1r5xlIsLXhkJhEAFkcqfjLXa+4TgWL2HUWmdhxZRl2NSQUj
9xV7q+cHZLXzXPj80urFI35CrH7QLo5p0dMZkmOG+Vyw/1KfykOknX6cg8KTRLXcPZUpHhnd5D2A
cgCd+X37QCRRQTaTrOpWzOODYkxDPTMSBUEQto258o0+T8UufFUARqP6G0/KelMk0TwaUUKw10+M
nJ4mG+GSgHV1cVFZpacwdn0yBYV1XaCV6nO8DbVmrGIby/16nNXJ+gLAS1L6sxcT9edQo81FyfhD
j3J9XdCNHtkHZ+yVsrPKEO8NZpfi971z+ItQszOV+chrXh0m2Nov0fTXeTV4hp9gHV3wjYFpbK8/
1wSXNGmGZIhtYAAlFRGfK3DcW86uHxRGDBFYI6pSB5fTTykT+5c3Ff4D9HaXJXTKNMUQ5AM8Rqa/
CnJe9897BgjnuH/k8PiY0VmERIA5hIjE8/bucu6X/vWgHFPYkvPWHeV0vyV9FZHiPtQSgUpnOwyq
+HG9fNdMVS47HVs+mM3YHPbNTNFn8NVms0JqlIbeTWsX0Vd/RNjg3LGHwMjJy0teWrQrRupGbPIb
RgUDKMWAVRjzbGVlpyFVeMtamV/DIRDNEJ9WG9UEdFKmMP1HJAwhVZDvz3eDy+CIFzqnF790JdDk
Pga8IBNflVYP1gvf435SJRHi1PKmN6N7kZMHl0vAUbbDXcVihPMZD47TYWdgKLNSSPjlZWXEQuqY
EdKQzm+tCLT/PCZWaEq9TEVzw7+WGfCkefUf5jCu7H7ftF2wRxm0sohwAZyvtl54qp/hLwbWNQNN
XcfLhluf9NKmaBK63/Ne3dosU35cO78PCKUBE75xYs5DyfxO8YNMHeEC5qIP0YUUf2Y1zY1hemeJ
4ahjj/tvVBABn5hstWWv4gkT68J7Hazk0DWGdHB6DiTYM/HGq15xQdeB2lTkUTyqdy9OPoEgKvVa
2BN1Q6BfjhBIwWYeAdxrHk4sSjIeSVTys67MQ7/hTQH+HTpPW8N4aE8PB2A/pPT1VpcG2mBWlw4W
KQP5uo3HxV+xK4IO7z1aOws45OfwXE2C1rT1fa0+vJ3F0RcMNFgBjRzw7y08Vh6MvMNoHxt5ce4D
Ga4ngHQg6XBc2RsLiCfAKzMTOvg7m5xWf1FaCsgqmTEphXBw2O4LgIPe8CBaUV+zqsGHX9qJkgjX
DRiWwCMsYoyIDzPxI5e0d/1VPYqIBNLwoI5PadNTRR4Ahr8MU9enT/3C9eF/pi2qDxuq1Bi7/HXK
Mb4RcaLWad3IejxocwbN1AIYdniU1XTE89LMgrEqWe3+9mv/HdU/BdaXiqq2/ynBGXPXw+No5JXG
VHyuAmKgWVYm/3ElPOAIwu+AsUsT1yNPc2gX8t3wj8W1WASZZ5XFq3q/s92uQwHzMd5QQVx/PF3M
kzBvqFD6zOLjZc/dpg7evmLawOqtwwpXn34w8HthS6Xv7x5ZJKZEBHDVdnXfgohrsEwCwkgc4gvi
lkGZIxyCTA89dyjFHz9nrEWjHxGMxGyO0fzbBZZOQO8wZUOx8ZHkAA0T2BbZiQlWMN8tNOIlTma8
Dsjsb1g7C++/HSZiK83PgXpp+iY2nXXyagg81bpraS0zbiBEjocYSLS+DUEQqkf7MqWYEmn19zBs
r3bCGf6JJ5yPF8xc0bqDdGSnhRlRW1mg/hFJ2prq3h5IyXn7nfxU3CLAProO9adOQmOL8ThbSpmn
96GqxrPRnpEfWP6jWc4rVSrtsDJPcxiwmouv79ojJd5xUYMD+W74rRgCePw1749zEhJdORoBCMuj
eUr1o/TQWRPNPi4KZCSbZkHn+XH8P83PKVs1AzmX9f/PfkLm7lYUC1kVM80Qp/BK73PcrcfCdi+V
5AO+1qCcFrmcHZXhTCS4mHF+G+GOgACH4lXd/GIK5T9My/F6hvikSxaUo1wFYutkBXINHo9MDS8R
3m4AgSpPiFytqdrg6TOU8a0N4HI2+5/JRAjJvvDw5jZyVl5Y3oJ6ZOmw+MSqJ6Dr9EmuG2HwNTuK
xeehiI3BW/l6T1o4GzATIAIUBNYj4QT7K8CWarm0SC2tNIHbyHHtzheZY+EhF0x/eoNHlfT4n1AS
9duQqUjAU/t1uLLeuFZ4Q4uFGTazaFkkUd7QrNbNSktHfKzri2EVOlKSzAkO5soEbvh1iU+732Je
rzLFyuUJVoWA6YtmRXrDwHquHDFUolQt6yJMPUFSlkqTMjeaEUY/Ln2R6r0otrS55Guh+iyDBMm7
Se5j9Y+njFopWBIyuERKgAS8m2g8pGnXvHLHKISVacYPEEWIk9SuNPGw1O5Qf8z43Hi//vxIq/FO
tFct9grUr5yBDIfj+mrDmRC/fBmD8RK7QOj88llDdzS6h4jQpX9j0f/xrq8MAtSC66Cs7Z/3MdKp
AcgxYPG0Y7SXswDRTAzXcOqeNUN4aDsa7+g1pHzR4Bx51TafuFYQaFNvLvyqJDYV2ymq5PwBb90w
RksDYo+iPPjZA6Az15sFP8BQo0fU7+7nzcXDvaxmX3QdWE2lxsYluAtnwFRBmwOMxhx3OTIABpNY
+DiMR3VxqGfmCde5vD3jY1vxF6V5kUitbOtl+cU1yfDTw3RVcnzh8kCfbnVIL0XJRFozzB846+yx
Ke7xxkx/M0NfgxVdRa2Rf0NPbC1iOIvLD5lIGC0ai3u0rnzLpnOjAQ9OCB5hdGwxWyLSUJpGV9QG
Td1mkJs+Uc87mXeGYWBJsy3KMKYLY8SLdHaSCMQ2eoEFz5SPmyhiTvXuVaRECJEC0m6qdGNdMq27
Hz3ATIenGWQ6VWqELpA5On32omWpbk39GGg2W84YoBDw8ic15g4itUwPRkCQAq8gqDZGIusLGCPs
O/4u12OiCqv+Fj5LMgDk0M0EGVoSJ8juH/mbmDXWUykKhS9ztYTUIHp9NJB9HyXyuzyuK8AU20+0
VNKtEDrsOksyTWxU/fAPXfrz5p9mpBk46I/vAfnocDOmCU7vrhYHqcHaJo+SnWTj62IO8+KXy1cx
Kk44m2fmCrCSV4mlQeoFI5v2as8v3rpFLj5shnUakugOD+51uHzD/G8g6AW7xJoH2IAwwxvjPxyt
4UoAljMXx4qxBhKJs/TwiYOl0FMm7j5p8TVcSlZqEwm6pDruP4NDJtRydKL8/mlSmwOdkSdeKvmZ
IG930D3G9XLqXYYRNNCZWuowT60VQyqML0gQc3wvelpi/7dUFu1zUMh9I41hTZJYvs+gcpfU6n5N
qUaM875vHLSeds78peZJ6B9y14L9iN6WDZlHssCw5Y1tB9bTJ+WahSn5S9iWJSrLdbsxdAy2YM+s
kUu4idz7D58PhGS40jnbgrLafbU+TPBbI4h+EA1S21K5cBBHC+Pr9Ar33gUaNLXCvEV66brPav+M
CCN6YxRgxOWayFfdvA1aH9f2DxtdPMrKpG/Z2dvZv704mAwWOF6cuABV3Ygwh6NEKQANYUFvyuiw
VlAkpf1u7tOgz3CfBhhuGUQOSFb+SvJq1q93wY4kW+h6UdsgN0AX7T/9GvZBTMfsTopmnpETae1E
Yu6mGngJ1zLIPpVat/UNx08pWDu43rchWkhJDMmp7B+sj1MN3L8Uwd/GFRYiGcQFt4wuEbqk5XAe
T6WT3tmnjwhU4H9njzAJhqns9mtxuy0vFNajglPc0LuvX5/KsEAohiBi+DoqZ/j+jS9IaefwPo7h
uBbzaef2VxG3AVgtfBJCd7P1hEHkXeezof8HYOL1s/6aLNvBAiUmTd6j41X94MUaJZUNjAphCh1V
C8xbblVlODaN5RjvurE58UwJq6msm42HHROMsprVXbsMiGlg/U+44+n9xDKHZMD3TjtCUAVU4A1H
lK5FrIhaPZ6H93jbZ4IwwSGiXxtgsNNaNN4AuxO67lbM4ZGr/buI1t4oKfQXJvOdTjA3kt5KC4bT
NttXkOe12XH+zCAeC9lzRco9xlDq7xh8lRV5vx8dQN1Fmaffn+lsRlMOXGWXuTyevrS6+953U9jF
X4OaZpsUQuFVEgLg93fok1/eimBuAX73O5WS+EKik+Dbf6+/f1EV8VSnpFdZnYRyJoHlcEzNI8vz
st49ywt9kR4VwC/gjdJWRDrdM0rg9CKopIoB3+Vd0aE2B3MeAdY7XKTUvkjBf8V3Cm6GvBRvM1/i
ztzx+dcz9yipDaBA6Gj/9wEp/RmX65ovfdsWm/QaWzhFLihIRoX3QmKN0q9lcH6mmQB95s+9hJ2V
chVObEIP4zpVPHbBGCygQD9OIneSfqT4KTy21nmefSuZo3UDkLNDPaTPXHCi/1DPDKUygyrrsZ2D
GXAwwhHhW1dsu3edCj3cwRT0sw7IU65SjDSJtUlTqcLcyxtduv9PWSzTKryoK8SciRVk009qP3ua
3le0LPQsE+gwVKecxyT6noPTF5jmngcTL7e8hyfgZtYOby/UeFhEJAkBQsYvTrZ6NQfR2wb0e3a3
mmAvQY15InGd2YwTT7eec9TfJdU/HloDCsNR7DulKlvejIzzez8fbj1uMdYzw2Hjwp/exKxaGdRk
wX4YO+hSYZPeAzFsbyVJWE5N2himP6QSc8dn0oWzbewwaq2ghe7s7UtEW6cJOsmrB5jMiVV67VJc
c8BnwxtGdmbRqsiX3utpi8lhq+LYaFx/DUNtCu/01axaQnXRW9o7oGa6TV+DzUlk3VW8B04Jc5u+
2VY4Fo2OZkqOxN/SuP8rwzjwdqNok+eZq2wyvdVQVsr5q2yWytL/mw9AeW5Ysidc354AlP/kpj9L
TPByz96ZmZgNUxNPv+GGnB7y2FXiElf4OaQu2vAPFzhJAEkH/INLq+zCbHBft0iCbyn68rVVjMeW
Q7Ta+QJ6paCJ2s3sPwueEcl3nyKQMqJ7OeOzRX3TwaoRreh+7gVqsZHRNqFuPR7vOTWmR5t6jDWQ
RbJmHAbEFKwMAI8zhj0rxxyfM1BmUm++iYmUe2cN2IO5qFvJ3NMhzYlG7/6fgZHNL3n+jq/vS3Su
7aBXWikA6P/UVNPQihjSZQJvHW2ffjJzki4ZhFoPC3ETEZVHw+LGMISOR0wtjTPdPsuif/vQv3Mt
/7TVY5brohEwzJc6v5/XJjVkCWgODQXfdk3PRj/EC6scWB8txcnoW4oyorddJbjQZhfBsGT9Dqc0
bU2qrSgmA8l24/0bT9IJIkIL/xB/HOT2wgxEOmwqrKGlDTZUcwgxzkJ7W0yyfgUBO+S9XtojLEwj
tbqZk8q7jYXIPYamSmkBq5UwwZSxLN0i1H1D2XX8UDOiUnFo/6AmVJMtNnN9a5Gq5Uf0xLw9J0qn
gAwv13x/7gx6AGGZZq6r0EshMw04xd5gsfv2t1e/lt6vu88PV9ukwrBPOgCg3scwzXXzsjC015Wp
wZ7YXRl/yjiSHidZ4ghQDeEWGR5rTbyxyywT6xUrPzEpK7hdRXGGo9p8CrESKPCzMaCA3wNVW71a
Obr6L/tASE3nCFBJE85y0pWykLkMRZoy7C0DnJmcwJcH36qyFAnELBsyajlSJvNfpX4E7zhMkQfp
3WuEolEVTj648knHa9FyVKysGO6M+eIs0+9FlxBJU5oc2y2jFaq3K4F+SaNlSX4qOVzyGXnT6TOa
NoPVhsVmL10SlbGxcRDKJPVvFtWm0za0riQ6sptrvAnO1nAD0DD/OMSz6J4shTFEued5gOMIeBse
PNFiAeRKVCPVtWv9Guw9wLofrpKAkQFNo0jzBIXc4CR7qDFCbQxvkMxjs3LauPutb8FVASZRmrpw
iQ37QMrsXnNWe+vZn/cLYjieJ/mm3cGHfxCHBlOoc2uTQwsQPOANQLrWK//YaA3cwL5A2c4s5Rv+
5zEx1nFnG2xjL1y9rtwt+lkYd3ZjXX5N2P99otTR42dSm8xFSDWmJykB8wRu3WkuLwo5W6kGM8HZ
ChEo43ATI2uxRs6kwd1wc5UbiaTRqgRSQgfx4VxVcwlptlSDGVBsyhOwbVFl/XobnN22tEEc41xH
gnDqLrTpdHkgTmSg8+txNhLxnS91xiUkrwhqC33G/LUhdZDx8olUAylPYhisV/tuC3f8aCJMmKPx
DzDLTgCLW+tV2v7E5xmN52c4Au62RSSj1fiPoWHYsmK0xyT6okyPvdRBVTP2UkwOs62qUs1FnUP7
/9m+5q75HvTdv+KQyN+RPPKK81jNvzpGmu2QruJ6L9Px3D12ERYytNGmmDfXGPVVXqa8nEzvVYS/
t68CILusN2hHUYUj7t1gnU3y4YsnqYic1hieqUO8g/NWY7baaykPv1aoW/viyS3+MhYejezBXL6J
AhKepWRkYRTaI4WmE1zn74QpyI3lC8JnTNV20mPhONpL+iF407/d+4RUadz7jMzj7WqLIWLxNISp
qqkuIxO0047DI4PgBGW6SQcXtvkKQOCYAdd4SOrz0tb/hP3fBlmOh0tI8zHtRkvzz1DJ0WUOXtw9
aVtoNvhm0Y3Ty2aOZ+2ZFUFLsuUAuOekD1lSjcRgZ0DZBuh8ONHKLyb47QwhkYh2jIjjjm3ez5ZO
ac3LG6BEQU3SmwcR6bHLjBESjKXbpZkNYbUms9vNphTlOT2R1S2hN3VCbocSmIo2sRDaudDUWATQ
x2F9tvBka3W5l4yPQR94IGsewPfmbQER5DiPzxo6ymQrhLF9YzJZa3fVOppEjWjGiAydUEV9CZkB
J9sb7ZjsttsOFfLrje6F+SAD2+X6qnVC31HiVIvDrTwSXC+jsbaSkl6ll42T5Ijr9GpAnnZND7v2
9ssYErnJl2UIFQ1BWE9KdbZFWzPx/WwTWk2j93mG1V+esL9lOy5LIrCbQ39N2LcKmtv9/H6TfGFF
KV/qbMZ3xGiuHWbXAE11k+0D7BUcNg7z3nnXv0DYewehdtPOi4KTFet+FHORt+oT9AjCm18CMjGJ
6230SDfWXigEP0K7IjSU6OuBdDVQ3c2XzAJbXdch/ptqCERApc2vCqE+7myb/z4cr1rNeWpp+e8/
5cWlVjbxCHC777q5Jk9QCh1bOW5dbOHA2aeKTrGs8zpNbvUDPHg6NJ4MeW7CNmziDeH3XMAGA/3x
eSTH8vzpcIBalEHZC5zAq7fgIIlFMeRFgT28flvXgnZdA04HFYdySP9rWPsemiYMdwlbTS/jNC5D
ypsOXJo/htDPLa4cr89RenfbzNFXveDLpFZnJ+j55tIGtzR3J9oF8rD6hQgG34OWlVs31KXIxi7A
qy6f6nYQ9eCjoL9lYSt2fbpfLjAVnkgkqD6t1X4IT33P65OrDAdyYXjw20rJcSaIlzjlIg4P5dug
nfS3pRNZEo9m2yrj9BCLMtC8JlQhMo0rfe6EeZikZ7XMp99BWonHrbPsWl6L+q4zTMDcc+ffhWwB
zzu7R6c52JGekodJRr6CE+yj0XFmGeB0fM+flo+HccaRTQtr1wGHls8rlLTsGzyk/hm2LE6R7uYE
a4BZSRQD83IkYJhpZaKkosqXmgAdWjEzVMvVJb0bZE8phfNDme2utuRBTO6pKFaTCNPwHi3EWU7N
QZTvx0Dq7KUBrH8o4cXEa70AhP4Q6+AyDHITTooLmhJodJPQ3HLnwikRmIf4u2ldUzo3JKK6jMUY
KJf+sVE8mx2r61B6zh0Rd+kypngj1kAZ4UWV4IR9hOjnfB2/cmeZnt/KbdVYTAQAYsga7ozCta37
QP7ysA/Pc4G8NvAASD/mFgucYtacHdveOhHND6DK7py5vAd8kC8rkyBALO3WJ9l7zvUakBmf0ae8
9AHpsSokpDCbnmd/FoeBCQWM7/Xo7cGB8C2VlxlWmSD89IXHRhnwSp3HLcqCVzGX0ySG745xNQKC
m+4VYw9NMgwDTq9Zca9aQUlzqcON0+4Bi/SK9xTZSWrG5PORIQA9S4PHl6bfRzL/xjNqneGNUG/s
s0XwDh4bPPgiNIMTjfcfTeiGe1BUgDgNw9GAcsp9Uv76/s8MZlHBDydRixZ4GRkZyNxADTw5fZWm
jCQ8j9JSX8trkhSQ6hjr0jE+1gL47gCGhMlhAR+jNU4NWZPWsE/HutxSnu1owXuu7/bqzpF51Yx+
Z/t9hmMep8AVV4MDqLY7xnWbJb+jnCaGaAEOXz1+/QjKQihM38ze9q5ok+9ioQR3MLiQxPP3lJGE
rIFpxCy3sw2/BqtykbXa+RkWuU8C3rzvs1+pHvG8SQUYmF3XkQjv26ytZMxwATp6twaeUEaoYQt8
ToLuQFeEJc0rY/vEQgDwDqUQqNzLkyAEJ/X+qmaKmDe0nztmqMz1aiyKNNRmOcHRtqQWZk/Bw85g
/Y+hIwOLvJJuzB+C1URcWZFA4W4Ye4KCg47mi3ip0Zm+Bb0IqY1shfT5gxu17g0jE48prh++T01L
PL5S8ktXYvar+rvmMgxsnLa/A863X4NUhvotUJwuBPWR5W+QffI1C1BKlYORspa5Z9V9wwPnTVix
jdtNMJ245CLG467FTkdX14OZ/NdjIozENQ2rf4IRQNHSgsjpgaNof38s9ddr39fv8KJ6d9PlwCWF
9fXTAbXOIzxhtzDcfrA9FDK3GE9CJaj0OmihD0z83cz1kkCjCA2K6v+BnGy2MfPAJOVJbu2O32/w
bnyDryxNcbIUpGCR1kdb2P5lox4lyxX6uYeeWmeKuhnpa17UHHuh8GlMszcD1Spj9vCcuS62MhRS
k1Hg4ru9Xf1cL+X7cPx7bDb+yJns1faDMnkz0chK6UqvF6kl2CzLwt64HDtCH3lHMZ98n0HhyoWO
MUKvggSD83mNtQEaqCxHnSBxkrMUx+Mu4Z4x2YfyMCecTyAn1Rc/7r0+QwC/a/k9lr4wHgWrCiX8
t+e3uvxkLolfWICB6Vy5suYFn9RwFrlHVc20zFL5BYDl81zXmRCN2erLpMBZ7FJW9jGKaqnNtjTJ
VC31ME2xooQqZX9h25+pk3BlP7exCTt9GgZZx9WNGFgH9ByfnKHcw2EE0QJdynW5znFz0gJKztw3
7ddFBDjjO3G8b5zZMv0/tJv70rLpUg7N+qI5rOweqFxS5qeBezCGbSALoVLwRDjt/5F/5lC9SqYw
V3fKxv/X2XRHEPtfDVexjePi6VKQRhijM3U6C4N7vX2RSgWy1GAM0/yInF6vnWSPhTlyAUFR0E8V
p6XPGA7aBFIVoLEiGLbVLr3+COol9vNJLo3DxAGy6I7uDE9CMI017z744SeRYfq6Qn9qARW6cO8u
NfYrVg7SAcX8gY90Z5r8mFNSOiX5Cso/L/+jRG4tU3yjHiMoZPOdO8FmU8STX8krXLXOXD3uJMS4
EjrH9EQyNdMpUn5pB2AfQQb1tvMriTbGdM97kbou5BrgSwy6p5GC2tsZhgVmz/4Zk03zGOXkww66
HbIkeJ6bTtihZCR4L1VszxHmM+OoJQ4q76kwjQQHU1SK/XrENhWy8swaN3Tnlh4Stvagwimvw18z
wygcjHGwD8E1f1lwzpomgVKt4td89JnO0mVJKTS18fBsQXM/6d/0xjir9MEYPdw2pOpKkVxmCSxp
d3Pd+9X4Q+3qztLRnMi1yX/7x5EhGlusJfmIjMte2EUTIscgpUC75LS+OfCVVraHxVyxD1O6IGYr
iOE8DWxFbg4Y4juFcK2yRuoMul5WcBd8FNayez05pqOcTU2y/oXVUkZ1QQIya4SalV3X134f/pcQ
pFe4aUryJpx28WSrCr08+3s2TI1cAE9C4XpOPPingmpU8UYOUwigm7Ae8a6GiFX2TVA3Fehd51tt
JPPHaXimzUlYY4aLB15Gv3+4RxOqYyIubM7d70vDHXR2nuXCbWI9ubpkOY3MsWXcQVwMUVKZ1MdH
Su/Sd9ITc1myWvmKQXA5ab+tyfZum0307HEwd/pp6brQiGUel7Rq7i0ZgkaKxvCZ0flnC0ADyr1L
iygxRW10jFaEsBVnaU1qt+qm159q+gWqUJO2NRqS6wgWDa7+m7tnWzqVmZ2AIInztC0S8Z2Z/Z+a
tZ9rdng4/0XXf9HOVgmowQ5aX+PPLob+YKrO6fKPEzXqqC4xh33w2/gSPKgqGIkZjDN2qxM0VQOD
Qn7WoHeyfUi66aUbZopfjOjzv87mONIFDUuyRedjvAizTyzrJOl/EwB7ut2ksyjKrKDk8rx8S1vG
jc4nHx9Je1dzTbRvN6kOGPmsvRueXRKj/Lhn3Na7/4CZT6zJuCuHogy82bFmUc7qfjQ58Xulkv83
9SyzLaxM+kJYNe2iff+5glrdGln9gFa6NzWQ866BaoITZwWLeLSo+XCNS2OItNGCQpjJ0Y9Xs+vY
7Rbz2koRsEJUH3Nc/VK6gbURCBWnRb064esIqSIu2xj7eh8INuu0cDJIQHEngdMiCBbSWPBfV0aG
JkE0lTAHZ8f0zXSr3it+x5yPNORVuZEI3qXEd6jyQj1v7hf5kMfDNOTc8bY/8PkXZbp8yjlPD56G
02M0G1E/cbjTIZK65/J7duXHjQ/D6hIY4NqfjNpd8OjbdZr2mBkQQqeW7mfnapZW80t6P3fsjFib
TM/za9jBF7ByIzvfxMDCWyQ98BxiheOY5ryrRbJC2Vcibm9Xiv3Ghw9deLDXUocchMsWjnDW31ga
rvpC3uKne7HHyujL5ZFPRsf9tUZ60xIikEJF/k6UFqRvtc3rIHihkYX2VlI2NqWAkSuFweEiuzoo
O7CLrrMPVcXOKkc+jBuV0aq+3CxzxPzGUJEoHA0AaceaUj8TLCP7Yoy7tJnnGKQwaawl/C+B0ael
ATtAlBfeH9YDwR13NiQHQ0Pim/13wat0o8oTt2kx9ugl3bMORiswprurxu35Zeo9wIIscQGjp+Sz
cHb9y7ZuTvL6kIHPcWMDNhRXUAmd0YT9Ew7C0rawFcckBcW6xjYIDwjM+xWcywYKmvZJCMtoP5YN
MexulFOh/1GfnLvY1aj4y50m/6SZ97vmq3Cb6ukikRy50j40stSJzeS5Wvh1VD0Op3QiFzweRYXN
3fGodolILNX1ylYXanUUShff6IN6LMkadq9pMO03jTXEK93ovXJv0k/QwPVEEeqTImG7TdPXA9t/
2/gvIxQgg9askKIFtVyyUIMQsI14hJJ6/lc7ce945IW9S3I9v1fpuSDFwRl+teYN30aIuQmE2mDD
2SviQE1tpQr2jHEvHPac/u2RG0gw1XqdCG5Wtl66qCzvsmTtI/fF39etA8Es6NZksGGqYwa9h0Lb
HJhG/+5H6OF/5EcXog2MlT4LhFPdtZ1WGssUWEVraSv2esJDCaDbjHoyp9FhbBW2rB/PT8QpblOB
9gGYwpwHEIh/WYRgnG39v7hx59Zrn0wiyxpQ67tgSTTNSSP98sY/8Yffmul8khSHQcPFW3igQek6
kcGxH/CkJ7A434b0Q24VfhzIEdcLzm/CI0+52VrFmEzk1E2ka9PCpj2Y5aWMezLJqf3eRpuYmS+V
koE/gjcW2eRySoJlAMSz4ac27+lyBSHH+NHKvGzIw26ibp15eh7oKlS+6a2Tg+zdQutQn1HH7xvJ
cAxvRjth3tAzc5Hbc2go8YH8wFXRauJeIZyHrUyxoa3lDtUjLG+g/sFVloclY7hChs56q43DbNZs
eF/8Q5dQGmUaZXzHCkwm7cmaL/vCgf4UH8n1Fs4y6rVb/FDGmlJhHxBfTZq5SBy6ZFsWOZZRbLIE
gPlp6Gr2x3H+8tZBm8pUpq2tDVByAB/E9MfL77BOUuFfx5UnP5GdYDSNMbeUBvzotlMsDsd6NmV6
uY1FYhHUAWvWYHnLjAMrcf3NTfReiNUyxZWCcQH5Ua+nJ/H0jTOvrjHRVNq9aKh22wsu2vV2d16s
fmsz1Bk24bw+ow9Cqt/HyCJaBLTRxQN/1SRUAiig0pO28uQAt7kjiXfhqKy03FAdrhAkAF2VcC4p
rhoevL1jkXmdiJTcnrbeNKcuZ7dlQKXzgVZVlFZtIKpd7Uq8VMjBQ8MAv1JSfVjqpRQdS95yi+69
6tmn/oTT8c+1t3Svph33e5Wua0/EU4BVMZIcBM1gZCHmmtROe/sFI6CI1/lYoxkjLBfwaRKzu31Z
9O5mgCiiHmB4yYVdFTBMOWpbIdAMZNqawWSrPNVTBJCtq4czP1SYU2guIEP5Gk/11YVVFbYCFcUk
8mOS+gw2QxUKM7ZBwWdobp9bSjzp0NuoSj/CPCBnvyGi3TS3g/fUUcEkIQuvhj3o4UsTWX1h77Gs
VyOpkBvHX4UkmNXEeZ6sgijVUKbzZCycf4Z9l3+BMURn0l/sy2wV3UTr/Cwyx6pWPW+qNVa7ZWzQ
cP8uunN81BglCjse2a/e1LnL4DIBSMS+On46oJ85RGmP55U2/6Bcqnc+dzWMfuiwSh5Gs0VSI48A
HbqvuizMxLHcNypP+IhxVSzteQzyGG/anCiLcVtLq/qWDw5wxOgVPtP6LbqWxUM4+uZ53p0Esk74
CI7D32sPIRHumfw8PG5IXq435rZe9FT2aPzW240bkpqx9QdThVvBF64XrapUPaIR02B2qtYN5Hbx
m9Jl9335l9aq5IxqnKItfxR5xRXzC46knWwal4z8CgjIvU44rGmr5cZZSVcDpT2Cos0eRETR/W3F
nVtQeRV+PQTbGGUZziwNP4UGH92IeO5HFx4RMOCvuTb/gmkMHKcR2vZSJkMC7h0ResA0G/dBvGrH
MQxK3OV0COWXTI5RwAf7hbyJbqDZkivPgt7qOzpI4KRfQO0et+jrMUzys5zBwkZExZE2LfbXXC39
7wa6RYZBlR5SqZ2SQOyOgN1t3OL+7SCj00T7BU5vLJNPftr/XJee9kh+3cyXMIg9SYIBlw4y8iYY
EBTytxxasl01yn6wR0mo27iIAMmQzmZoCCCnrYX0/NtSsMN6s4VKRHu6oXuSNOZPbpEtt/eIb/cI
ml5jE7WgvEKdxaQ9KzYtDhKKUnX2o2z6LP3JvaLaLg5HB1Q36XMs2saCVR3/XaPraahjR+FZLN2p
jzfKtso0UT2verPKyCYTkTLmbHyu+LJUPIPQqjIjrkdSosXdmVHYrEVaeG48voFMnj399sV0nttn
VM/5CfyhjqxidGR4J+LH84jU7hcE4mYd58PetYTBfezOI2I58x4SI4tSYvpG2fQ6JSd3tXKqqH91
v/yRZAPgG9G+mFpe1syZfZCDNIES1YhL252+MpdN3fBnMsFbu2GggugQVj9eo5/9wbI9bXDgG7t+
bJF9PBJ5yzrJev3MH7CTnYE7xXJevMz/kfe3mwqRyshU4aYY9jcV9blmPVoccmCaWp3nV9AsJBWj
5E2RUtyUFHJdlWBkOHVOUcVWQ/K4K5d7IQfQpCWnog3nbUaEEIvYTovo4YJOV+vIH0lx/i0hDkiB
InnEIM530HRlc1Q63KHf4EHsx4oLAgmHQ0Ko6SyH0LRr5ZTjqAwrLzEMPST+ctoRGCNJpaRXiFkf
rf+0vnoSoorHUg/LoAV16RHCW8oSiCadBRPhpdZxkH5x/JJL82lYryeOPSozu0WDuk3k/EkFE1gZ
5BKj6S5mII06iLym2ct/6PhF/zlYfrsRU1Gi7iV64W0eptcbNRgaoaKrjhG6X7v3WjgwmP07aO/b
CJ8FKhWmbq+l1iRSVbH92IJZsvxiyxnpRvlFJFlbVHBQ7y4QXU0g3sfzUpOgLeANTwRiPAYd8MD2
HpQasodVwz7G5vM8N9t1TuvVjgqwx/9NJhkCYRU9oHYfAXEpAfMz1scteP+qilpg4Aovcso17rnS
0P7QjA45rgMpusMp6OmmHXaa+x+hA/8pVWcFLJxruMMz2b6BCAjpFt2rruwXmH8JWrlxU0rVON5v
L+VgyL8eKCvFIabEDVHvtbGdZ/7kMYo/cjML5X1A6nVhKd2JSU/cRNFo1F1PHMwzvHpp+JCQ76sW
4eT1jFk9jmkMwg2BrP8ZcSOs6B3TL48xUquIJQwDDesbwU7RcZvpDCNTSsJQOYTEQt/VEeDYhk68
oGWOpoenS0GMNXZL69NbCHI8GlzqZfuYja2j0+p4HxLBgGBMUjeuYrVwCQDMqSA2P2pz6ktcYoZk
xt2KDF4aRYOJfusqWdrXU79bvle/xDbv7w5w9MGG7P4dkPYuxtc11m1DMwswlDIQI2mHpmJ4/JJF
D+t95Eo/xVQirAuYE6wuFz0UHarUGlKV3VXmkXglitWbzdJUAcaZs0oRh52d4/C2Fhr8t2Ma8dUb
oAsyymTU15fgH7+X6Ub5bePsDtAk2zY1BjF/G+F6FROWUk1OX+RQjMfTFaXrxd0SewC7z9dWiCeE
CFycX8pivUdIAnwzJO9eWwjXVU7Acj4E3w7wFaqH2eNqHdqOBunV38Mike9avCCW/gqliaFnwhtr
5bZxtkqXcxZ+jkAcbL7CPaPZY8CWl0iBSEmEkwfb1eabtKtsTQOi1mwC5ubseAmibzzaj3wsXGlT
WJb1qRrOcHTpcTYnPDxfc2MEOhK9Lxu19GrgH+BLFZKHyBJu5xCbM+SzExZyHlR3mlofOEYIf9Da
b2S8IGKV2xecwPjBejgZBo/qCSVl/guEMGGxntPpzXn9C4RkELCWa7PyvueZJas8CZj527/9VOde
UxmPu8Gj4CkYvw4i9qOpeloaymC8FR0YI1EXfKTbzhCPHkMOyJbsaFhXYIFmax7ACYg6rCRhWTWL
tD7uQV83Wba/5wezw7zZ3itpVa63GiTTO3uz02tNMs8TNVH64WTktJ+3b/vF7P0xWxL4WVh40FCD
iwXkSjOtA6uJ86GeafBEfABQo/sS5JentFhO1rCAuqZgs8wO9eryx/wzVSnQUXydyzxxaRnR06AA
jo8TZQ6GdfIonaYux5QJtdNEQB482+fvUFNcc8HonJ3mzN1WlmeR00zfzmOTwUI/TYv4WVvP7I+W
Jxo6PnuZ4jn934k25JPUdt26n0qUs+iT6uYUy1W3aTmFQUaYWd2hEA7rrfMD+puC2BLnQsML0OC6
wggPMoExUsLri+05IQar6kE4wVoJoyCJutVPP/qeAbpyFhO5lbaFrMyH33UDT2EjrL+OyadczFus
5g2WSyD7nq7vVofox/QKJ9/gThgLP2bm8hsgLIXMPyjoogRwIsn17893OKfP3zmOmA5ARbVyrC2z
Hr/5jjr1G911HqDYzG3iaNyP/OoRkH+tMuIPMAJOMH0laTdQMokTpgZdlrHfjGeuHkjbc1zU7MCa
gyDg1UdDGjFC90cNNay75rZ9bGuN/e1HPpSWFh9cj7oLIbQY3TJWYjd0XX3iEs3v/rbY5PKjhXaV
Qf65tovssb8itc7zpP8dfNO4Nr8zf/tBJV+Okbjg8Hsk4FbmfyRuhRpOk7nHE7fdooXSqDqzTkej
10U6DhXgIHLhVxIuSSO1hzNwVepUhzJ8ccjP5dGJTPXp0sCGvwP3j63cQkl8ig2dwZH6jFzm0ZP8
xs4WlbU8zvgAXaVO44BipHAW1x+61Taq3qf9sNfcOmg2qAflNSvmIykWKBL13iJY3DZvUF2hm7LR
WLfVZE+Bjb1ufanx1PrBTfLSHXGo7b/K3ilPWM2FxztUoE8nG4WY8nnY9p7eO3CusrLOjHdwmsXh
qANY2061ymbVHjfOBOSRWlMyQAWXblLQ5a4kl5QUxM8DRsqpQ64mPmm2qz4KNza8OttIILKW5FI2
v2pOdjXHGSdONyxGK2yJk7JEPolUyMdDLS+3nMr609woR2Br1c9TO8n/w8Xlzbxbm/JoKkwMsi9h
60CthcF+NktQXHhgzIz3O0xXvNCAmQjOA3ChBkpg6rS7XfZ0w9zHVx0Ars8MwV/L/PRTYgL4+WUK
gKh2uu/lp2xcT3wrryG9eTt+icj8+e+IsBRVA+KNATyVEURw4bmoC6HA36itMIHT+Vq4y3pAVmaD
VZICjbjrUwlih1nNZlnEhHe+CH5lXW/PfT0+SvYrSrjIy351E1oqGpOlR+kfULQ5Z3DLU2oVJelt
eHPrTy8eBzjFFbs1H1AIc3ifdRg2BLGe7nbQFaB5zjCWW+sYAemN0EhvJXIuZ63S+KyewWCa3MTM
fI396XLp+Hvgmkjxb184h5vXeXwF+iAEld5wZ3JN1Jnm38vf5kNY1aelYtIswG/yGwQr7KAqtuFr
j921mvKrHNQlwkPvBgrXzoQw7rffQ7U/v9hdiHbciv8Ef7TsjxSHW0/HlMghHM5VCmzFXA0KqT81
gvDe98Qzx8pRfg6hYaChjKuNHZyXR8iyd1m/PheSIyOxWjqsV2Ve4yQxyLvdg7rREzUadHbNzq9G
N/lnRhBvP6uw5S6fR4yftAjlhe85uPWhspz8hl26AeTsW+qgPM0urs98DSKXWzOEZnPii0oPF1xi
8YfEv8rTsUOme0xGdIdQwAPviIKDXdJhXeTk46QVHtZBl51+eYjFFvH/dHSuBb3w0daY+hm3PC3V
jIFWM+zBzTuh+YX0MwCzIhnXVYWF1oOgBXGM3jLGLnXgr8khxuO3ccHooE/YB0qUoJlGwvB6E3ke
UalPlyAG35xGrQ+nMDI/RhDFqFsRtFNjLkLNCb6vr2ScSwEAmkBkO5oBIbeFlHXB4VoI3fYspura
AXKfgYxYf/lFEixj2s2420Wv9JHSX3UNtMO7zWg5EwGFx1UcAiET5hv+K68xLGBONVGn0MXpI8gu
Ng5HuFZCqO908U93W29j8iJIjn/Cklgnf8fwptYPOTcFEFugy1jn04ZjEim2r9Q9ZAHwqPU7uJ8r
JlwgE1sQOnIEt+DtXgNgcXc367kpCae8mJtCF0MgMLw7PlktsHlBI3wveIG8+gE8QW3oCd/dta3+
hkvnvabBKsJVoL89Cgnqxss1XaGgw+C7WGFrLmvufxeaXYIj9Om9wXR3+5iw34cyBdNKdQLZIwPj
CuaAlRWOq+nRdugEqIPvqoN4IB9KuavGpBxHm9l1EqBDLPkIsc/MHhZ9O7xA22X6R2ctOxLl874c
NVZ/spMs4vz6w+eHlRJtAiNF26t620p6ncxOO55/uOQwiwkkb8KFhiHkkTI5giMj2yVJfiepyFnK
pWPnqcB1uTJNMMAfls4jkxDCXEoWTpyPowbIO5WwIQmg+uElG3u5wZMUYWbndlOj70EegPKSO98w
JjOQOG2Qod89Znno+eouyldFkmcQGMutQwaKtyZAFgwOtkZ7eEfW9MBwN5vHaA0ynjfPdVOPPDtj
0sse9qwKYNAr/0W8ibqD/XV6/fecq3cxNuWF6qAT1eb2AL06yKvkKIvehxByZGn5DclScrodGDQw
6JnVs1hF/1koGQITIgHljPOdfgjjeuv/EC4/F6G+Va9hjuT319KU0NQh4OBXV1RvImrrTtu5bGC+
MRg8bmQYY0izJtfedHAKd1RHOj9UFtaWKKv7pLL7pJRd13aikXNmLE3HuzNE2woUYmY9e17pjht0
8Q2wGP30nvGecCcUkAwfhMEZsuwh7Ic725PhyllFxUPlvXl8p3gXpdI6Pg1E/wSOM6xUR5xspfrO
zgJn9sOYllnCTvbdU4KhADx8irGgODQ7IZWoRFc8lqgDZ6wYI9cG6S50NeH+cCSvKMgIlDqlaG3M
n0Jwy8mGFZpdYOIAZh2mJxRp6Sjnl/cObhtamLQzDdVePuq+p0BmvAS8T/1F5slyzUAf2RlypBRJ
p4EaAR543brzWFr72BV6jaQVN+WZeQyWq/EYO1xiDnm5Zdfm/50WAH+TcUPTy+6ChLb2iHsx1pj0
krIkNyldcyun1NN8i+q/Pb2q+AaDk/OlJof38SGVIbLQv14GDDebNz+b/NKxQmmPYMgIW8dpj7ll
Sr4oivnsG498op4vUYfelJAS/7k3SCyhbI5IIzvbyoj7paC48fQo1TTXQu6F/C/1bFpEK6Bxv7hy
DQamKVK+I8tfmPyXIvymPvsWHdviNFHtnWghE/CVE98RVgWxEsalXVGetXvYFP5c7Fi7T/nUdyO4
6vkxma5HqsKIIVZ5w7zysdlPMBQWkpav2pOZbYZeTav7g95hSE58ylGCeVob0yX+OoY8aB7JtrUD
uZr2NC7MhWvjJBYI/KxVJVrOf/5LoNRtpP3sZHcf/Y+iiV/6/RlvDafNQPSujG28cWU5N1mFTR0N
FRGbUq4ZkVzuSojyguPMHE5rW2/UQTEyIB0aWqyKIlaUtCsCfIf5fL+HWdQlN4tZ+vXDuQvmsQ2q
e7w9fCYuTyVRE72vIXWbUETMlE56LY3ZtwYJRhybgTYV+4kpSZsNXZaQUJKhX8UCe0XObwgmo36N
gvCex/JI/dIUpqgHahdqZVhhSLgJpfL8j4rm6nvX9Frled5VtTRxjecL2Byfpz5X/RwenUnUhyvm
5hIDKslRJbSaLXJXKiGPn3oC6mO5P+/GdSrOZ4efK/KOBnf7KW899rNojK0h4GKCt6XNGVYYMjFl
bEm4h5snIRj+qPNgpNCGJHWRmB654kNhcP+4KTqcrnmf9bN5JWbIl6raLvFhXM1RUlbMD+LNWcy7
rt6CkYuPTR3Hub6qAsnN3RMu4QwPO3i/KKkfwyVBdOv0pdWCJ0fQeho9hEuLrErAtmndKCqNs7Af
Ma4B5UYiIDjvi+BrOZax1DcYZKmPn3nrWHhc75PSC70/Z3bl6VfJQmLEvooSswkUVXGUGbgCCwx8
wz1kTnMs6PbYiPIZMOt1ZOzB1BFEP0UXZ3f00Fh/NlHIKLYNennrhblxQOc+N+1nCswQBYMtuFb6
2QkSrO7OWrbxCZ219MKGtypFe5VM+MEEOxCgIQEvxvUCGRyneRBlwRsXbGm7Csmu6fll/hyKXdXQ
uCBR28nLFK8OTFfHtAfwt2xmkxMsMiGZ+SJJfNRdzqhROrWbW1LBa2CUJtQvlNTXvCGFCW+zkGf+
aSDqLPEOYhRvlMk8pRcP24tcYOGoS0QsoHmuQKOBrQ23E2X4CW41xKPvStwZk47FSixM6j7rkJv9
/a9iJBraQljDDEx7fTYWt3Un/oXXeKsnq6+jh1hJ10yhCOjMqo5LRcfQ/kDJXmA/ZsiMslwhR0Ni
BqnHtPBSsdvcJkn6fZV5r8g8h56vnyWZp44cg7JYy8nfFnR3k0DCzuyvQTuo58vxRWh1xEDXfff/
qNkX4cyKHoJ0crXxsAHWyyS2ZlLtZmWBvutZjNK7K4vrgEfeMqf09By/dBp/B3g2MBetoVX0yNUz
jJisYPsvuwnplsadPIsbA+9vcTWAJvO9MXZLymsWh1VLQv6ETgzSpdOzZV+OP9iVA5w/2R/sqa2u
L78t3gGpclYbvsn8NaI2EAn0ocrQ0b1aC3TVs754+9me3tB4vZ4ejMxFWcjErHtM7Ze9ZORjNxCi
rmjXiyutpZTd1yE0R6PEjcV0GmqNIdiMGrHQPdvBvElqZHF4Bcte9RHU9Djmx7cjgvoiy8PtYvvb
WmE5qzIq+U0deF4Vqm4Y754uqxquN0km45axK2grmewvgBxAO9LIxKmqUDm3uvah2qgSvapftX3Z
LgnibGOQAE4dZdWBhdJPIn4PCAG2ykewCwI6sCVhHq//pmK+/3+wscHOz99de3KVMWPHeknjiBBQ
BazdRlhdofdfWI06uwDEH3b0QvtSDcSBfZR0rHXN3/wUFsVDCf+48/i3LqfWbLb4nHVMD5wlinAL
qUJWIYQVIK356Nd3cNeKMvSjSCJzQSTl1L8NY+sl2yLtMG60rgx56BOMGqkj23DpxFbHYWzGUkV4
vuqohlFatTm+JdKLKOyTRANScXlbenjFHW0p3YP2Aj5npcgpiJJqA8O+THhtHDDFsa6JrWL1Lba6
PjsqAFQPBsGfYgCr2V/OQiqACZ7y6CivC4SUZ26KMT75k/LP+VKmW9lNOfDdJHvdd9FwroriA2KV
SpP75hDWs0NFcoZp2C5CMniYA3ZSzSSuuMxgYd+Yoy6wsvRnIsfwhxSceTcHIr0lgWMjf+xM8u8s
Pi+QuxDNEEpwXYLnf/kUZKr4pSC96RTa+lBQEtdKaPX6LIB+tElQJb6s9TwzbpSe2CyaoIRCcGFH
wOhwCHyh8K+qyW0yZwixZOJyYi7M0SbXi1ZepM6AwAklJsl77JyZktya6A4YZpp6joFwzVO16ack
pbGSMty3dRVhfGpzcuWkg+vpFVkMBIJjJ1E4HuhmkKORhOx49rfJs6HitjEtg+5UqnyUxBNxte5k
w4XVaw8q072mq4sRa6ydqddad1lRqfO2LFOfETZrsvJBYh0CSgPuhkRby3qe2PGdEfsJHkw7Cr40
/kF5IIDhC5KmlSCapD+NNibNXW7rmfGbEs3gJUdO5gWJc8oV5rTwSW9ZMzhxdb+M2yFkwrs4ATZ0
bvNLIl4uC4hj56fU2+46bVY4kOK1gYEA2OsQrL9jqtgOwIzHuwdbAf084lulEaPl46d7IJmyFBZ+
f14GXdvWcmN8jT3AlYfjoiTVuY7u7rMSqL4Ja/jaAMABS01mQL0DvOy/VGQEzeU9DFVreMo4AlF2
PIBHCVgRWjOZJBPhoPJP3me6oExJYkyABb6wjiBbFsS80f/qMtlS0U1OKWaEs5vQYRa0vDTjRDrM
6FTszWWWg96sn06DDmRD1ZOIkbKscjF4ZXbdQOOmAUl3Qtcu/qmewPLQBefhXr600GB2YYJYc1FB
wTDR46XmzOHQl+wHt4Lt6I3rUvf+ugxEaRF62I4pjEiSLrFvyN+fSU3hm2626IM4Qst5XoLZMAvH
194p0/aqxdDDgqiockKBz0MM9qOpQvn2Pdr2ZC9bgBgyrWAOoSeZ56z38oPPF7s6/Sop/sAmAqU2
jA3RdgZpMYv1+nYKQHymksiaTZPaLG27OKLi7ZNgtZsyGa/ANN45KeiWqo8vT+7HIfnVC8RauP0a
guZ9mRLXjq630BN/Nf6yqjf/NkqyVDG9PMi27rnzlJht/orACAafg1C6pt0KoKsHPT7ZUqHl/s4k
uiRKniy5ksRVY4tksqdx6fwD6sT1on2QS0vFwQpBPdp0/DNZc10V1crCvcx3cydrnOnMZtSCEacY
43UNR0GR45TgcnZjx6Kd+pKy5OVIB26m/3AuR4ptUrqf5A3JD1HaQOF2uNV2KGVKh9fX//ALbl7N
8CZeppFvp51Qse3jQ4qJdpuw5YdrsgNzUwk8sKsFY/xY4YBsLdg+FIdn29I65gL+exZqKy5IHDGH
LKvuOqxUBbbChY/Gw1qZFrJhQMk0jU9r2HBRRHkSBl69JSBfS4IHI2cMCP2cm9lgnOKr9chN2ThQ
h1WLkRjS8nqthrpnKJKWwPgXZmSvVnMHq5iYpMu2gm1aNeu4Ej+8xf/UzbTKlKUNoM/TlkBMVWWh
2giHLpXY+13hAAMPyXupr75tZ0bKyh5aUW5764ryZKkVa6JOwzxmEqE3YO6bFeS1AY3U5q8sMUle
pmRJMYF0UBdxYnGtSry9Fc8hZBE/4ZMPzi6W2w/+UEYMJbdgPnSZJKFkIUPmCjruuQlN2nRlWe1i
ZsqsoXwmufEl9oERhMXktv/lj+RFoY0YN39cNJsU5B12P3JS5e9PxtSd/Qvb0g6bzQT9CAJDkrKq
5tmsJYM8nVO/E7mP96DlPv30XZI3SoyT0PCbJk49w2eNhUpOQZ5wytgDzJoov8IFAPAWj3xl0Kd5
0nTr+mlZkd2q5inRbHjm4ISl+yVAtKRwKws9iZL5z4vTxX5wW4TUj25tFVV0m0BcdfpPnxguHcRP
TiuwlheAp4nNfi6WlSuxt2VMl9brbmyimlZO8oRrPeUjffvnq03ubiN4fzuI9cGbc3wurWSR90Zz
90jwoyos/uDj+ewUJJ1ypBgFTOVcouTttgiFMX6boRMRxm2w2PEDtWRQ1Ue09LZS2+EG6ncT6Wei
KvYjAI/82jce5eLNxL9mC9QHrgA1CVwGAU+DZfLRnqzOUVdFqUyS/Bkh7LqP3+B8JpzdC30eFZEW
6fSbx2vyRcfv+vGRGsR+urkEtjHukIXWwkEnJAk9Pp8LavX4TnsFfocHZGej2zl3s/HCsqQN6pn+
PwtyBfWAFWEl5GUC6z9sy9PXTjJ29sqzLnGHrkxyNy6gxreTfg69pQQkkNRVIO+RWB5W8BO5NJza
9sH2gQadoWQvDZbzrW2IdCzXcUHv7KY4QNcqtkdx3gydW59fd25j6CjfJIkIQ++QFrrO1IBG7X8g
BJg4Z2pYKWSuFHxbsLeDtQusUR/e+qQFHz/YLhkw+1GGA7z1SFa50vl7iH6nUfAJPqJW5cs7KvQg
7NQBxYL6LJ1FaXm+Pi5HafwqoZUlpDH+R2hBtpQxvKar/QvLefTLyrm6PiRRu/HVGPlaW3sGnN+/
oTl2ZgfR38IwLZ/62yCk7NqcAtXbfZbtPRihZLrudlxw5tEcb/eV2aXQYbUGMeBFCLHz61yCfdCk
8TcHtf1X1rmRI7PsPCMDOm4LKnRHbl/u+DJEthMAZfhXchdhPluDxXqfYJNJz4Pitu04YPpyOcCm
Korb07yx1e8WWaA1dyL2bUKmKChWAAqPE4Eh0LfNdpmGf10NvZ3HC46RgKIhxHLGg/5wCqULVpqJ
4Y8lUAKZDM9wOyp3Ci02B8v85uDG1JaO6BUvhlDtWvJPVhtTTkiNNUqLxTuZlRM9FsM1ut7iEc3B
Xuh3UhE5XudEn4M92mz/dRlRb3ueQbmFGFyHNfUmbYs/3h43VK1pSCJ05OMlvnivCRUwEMranSIl
/9WVnirSY7Yd0swxe2ExsIlddILBb+mT2J/UhyQZNuvyrs+x+WwVlU38P6GJ6e8ENLeHflD38JGd
h0A2Jxzgk6gbqUX6MG8FrpOIKVjE3CATLiCoPev1aGGpK87Cc/miFtcn1VM5YCXNVtxkTeEAaOqr
SnVWXfrDgHbHBwJIRwB/1xqO+qMTK88tGEYcDemQp5HxOfFESi49RmsGDn5Vx7D3wm2EW+mFCBev
sKE26tK53YsbX60BFK0A91JwrNP8+Ga6YMTrQ4nU2iOHMc9lRikgqfUQhyRPo726wDFGclZEZSnP
QeO4RzXXPjoE68GaSqb6joySio9NQwZCyMdpK2zJYmEy09aPufK15vhv5HnWDTqygAZr52p0ElmO
/6pBW9Xt8bJRUGI9WL9zRco2ZAAzJNvNc0r6zL5zLyRAt1LBUbrFV74FD+k7pvC9fel0SU1lPHdO
uDePxNIKa0ttiiCueTAkPWuyTtSaNbOdsWkJ2GGJPbmcwzs0AOUGKjynJzAFLdrpHkZTuN4BRIMX
qj9OYDGU1CUoIuKRqCXtFliZLGS6YJp+Ly4wP68P/NEoprgpj2ySruuA0Z7QYTvjKv3lAQ5hrxko
5txdpreZj3CH9jY/fFtj0qHFHj3FtF/lDqj9FN3lp2tmJiv0/dEIGC5uTJyo1TmikTV/PXk7cWJf
ufpXXahJg8pCeeaG46JciBuJ+ihYt5JnfnXjA4mbcPYt/6+Evpev9NSufuB2XKy2XiMT3fnTTj0C
+pwvx7oflSx2e4fPLmeV4Len/reL+lsSiwfSBDBfkW4mTUebhxfeMyGq/Wsb29ox9/dGXcPFu8vs
WJAs/6vGxGR/YzA11ekk3L33httBCOgrS3WNsxrFWymQ+jAqCm23x4oc7DlcnRZGnPLXtZZN1pMe
uaETgwmJUynqebp7soVTg81DPrqIfEgHHW82txmhrKGncrJoL1l4F5wVtlF4oFAnHYnM/AWhmvt/
ipAcZ31iZKA4Za7ZhKI6Z02sCFb5l/6FA7EG3JfYKNtpZxbI9rY2ZaGqgvyWu9Ti+9zYKGLlIQq2
L9hWQ4KLRWq4VKJzsQFHmFNyh9ptb8ayN/LAB2D7ybbjwyBOvyGSEUXZrUOCOCDP5ydoXSmoPpga
g1YlOj7wq0Nhk/x3oUgo+Zi3ELFGwdnTauzQaSzYwsNFXGl/5hN4EBW9x5m0lQNkqIkk8nrH7ITZ
uivPnHDJ0bqokwIcJaWb6gAC4sc0BDZlAKPGqqB08fLsjWGIKdGTmHV0ke+FjmRVkCxS4evEcvu6
Q5AXawj2laLj/RzouMNshdFurV/GdNLO2BscbHDGzdVYa3UX/ZfbPXgKgxYfbXwwC0PW8G571SYs
BaGj9CFKDy0r1ZAZnMaxUDsqk5yaR/7IEvd+69+tfyTJqdhmQFAJvwpFAjpI0vmUMH0MndpA6GNl
yi10YiVezyxGuyT6oK4/1TIN9SQPAl6C+uOk25/0P3Jy/b84HUlOu8RBmPUvAVfbd7E/XH3CHtil
eI32vvkSEu/tZLJYZLFLTtPnFn/GWMbkN2o+k9i5YD/kieN2xmlV9vNEpea62I5dLgoxHRSWUDEj
Y+iA2t3QgvQI95AnDRjYnj7oHKW2Yip7huW+0u5Bs1BPqzsLuPEnDrnmOyxLtrMaG/hoQWsTHqcg
KEWG3qhyr5R8Ebu9acQfT2UgaLpjpUqsxHtJsEtu7x0AxkOLG+XW9K5RJQpP1+yMRlxm+IYAi3G0
N8iurH+894u7EKrEDFWbvim2XqN+sFsY6cRFUVgsF0kDwZ4pmxpnJWBRlXjL+1fwyAM9UVNieYN0
kJEtwOgNzM+px5c2cy7WmK1iHtZ9SosPI8o9ZuRG8HWUkiZkkpll5F8K5wHEgvIgnS+FzhBZfNl3
ZPWF+ENLMiGjGLpITXnFPIrgfgCGcsTwjzpsta+ScDd8HqkfpmJGhcS9FolV7nBaDzIsB4rTDRcQ
yAUHy2M5s04nERXdfucQPTaaUagM6HKjrE7NiBH9PCxNJ++NzcON0oqzgL+S8wKgXVRYMT6K3zrA
lk9X5m/aaz4Kc1CnILI3EOQ8+r4hA9EKGj99EVFz6UkrGb7HxgNy6KaFbzMpimzdo6pQV4rFijUB
bg9gY4XuUSYuUEtgH4eBv60V2RfW0dKxT2WQ2l84k+1Xj2AadatfQWQDp9VZZuiNRBBNqSh4ZfO8
Tx6Xf22iNUfy0y4+Ys4FEsTVe+BR8OChvPklVYTE6W8LrZ6lJBq2m5+E5iPPseSNqGHxwpng2P3n
yySYP37gpZlxboivXYf+MT29jMlAKzqZm//jr+3ixtch/AVs57hI42odlP2dvgLxDeTs/sm5SF9b
hmwEKNNu/vrVwbi1eqKuwD6vVA7db+n8ibiP2HYT7Dwvj5I+uBRS79sNkBaWpVKhXx6EGzAvFepW
ChNWmwRLBU1wo7MHaXMA/Wb1t78qg0l3XEw7/69tro/4FpmJDmP+UBSsjA49R+uJTB0+j1HWWhCM
Vv75jnPNhcWeAPX1712oWsLGcPTWCFrvtl/IE9aTk/V+EwHR8Zi2tLGMy5bRvq+/1E/0qjiKKgWw
Bo+UE9/XJHn3u+JAO7x/VcLAgbrLhx9+tlH2o5uKIWr9emW/a2RYOi5WK6DgxfZZ8HxSZTMrBrvE
cIRlmYvvW4dB/CtQaHM7pQxbYjD42m6iXAcWc32ltFQIaoHLO0MUggyEGwd3QW9exNpfgwOAeart
hxAplZSPboj8NEq+TX9rbgqSXtrnIlTYM9jvqgLU5/YGTNTVMWf9C56OhaqzOiO8pylh7zvWHz4s
CfZvLBuK6ijb2YTH0KgMIr863vZUHjE1/03ivdwai7LgHADkaWtsRxmNq7ZE/cTFZ5dpj2rHBf5G
oWSbA3RVdreiQ/9cSCFoSkETJW691BLmSd7KLEgnx9svvCe76uUNFOIpqNUGMTyZgIUIhEetO/jx
rBt3WdhDygXiCt/3dLgZK88L5g7078P/RMAtupe22QO9uKb/ZL23vbLnvyNgoNSEaiK45C+khElW
6qXpfnM7xj5nVVPHdcclYq2HWCj6BC1TEkm6ugfDDFhvjcerJ4s/A4IdalCOtAEGJfxKMYYzSS23
ZuPE4D4pKYcPmV2mX5BTBbf3HiXooVrrKB3bNqj2pneFLiUxAguDaC9y/64b+WGy/IXW0266IpFi
E1R4QR1F6LZhoRaL/URQrI6rHvoqdSby6NHj4Hn/FwAaWY8xyksxAGaqSosPTmulq0fMrYv1+tL2
vDugMZk2RVbpzBonFxWZTeE3tJ4kq/5Y1moQrRu0tdH74k+kDXhHFTI/fFn6pclfRgeRYtptxefx
bhCA9SjBfAuoYhby5P/4qvQ7doSCHpM53eSyXVyNyDgcUKNu8SadFOGtRZYKDZa3XehgXybxifLC
SB32zcx3tCsXSl7SusiLNhrEdXTHM457cbjuPH5uvyijUAn0QLrDSUn6DbAZ55oNL6xBvUmK+o8p
U4cQef79gi0in9lX8aH+1HDf8vFd9n56+wDljR4IlXxhr07UF6Xc9f6fAscI+voPoIBa3fEH6s1P
rLm1rmOxo5tW9PPZFJH7Ius9yCxdNmbYt5HGYwO0OGjlXl0m2KkAbbm/ZRtCKHhAstKvbK6rxbLO
G8C5LnmtdhxeHaICPuIk2Rr9vbErheYJAAkII9LkIG2HoIBTE7sBkw3f3tYCMWvvv4N6D9I2vo6K
IXsMJbTIj6rIpjro4slASKcD9o/KFOHa6VlWEolG/8xugNVlvokAxV5eWCIm5pFyQs0xi9LxzoMg
7SMicK5FSDw8X+Jm+FJacribxC9ZKSCBiUtKesObGJDT4rybZqJbD/lDmD2rAmJ8Enc9Ftv7E5v1
SzbHIeK8XGop9tCKHsux6blxnwoz8Wjf/6j5SgG0Ul+ex+PIYksJnIH92jaHxST3VJxXwT6mgQBq
a19dGlPO9zWmX20JGEJm8n4OIzdDja+1FFodAGdQdT6XSBhhciEeCWfqAb3/JLUzpyZIXmO7zQtL
Ml5NcK/PDq8lhFYeU+QYHFtWDkPUj21EC/qC7Wk5VO3WAWMdfiVh30d4n/Irz186h2Z4GgHl5NoJ
yckiS7dp2HL5kUYjQG2ti/avCmxkNjlgehO0NdShVJAamhZdnmNT5/IbK6bXLNHpnR4Updc5Ua6c
vAKkSFj5X9YS5LxaDw8pAy5ytDBA9OYoZqS3Q+/fC78R7jIZX4NshrxMkc+4VQfcemsTLVhtHQlQ
LeI0sFDnDNDbfi7/7id1hXEQBhuvHJvBsLovnS1xHwhmdZHK0kMrCcvmAQoGsrQyEjbOPJWBlTg4
dy1exPTjBw0/hr0Hk7FNjVaW9dxg/1yJHSU872D1lIL6apqyMTm2wTHslmiunGs6pF/AOiFbbQjh
bEyiybv4ckIV7lYZyYyL+E6Qzig+OTs/29OJ1M5W7O83GJxzTEMwPUstiygp+3fONRlvYgv47x8e
N56MflXiwEp+Z1PJu0GuavNJD2BKVqE8HrsTcU9WFZOs4LkXSECsa1YKVvtqINX3MME9s1K8wyHq
M0E51r2ORhLsmlGnxRVu0s0/gCCgEmMep0FbNU3SEe5QwxI+CkBiLN1jRu29pMuNAFcipzMRrVUV
fXZ+b/e3srbTf7/UoD+a/sg98bSR+Z2PnPjWeGcsldjZ2I0uKZPb3kLlse2dyD2t3D5oDT5RKjWj
Gc7CiNKptCK2wspI/QBp5QRG3GOutD8UoR/NBBni4YOauJTZmMMTFG+47SwbOwWoDDKwNUbSPH58
bnUc/YlfN9RQ0OsisSQ3U4GdhelR4BjQzTYRdsnjMlcCGny+6E0PPdv1HruLU1v1IvclUdQ/r9qI
VIYCaBnStQHAfo5i/+/N5RdWM6vC6B6s/I9sIj4a7ZRuYrO+OZ9GBAjWeeN4xJPZggMtk574xY14
L5CAZ0e7l8cAtqg5qUBI83y1v1pmZ6Oqeb5nfWpJ2M5AcXwLOFBLM25nCGH4cfcHaSAr8h7o7lIG
cjETBeBqnr+H4tbZRkdyeL8MTy+QFMwxDHKy/iiWuDJ2yfAGFeYAn38bTMld+dvLOOYy/47wblw6
dBJjhnuuRaigpxJMFWlUvqEwSyCa7Vjlxyp6UQghMaI+OyKTrz3HJ6AiC728VyK8QM6iLE9wd4GV
fAzBC8nHL8Opgxn9/wAAn7fh004GShUgG8Ibs7wz4R48qMOqK4bDXxKMzHlDYNdBlMDG1JS0ADwV
Pr+5xwpYwQLxou8isgb+dAOYHOwQZaMtURml8+QW/r7aMpv5jnu4ncHxXFFgMZwCN+AOcC4Y0myo
FWpnRqs9hQIfzpaK+e9OJMqh+LLB+PAPYNWB5/Arxw4peHh0BFx6b8UVcgcLdj6mgoCmeNGUo4Xr
tRbTKrH8C9GjJQQblRkn7HHFyELlTaEVrzp7n41T4hqVx+wgRkaBfBz/IkLaq/dvziHVY2jCJeHv
L7UX9L5J1WJXNvF/f1bpnaOaDB1HjNGVGJoRfJIsvlrcrY7pitXOW0xqdrmdJXcEP3BVpieYSWUK
xow5sXc9jOqX6bZrvTIkfsspFMweYBKlsCQB/fyoNOke6PBPoF0xwLFiPQ4BUOXzHrc9CQPUjAdK
GF6LMNJHYdVCsE8b2AcnVVBvL8DTUjOhH58N0XTxTCEm7WEyHkLKc+HIW4PCSsLbUzzUwFIV7JEv
3Yl6Gfil/4Mk/VCfAOgCg2ecaRvNhWLwVBrIKxPTuCkBoD28Y3/HGAQHO8lvk3ScK1Ujvw5S9bE7
1rgzIpIJV/SNIMkase1wRwk7278f0TLqyTV9WbvMvtdiZ46BxFU6rBMk3xdOiUfsSIam+v+tdJDk
3MzA4UTooON53FBJIdaosOT7UmIqatXqpWXQcS0RufdXOz4oJrnRX8TiE3JPEUh2DzB8h5oZdMXJ
dzvI25L09VUJX0qHz0AlG85jMFTfKZfohUzsQma4f5EihGJouecIsMRP1f1CVhnqPqRvsDTNeXZ8
XXID1DFuU6Oh/fIZiyMZPJOswMQIM7SDvtuDafFaCFwPr41ULdpbOJIRzTZlOsUur7Xopl5Mqzdu
gjnQWRA1SRNc3qApqSos0QXaNjaz2Be0bmoOfJeqRD1xi/TiZjSc3GCzVjWN6jvqeLFq03JyJ2eF
J3yjBMLNN35t/c949fhKSRRRWZw+LpA25D1EwqK2Eoqou69hYOkArqKWO8eAqO/HaxpNvdOO1MMl
uvKzZOvl+G4pNm3WqTqFPOYymZ6Mnq42SdEBclahudAMWfboqQctkAthoWtrk6Gd0I6I0LAwznfh
ieL9f2wRLCQQBPCoOC7MGfNaHL7uW+sJD1JuyzTHH21e5BPGOEZKinMLd7VEYwRZNYJgRtzUgT8P
ooWBP3FATlIbsKO8CoGZC2VH3Xk2lVmTNroJIpBykJWoM+x7m6s+eyn4kGRqk8T++ciQrV9Di8r/
b5CVokX//dCzrZvMIKgx9BYGXfy/iQZY/CZzDpGV6YzbasEdIx0j398TlDaaU/NnR5S4FTwRxgc2
GXGLfqnN1fPHVzcIe0mog4/H/68vQ+l3uysa4A4mXwZdciCslc9pp+dZKJZnjGV4lKP5P8FeXgBf
c1PHPnL+ASWAlWhZjmmHHh0YAbEwGzUhUIREczCrIxQo9xw07UXgilzliqrumROQggz71qPTYHjZ
3EC7f5poyYegmax8o1OrBxbi6QtkyTCt4hMxVRyYNAnaUygg/aZeDvDs4j8ltgIXIMeonGNL8Tcb
qbox90fcQvfJlacqUCChuSw03C0sDMNp0exV7IOhzG6oR1tdeDJ+SWiQjGAhR4hMMHL4QNcdsj5x
Z8W/04ugcoNg2tfffvAzD2Kn/f5phBAiI0ysK29iNzjCjMr7M6V22qQrJ5hZjjnqbsVHQxI4HpfU
JWcxqEvZpt7QWNUIbDdhI0Tj4sDdWlnsB01nT2MQ1mS/JiSM6HpIKhlQj2D9NPvxNAerb3n4Da1Z
/AhDMgrC/LzE5RigbY2W2CnUsYDxw1TOsmwwoTOQ+HQU4P+jH5dghVOFLHZpSWRdjANtShFKfyMF
jSHVSbuVpBxBoWLO1ONzb1sXqIKAaOYmM3ZLkKD6dXMefE73s4A3GJhAvxrouX04RIWqyQ7uPNI9
PkE5frOI7BdYZYqmtiixFBn3RbeNu6lHca315T4uLETRwzC4j1H+4C2BzsNE3wMuaeHkZ2CjofPa
QSvIA3YKElo607LeFyrj9/3v0pTLUXzRrUtImjukk1XbbMaLYYTJdHtdtf6JzF59ABy61DPhQ2pC
x59B6LxBfFjcI+L4vSk5GdfLToXaMezrT02iDNpk48oyo6/Y/KAPrK7JtZy+lvUyDryYSEtF1Kwz
tr21/mwzo25cuE/EXjh1X0c4GC37mzHT6y6n1o8n5MnOEKQmJ6cyNW8Fu9fXt0f9ABatT+uwzEvJ
bM4OkkA2UNAPGupyL3rKtjSKm60DNPHGaDYaq7iHR4Gxje71ljcE7W1kubJ+9WylM8kGFP1cwcJL
qesg46TRcPDRzvWIv4UN7AVWLE9oJtmiqwQ+CfLI/3536bmXWWajp9/9Y06eh82LIQR013QR7Sux
0lg4mf9I6eLzAaFKUxkYCJAHDuVJU4Ue8DuHEzr33APXHwNblhPjBAemO1Y4ISvt//98sJ7VvSYh
GVqp6sTp1XxFo4xI4pFWBDgcAUwIISpLWcC8gUTRTLIxB2vyBD75bC+nCPpia4ap+rkSm7v1NQiF
epa778uttJo6zFJqnZZ9wKl/RLrCUTzSkHyLMXYwHypybRXIVaKmPLS7N7dJGit/9KZcJFYsOxxl
0wqJTINC6ScgI+8l/AG4OsPpwD/f9hZc0VDTh8aXxZrZkO0g/U2tdwqHYdPOJbF+MuZbsETNI2oz
N7hS6doi8Kx5wL6Y0+V2R1XujR3oKlAzFIy3GyWUTjKHFQ0xpgvmZ6t5xOFyZ02v/+68nf4XzS9S
0wUxVrb6plCUr3KW85437mGaPdi7K5XDRibMtLSNoeINq7G28LZuGK7hFxwEiRU6HuXgKGLXp/Ls
/FEJlJOq1X9QKuG2qFnFeSatC+xZFeMdw6DckG/5JHGOor4aQv2Zv1frregU1zhNxz9CY/leTOAa
s7v+YZaII6onlstmJLDLtxorINr/wogkr9yMr16bEdYEvHz3c5+BxQeYqW85j1sLfCoV2HYWEREv
uNtahBnnPZ8Wyx2L5dJMKDqL8Yv/pF2cYMMfglermbGMHCzUUVinO+7u1Iz6P0ItJ8dqDNOJ9h1B
/qHGh1/nx0ixdlz/pfLW3dZwMlqD0uY85VRN5K8j6J9qwgqKfcgjKzjtNcsiM5quOhfNK3dYdiud
+JEw75s+VCuIDXStZIPb6gCrpha9rdXjsELCQuYzbpkCc9Pv1Le10tYznwABrc+aefhbP/1Kd2mw
+SlJiyCwauoK0+kATQm1udHA3N4cwfDTDF99S5BhZjoor9V1wqhQfeAK/hOpLqsLbsiNCOQ0W9OG
YKtdHTgCaeZfES9rl6sWutqgE94239+IT0Yrr+QRQx4UzNUmMBFhc3qM1NaZOaWVmwc/X8kyxO+T
XvR8vHIRe/m9qJMaNOw9bJv/Iy3JdqX5VaSq7eITFA52PLpOzUJzJuNrQaSvACFaU1qJcJrROIJ6
nBXAUUPrcmO2QkVBaU77nHXWHHbTNOs4ocrZcTNQ6cP6vGSwk4jrkwlv2lP/hBcfz6adOJ8tCgpb
xV/nOVZ5E1q4pGZQXSIijxlxzWjRpqngI1l1v9uEXSi71zdAz2HeCdHyBW8mo9ZgKet3EBlZFjJY
ClsAWLP3B7JXgYsQVIosgkeE8l3LO0lCniuT1WZYEeXkdw7aR7W9qMrCYuCq/tT9JJa7/0VCz1fK
bDQlzDDcMb6KBRlJ5HP3YFVd+cOuIz9SzWxb1vdGVhxtlQ1URBqSzF/P3Q7Q2zNudQj6M1ntaJp0
37cjNxB31rhEezbiqxomInlSxAXhAx99+XZ0Y6hggfg7CC1j7yG7VMAvPapjVH8qxrSkqpfAAYLF
nq4sUpK4D5unmyVRSoTogKiow3tdXlrwxccL3GDYF4A3Ta2ETRJaYf9yoLMM0PJIIKfInd+QF8Dp
5ZxTyZU3tr3HKl4DxrNHv6O/hBSsVN5Gj7xJMyOwJWq8pliqN83x2gzCEsS27p0kBoZ1iRaIKyq6
6HAuOSIC/5xltk6eDgU2ZKhdTvfnRXClSZE1gRcqyOJjkrxg/JkyWbRocujzgak+4vbwTtmFm3iN
RLz4SCg5JmUGZHbrYtJWGbMLmFBcRWsVLrutYcmQbi6538XWv6wHVEuKxIPSW0uoVDUJMUrR2RO7
ColCKeNoEqIpWuyyJ+yIm6svooiicRQhu5kvBf4QXOnLcx8XKj4bUB/ErTv1RlA0AiJLQkPRbXaX
nIEQyIZi5RwjpPtLMM9cC7bo3rO9vzmdX9Vwwa/wwGTsmsYVJ/TXDnqDmtWZN9YJunzsWZScED/4
Yx5TcmMJkgW+yVCND7/O0NrRWfu7ZXRqaNiSc5/d5P40bj2xPLCUzp3GsoJlkCarmLyC7Ea5UDpY
KVkc1WC79JlrSRyYVXToPD8pla5X262z5ftqLu88ApHFffBZ06/yI+AIbjcqTBEl/W8P75bB6Qhq
nVfMBh9FtssaD/QeCuAuMLCvdSN2wlWqPN2b1cUyjtmRW6dK21q8UOiUS+KhHpCi1tS2KSTHNMtY
w+P2D6ThE0kz6q+AaPuvBxQhPikAKbODxpkFX2jjXU62/X//duVW4+uGAb4yaTg7K2siJtwp7k1h
coD+ne7ndLZD93CrTrkWTMLobeoF9tEup3H8aWQm1ELuUPbR57IrUu9k+sOOyOqHX5OQiGkNnq3L
3DOQEnLubKPEXK9+EJIzvg4xbLqf6TiSSFj/O44k6aOdAlRAPtT1T/QU9jY5I7jwpbtxrIj59c7X
laY7Xs7k/vpc01bR6NegcmTvvECv/Ei7g4XHWU5/N4r5Ez+RP/eQHGDcCBnv1dQf7NLdLk41iOuA
IIZFN+Y2a+z1/IQn4Nivkp9tBip43sywlwiuWna21igglhvSY0XwyXtPnitvWbn0igVoiuMaFQjN
ToJzGcBZFEmTpRgSXlXJb3hGjj4vXaI6l6aVGgh+My6517k4LXMSSuwgmTfLlA1jBiBSDKzILlRy
gCGcZIFY2GB2So64PQFCkvi1wkEpMbsVJKeASHbyyV2rG7DIOPMM3rDuORglimQsLcdwaweeD2Ys
qdXgchiXY8lZDpSfhJJDI6BNfbWkdfm2+DKkQOpSJX3YkO3IvJZMZjNHnyE7tfbTX7JEd7AwXVFq
rSWRVgQoAJcRa4+/89b2le/4GUvFaLQhG5ocAGRo0njn9w5u3KywavOLDRSTuc8VOLw6JtrtRZTJ
M8PuZEPQRemX666DJQWP7g9yRPA+aLE/uju4q0IKhA9og7HhM+hZbJf2cuVrFujk/5OCMm0TQXSz
GvppAaWBPjr29fu4XUkBltuBdN4Dq82K/RPR8fraRkQMpVwjx0Y/QDDQ+2zNRXGHTJJ0q5T2LJek
kLbPjmhW7v+PAwkVTPpmL8DnB1yVHSDGn6v1sv6Jq/4Xl4xPkryEHCauR59Kl3iOVkozWwYeDUdx
kMAYesSPklaL+CPMo60PI7596W3efjnB/UrZLz+u4hl2pmOaxgV9BhpDu7jBl+27D52OlMbpjIDd
isUznjLkgyw0k13q9tBulAwDzlrGL57Tlv3H4Lzb8ozu8pKqZE6zrAoSvqBwhNHTrWalucEWOiEH
05o8zKqeHKatOdKBPnnznwfGTCqgeRfDToJ0ncppVdMfbVT46113VUnh5Qbkspqhoh5xtpnpIPg/
uBqKjqxYfYuiZNQKQtA3RfV8nLr+jzVT7wgDY4SwplbD85jY0cj4OovsJiLm39sSJeKEwUf/h9C7
JmsUfjAvbCzMYKtEUYrV+g8i+GnMnjZdrWbIDxDQnNsPPoea9GuCJDCxRkBedtvvTqTCSFFQKT1l
fROxSrSaMQsJsByraWe8cZb/4QYoH+nwo8jaxqCgdyCgSPeXUUWd+hq5e+tTjwf8krFW7N7V5G9O
2a0ub50oYJ2VeiUVc5gatxRmZBVJ3+LjFCiARwcPkZmxUsaw4bGTOklDHEqnfepMHYme634qq52k
XnXmxV1Jmn8/zaFSUBx/q/9SXwyKY1lGF/yFV3X/t2XkHJLho/umLyhm2zWyhlB57eB6OzkzG+ea
dnrC3nrvnt/Jn8F1wqhO4ZEl2UZ0UygQ/ydRa/XdfyMzKOa11JI018unBrTG7Xsj0YufdYv5594i
0UZH+P7AUHoQsrUGOUqbubcM45OPTzUVn4qrZk9aNrWLDEQ5fTtz9TDO3CNdVndAiah1OPTXCoCB
5XI9c+4eGKTniGzSQUaYxYUw1YiJ9pGa8Y0/HCF+g628gzgd3HIA53n99Iq6mb/Ast9eSPfG9C5x
sx03UfzTU2YP2qAdPVmGBh019oRrWprKbP/1PhOgJ6o+z7ecGLSdEarTqWp6P+1yXRVYrzI/PdWu
2KN0K7La6jT3yb4ySNU6JSoUmxpegmmihXXaHmjvN8xoasaNmUGAM/1PTNYyJyOfcNUXne9/isZK
RQ6USNjIya07Rs4D3oIEMfCEn/7C/f+UbeDFRAEPw46T05XBVrtTVmuEuFXnkhiViq/13lLQkwbC
kJG7nDzC3OVYV5Y8szWZkDh1UYei65I+GNdcrlFBpjhtfsv5A4IT29nvQwQDjAeFlJGttuywTa+J
K2nQ1vjy5TZzWEVLW6JqE35OERA1x0xLwS9J4wuyk9+M7QtTVe8tL4g6g2gshMLTLqnWx1LmZUN1
NnGfgpqswpIUYLH46KxkFJVEMHmEcQJqIFKfLwQPjtMBznp0T601fpextURQV4zxo41361POL229
RL45eGA0L+Qj4ujt4La+TWd8TZaYnTqqnBvFT3c/zyJ7KEsxuUmeb6cUOwdbls5BY/Yaykxzf1gs
j2VvlmmEE2JUZwE7bLv/jlyjsOrM+OP4fhI3xbxN/tHmO0NePfBpfTyKbaEcCBSMZ36EAJNZvyCM
O7oj1Ap3vvosKPaJKyvA5RO2mVm/DXMPVSzmx/jTX29Fhbd5YXaAaPzMnftTgoVTQkGqYm1GQj89
xVCVbSfByk3MTyzmTybWjgT+BDAgzLYwZ0AqDFOxuo5WBUNUKMVF1xLU2ukRcvjd1+p8Hu2o1G06
xUMxaDrCt0st3AbtRdXrevuIjg9qeqbchsOSz/2VMS1aTWOMKhjMRsS+fH7yLC3xRmvuQv7BHPBm
w1VuudXFbdsKEp4sU+pItYeOBGgDIZqTdEOmJnb6hI4DgtGx4QayNDfbHRNf6Njwe4BEilugrDO9
NR6kcMPQkM5Yt4E2efVzVjUeL1eocuM1yUoaFjW/c9qUcM3lHK+0wnlN85U+NkPMg3MZ1MK2LDks
r6rY8GfF2Ctqxl30uLMDtUsPu4QxMgBkkvO/AevgxFQ/7ViNT3vUQTtPe/2uKwcelkKIcueIxbBu
yAPqjibLZqHhg07Xirq/PHthOgNrMIapySBkH8Vap5FUhvhpc5RgYvfvkVsRt68+ioSVZ8nhm74i
sKNKmYKJnzfR2Xu119JPo5mQmSy/gglv+P9eWv3CdMkELvFyka3WsPseWqzasKx2Uhv64wHZetYu
X4ynzO9K0vjAl+N+wKvaL9adxdr8j7VkYavowDE5+iCj+hUV0MQIkWLZiUtAIBDyD//YJt4JB//s
0iyrbAiQ9aQCuCtjOF70gE1nt/bHKTVgnzXXv+UmIougx3W6jd9NTewKFho/UkyOJdj1nrEYbgCa
YqqxSVc5sJvZXQvy4r0yT9xA2iKaoS63ih5o7vsMj+s7QIqHuh5KntpMoSj7NTJyrf19qQph0MCx
5OEHQzlcjLF/sxS/DLxtr08GeEXXPUTsPKiWuIFZUCUgyji6AR/2tVb8fwGs+bMrlx99qIOXNQG/
HTkUhHNOmTxqAnlRIpUTZry2v7dN3VcXiRbxS8nvFGjqf/UeQEzDLkHNEaFsibyozvDmOxAsCAIe
dK/bFD3+FDYIbVbNPUpokOi577hfLdMowd5NPXwSsSHamfDs9ClmM7TWZgmqn0aBp2fK928hmXtE
rJDtA9XMeSPQwFvGkvyufBdLGKa8KJ0lcyxXtnsp78ic90P2wBXLt8LJt7l1qokZRL04iiXOzBBO
q0r4RJqMikdV/sU7OnL9WkArrwdoj9Jby9mMxivggym8e/oLYj1cQkbASA5uDRWndwncCEICCq/N
7UU78/jJzmDSNJ0jH+kFuPHtEsgCZ01Hnbe2psEX/g4z/ipK/R7SYcbPfXorzKdfWGwZOJBAfT/u
5SioIvp/zusVJnPl5ou6BFDfSD6fEflQwK+VDAJU+YjcthwowELbmOcmCaR/4SRFzAHAHxl50JJs
7fXeXrJE50DzAMjBDRD/cDoA74pQIWlkTWhcYa2jE76L6wToXfzPSenBrlYyLuoz/smjA/IsBYye
OUyZidBZNP/eEv6JbiuJfnZ0lknXbnnZ5nt+GvoVmjfOHh74M/qYf5g5++MYD5PANgFjCwyADsmk
K7J6K1PTvLlvzuZACeW8jjuW5YugmFF56vy8PbuT2YsdzaW+Iz//fQ1nuoG/ycOD/tmKeMmJRBkP
mB5FuR7qa8A/P5U1r7Bqx3n6kJfN2DdFccg1Eair1iq6DtZhKNv0k2UhisgPjFQvLFv13s5ZDEPY
kEXp7I9K0eQaT5Eg0q4GrVIHlHxQlQIiIZpXGK2hCuSRA06TceT5DMKL0d6LsEvAEOIMbbt6+Wkg
+oRUqCQaiwwettbeOGP239eNDg2oe+rHPQconP6cD0h8R9GAYhMeznKwph1bVE8lLO4upMfiHVRd
8jqNIkcYshrbeRAWoHUZZjd75V9Noc0aCdWsL13R5lo9/dYjEOSJ+jx6TSHO2T7zRvM2nIz797Sm
xl+jxIrASCkdagiTlwWvLfzDIbRSRF40PRyJNTvyqjsQ4xmFdYRkTpazDY5Op0L9hd5I/MCBBnwY
Q+3xX5c2gplsfDCxkZOV+5X8mlylh5n4LPO/eEGeoR2VxiBJWxr//wyFuq/90cPcb8BAoHDp5wIC
uYnatEgCgjcqnvwl8WA2NN3vaMXDlf3lrqkSKeCItualy276xtn8CYwNbqcg2WJNVRc1Hy55P6GN
kZXcNrsNbwnhJ9RCjxgr0gOjl/lQj6QcQmOto/KYP66Fln1qzepnUzMdczdW3KIJbTrqpiFNEhqv
UmZCYg3WiamPov97sBhME9CXYd6d9BCl6KeLSp0WbFvQIFVSRUmW4cFVYkwVmhV/aHI6D3ztXnAW
+3onzNmomNcA4zJV1KPEzm/LpVFUgm3ckvecntJxJ7SFiZ4xDawaQwXBftYhxFyuSHvTctWw/3UT
T4frE6GvPLb3YQDh8ZZ1tSsXXQJEX2R6yn97ggqdIDsyt8KXmFell5GehgtIDJ51VKms8mKwhnep
0wa0cdWR5x6ppwAvPiIxcU/OpbBWPZZkZiFXdThkopD5J7lXPGSwSxClzDrJh0M6VoR3dIwLKOFU
msP6XjBly64pM6AaOig05r1flPb3Hl8UFuBIjF9Grpjsq2ShJxQLts8DnuW7UYSB7THS/zuU8/2t
QRG9Jbo3ntESNhyu78DgpH4Qg6Mmj9InJQOg1A81GWUSutwbmFa2Vy04kF8VDG/xSzPToRYs/Flo
4JZorXw8t2P3n+GbNKSPbnlAGWr1AQSgxPJ5UeTxf4C047JB6+IL/D5JT/4/xzvIJPQi8aKC/T25
IEHqeP/oSrRMFtAY8o+Jzu0wWL1a7H5dOaTUvd8o/2F+zzIJMwXaodNuZP3v24u+KbWHGeG6TQqQ
rPh94bT9kfVvHhdSP1fopYTyCw4VE+L1r7B88VHNVEcHEPw3R11enuM+//honYUGPBzPpGhrwdyf
DqREQMWhmTZwpvH519ikagMK5ubc9Sk9ucxQN5cWLlf9fkuJ2ytClB+/sUfkhZAu1kfg3sqIGrTz
kSsnP78+GMdNUyRSxNhsR1n1ESWrWHlgRf2mx98LRqZaHci8beJSzntW9reib7tdSQ9GuyW8ZFfD
WIJZHwvv/ig6N25oH+6fNurKNFaO+VTtIj7cMysuzZiJnYY6b/b7PVMomb0sCItLXiOz80FOpey2
On53rmXU+iTs32cPEaDIrshgfDGjeMt30UdpiRkyKd/vmgf+dQgmkhw3HvNqfKpKx2iIG0nD/sEM
fKt5ZWcptjRkWNAAQhHKX1E6f6tjlWPLdOWnakrnYoH3k8t+UK3AMn/tzsNb5I00Sinz2rYSYgkW
cv9yPOkGTwfogeiilBJlsLyuv4w4jgN6rv3NidcPbMs5zjQlgajNOKV4DyhDroA8TIpXARqY6sE6
UiH2BMvZ79HiLsFNiKq6iaSHAChYosdMWxh1NdJxf4Qd8E81kPx871FK/NlG9DJ4Aw2q2FUfSMH+
gbJv+NrAzVlj7Rg+F52yzL1Jcphh97jhQQE+PwSJwOcyawpfAXERzhZM3KH91Hj7DoMzOtez5Xuf
LFNty70G1mbN9QTi8/FE8r+sKpGfAD4arNIU3uITAFXhVbOQoHrVGPJUH+q7Mrv7x4KoDco1p8wa
PYt3VUKzDMCuikt16iEYIlrMxOnRq9c4KBZuSEkfbD904aOix2Qod9XsCX8o/xGkFq/Htnf28R1t
uuP4uZbiS0annRjQ96wVUV5PtByUm4mcY1/KwEww6HdQa1jd5bGQPFf2mdq3XkQtlSNyGzVCzgUk
n2fW5eTyWJJZtO27hXSqL4dOCJ1fLepA3N7FgGw0lpXZ1GM2oioYho7u+Jc+X5C3CPpFJzfJbpJ5
3u8dwT/+V3gCTxKNXDGe0uQCz/vvINMLWVX/iTPAYCXAZYMmIcVied87Q6es6m306jAeZA4g/Vr8
9DvbNSketnqqRe7uVwfVamVEI9Wae702JYlCrefX6tI9rKwDwjoZrf3NEmgIC4GcUCsUo/E+d1Yc
W49PIxL7Y4J9Z7xfk0QDlI3F6+wZG1YB630e80MtrFCRvEo6/2bpbVgja1b/iX01yr4RGEOBJumn
fq6AfdhjVjFsZX3WBs5FCCYGlU/ct+xp7IHMI1V9fPeqZWSEIGyTKDGKW6x6pz1CibI5l0Grr9l7
9ECpV1MePW21/giZvLFtAM2YOBduuYIFoojXKto8YzNiI4ZQpi5Z9lqDaUEaP8IDgB6sIHkHLrIA
JMJ6I8+UQ3FKQ77URdu0/bEJrgGuMTREMvDn1Zl/O32AStckBP6yToJBNW319ECvih4VZgwR2/Pz
w9BeQJrlCNEnV9A0fwbb9oEGn7gBb862yxIKHeZ+A5ZvGobPPEwgjsjGjeVNsu7KcHKsTnas8wrK
JIzp+CS9t3IrBbdm7rW7M2L0lDHPkA+6kn2sdOUiERKJoKEQL6icfEaalg+rEEckmPWikcutgYqf
XFIOuAFXM2xdW3oBFjN2hnHyz53sN/B+5QDJak27f2yvncwABE+huhrUrMZVvlnaV9Euusjt0GlZ
JVldl4mJmXP+R6yNl031pmZqwk5FGizfurUrV5Z3U12atmNMxXW9S/Nr+iMv1o9LrsFxLZtpcHwV
trPfkWQ7GHGKpUYqz2ibgjrh9syITUHso7IN0DIJj19mYF+T5ThEedRq5xUi1dbdC7qWEPKmErCi
dRKI4Bc+W+NC7qLPjsm4+GNOnAc+t47pUdix01NkizvIHe2fzrsBoz3PlvJOZ33f7N7RsozVfSOu
n/oHK6QTwjp6EecodYrANol0H7iUslBfg+dNXwPwn/FE+k2OOJpSU66s3lkjckKwJegv7qyR6oTm
Qe11IpMOUn+0f/95Nz/nPROFOfYEPT75th1GEz8wzx3NlsjYmkN1pWCvauZpj8Fkm4rZsAqsY8Hk
KVzPJhbd5ND6jfUpWBKHNumEreBVn6bgmAwrt+DyTbl5a0mzz8J7vpdS3da0CkCFtVyFaNB0chKg
JCDUbHyBukXkKfb0pQ5+410LSNksjtvDoPZYxxil1I+AasbxcoHzQ7WIB7C9hlFf14P5rdsJU9NA
25VszbRN7BiFBDfqJAIeBZOJ2iUlU0SdTelcdSC2Jy2jIkZIsqEHOu6rjUxuE6f9jDjevKqYWk9R
I3o/H+uZujIIngoOGkj0ThCig6JL3qdxT4hZv+6VGuycGbqoO03Vc0kDCENs5AtsubYfSe/yno5y
rqSqZ8aTbxhEmP8FowNdYcph750QbsSz/sbKEZQ3nAq2q6AI4F0AwnqJGrJXjyuH/7zEdnyWkU2s
n75uGL9VH7i+h8PoBBxlE48Rkctv4KICiWMeiXqCFbekdJ3ErfAoxOAmhEL7RAJ/zZqpfgMW0UtY
P55ag2P76Ap1zo6H5Cusou52io9f2mtLmqhOcS/EN0G13Mfnx+AVEJa+qQrEgliF7ATRrOlQ1kCg
WqocnumFbAa30yaVsVsanrFnSzDowa+xloCE++AT3QrP4jelMaUgFL4Hi6PCQfYSM29Am6iOle2F
yhDFsCHIQrgRkkpDD9kQ2GjUOnrrdpHwJ2nh0TAGBks3Y9AE28BjrygGDGc0kwXm/4X6smvn9HJH
UrwCCiGSwNTD8zF/B2Mwj5evp+Rfqc6XYz9jEnlHplHArlCBep9le+w9Wodsao8iUzwhJStaFUC2
NyI6g20rmDqPfI/C1k/nGPdL8qlc1liNiaoQWr01eVDenva+8EQw2ZRx8U3CIFEXX/rtTInVdlsP
W6T28FaS1au+KUgth74VwbVdTnv0Ad2DFArLPljRKJI6fTXba+NHe/l3lYMs6H0Lbv8VZBXax1+N
l+1++ZnvTCkP40xAwiSFsjyIl1HMh99kPEVXTg2cKFeblzjVgYzQY1/wekQz8i51ypdQy5WDBRze
wCuK6uTMKNLXSJh/xMYBs4KGWyZcYcOd9IEJs1kDqKsj+VvZHYckVrqEpjja+ZsUm9nkviiOV4+7
HHrZYhhaF8x4FFgGG+vRWWM1hkCaInVoLQONW18mWq+eH5pT2C9gemvxS4j9vqLUmFOTcoCq9G+J
Qeuwat9tUzWc/pxJyjC4AMeTmXUt53xhFNgzJTo9zv5GM1j0MCdKb4ZYLLF2jGm/V/Bcl4JdnkA6
YAas8EtUUD4gwjiAdduicn5z3wCs1tU/YgDeJgPrIevMeqUw53K1QTMrDmJB8HgH01LIZ0Og/nah
MleRLkHt4UFxYjXr1v00EppgJxvYJa4Bwqm5rp44QZNkhTPw2FZEbYc2HnJq6mgPxEvrDP2tB1kz
p6InzRU4JWR6IXpiso4munA/9GCc4pOKoXSsmekmwNyYx0hOEzkHuCLq8WCAXvYbZZQkfT/j+yWR
l1eRiqkeTXy/+DJd1FuDTcASDmrANNyvD3F+QrF45hFRfRc2qBJet4enFATqtJFq589F0ZkIhNuU
Yu3SP+oQfYxVWCBQ7uxgZcPqnhRZ8uNanJ6nq3L6epmRg8E4AZeMLLB41JG7+Ab0hsYfEIB4/rJ2
xdY5/H4SzX5M+loHFXUhAEszxAC76wUIBUczR9+ASLUVb74bfz3a3DQQfiTXrOUvkLYkcxQaKwMI
+iH90QXEUe77YA61yUZPqK9CphN6HA9C6i5/k7C8vrUfFuR2Fv/S1gieDfe1COVKWoPG6QlaShXT
29ln2W6jCreBqsvCJMsXkBSaXBlr1XKt1s0Zv1Et1OyqAYxaLpHPb5gF0VanPdvUWpcc98s7pS3i
TNF8l80UW+6Yok1h7nhQPgcWLi0r89J+Eya5ua1wEXreHDWVp4JbaQZuMd1gC3yTu3n1R6txyLKH
r/HE1FPyY9OMhiTCNzZa0vEGbMgGHuj7mwF2OKkhKGI4k1YXExvuf0w2TabV9aQiLwCR0C8njoo2
EIl0F+4mfoEWehKS7RljuuJcNP0E1LgDuirzoweqNlFu8ks915X3gOGLKVIRkN/4MhFMOza3BHnQ
Pa0ZO6ZFTtPp4tr0RwQY+uti0n3l/LwEsRDCsd/ZnWm0CGEC46gpFgtdOrF0QjXI7Bt8yjYRm2no
SdlsiTLMQ3nb6heVckGtYOG2ohizxeuzAoh4+Kfs6HSq6PcZM7Dwq30Dot4+UWF/3rckxMO9nwQJ
rfyRa7Aj8cThUqJ8K3gsS2VLI93OSa5jz2EYgi4I7GwT6nmgm5InBDxcLh7Vck4hoNPS6+fnPH4V
JXRnGovS5NcAqBjduezl3gV15jg51GTKlI5+s8DF5rvYE9l8qUeBQ3I0/98x1Djsr900pGw8drEX
2k85PdZ0FDVuw6XUp+b9K+OKvmib94WSBx//OvEFoh+mNiewFyswKzYiunjGAdewuqyXn3lvtrPm
yIkxkFaEsy++z5HJ42dOMD6PY+BCXvX4ea2J5bLtGjyL8a9+CbgxNxw1881LpvzPknPZgcK54jmq
7LJHW20574SDSeEABU1ra23AD6MiByPB4QSLMoug/BwAw7FY1WAVaxv2l3l165J5RrK+2Pew/cjU
pvsZJsNBDxTrr7V0SpNZO1O6rw3qKq3zh3afjrUc+JFe6j6HKQLND+Zm+FhLrU5KibNU23FFm2Tw
HNsSisZ9/BerRnHG6rCfWav1bE6qJOXTGTuUCH6e469mPSg3i7MeVi/p4Fwq6YDJjJy2+teeVmq7
Sz5y0MTRdZaDo4N41CTpgDPJf2tEFEnIDcIgW3Zx3XMm0wcp9Hwwfiqg64HwlUyQ+7XUj1ISVqqS
YxFdhZ084aTfH+qcQ/CD2tuiOzlkaCNSfIxtY+x8c6MPwjw3L5hN4krou2K4+bJrrnRQb8/iZmbP
NA8H1qVFw7tMkVLE5E9ALvu1eGowUzjVhF0oXZIXsdBMG2MKk/2A0qTp9zy0FGiONb0j17tJPbl+
q/q+0cAy54CGbb0ulTNM9WwXv5Ib+Fb1o4BSB3uW9ZM7V3kqYYydSN9KmSIcNAMsdi9ouz2N6h1K
zHSyZj8IFCSHyekLBCsMonOc1c3KwWkAyG1QnCWh+uDc754S/NUrCmKc/2lk+7jkT5fexaE/FOtF
y//PF4tTGiCb2BBjfnd2PoTXRD36CgU8k4+fxGNb2H5jrZNvqFlEWkVcRWR7v9LtRA6sE12qvRJm
QnqOZVTjwArxPdPVDRk73II4Zl6Jmzub2s+//xpdMlfykqp7uR4PgTcJKljz1HU9vFUjNJWSEm7M
MuOZCpvc5nEyyYLM5uongjpAXZtTWQ85iG6dFrbmDrc8c/KcS+KjBg12l7fvG3Hyi3sq+qEBQyTv
0XUmq0GshPUgCMCJBC1BeQRWArBNrnOfpqTLXs4vEqAkpSVg7JSwALhnRxyQxK/gLDbwj/S/+Do6
BKfttAL7Rog9iAsnC6tI9sbJFieiQvG/igL8E30sXKn/dR9IpUSOPCdZimHwQBfspBfXhnXel/pb
ocpupy/U7MnBWDfJ4omIAraK/4t+geZKIPXEaxriP0mk5MvEa6IJQg/6hs5mI+7HIsUHKbiL5v74
dVheKJj6l9oJ1v3AEesRgY4Xe6ClZA6z8mqvM5ys+WOX+4yM6xmw1500gDygNJ1/6W6Rz0gYvE5S
YMezqBcgsLEppgH/Khh7XSaNukGcgQw9D1Y9yNb6gIe0S5a2rilG4nIz/4QSIv7PmuW2H9CftRZs
Sdqw4i4MClSrqbZp4oNu9t/q/BN0khxb9N35xhqkat9I6Rry4bNC1Z4yemjEI47WQg4AVOO/o4k+
sU+wXWJOH0nNa0Q3zYAAt1Fzoxf4Mq5u7VLawDdkpN9oQ2mKDk7tDhDlDKEBmb89vWOtvZ4ZJFkn
G5ZzCLqpD1ZpOtXa6W5xsZ98iLYmuMe7H3qeB3yuEkDarigr90nvlVrPtO3Dw/YDT3Qs0YLcrxL/
/gst/n3Y9nYpeDRXRqGIGbLfovbFBgIsxuMO/giid5qX3cSvWbnB4itwMMTCqzHxjTBp31ilqtn7
YBBEMY6yEgtx09n7Ck5FVNsQiuJrZQt7zsZJjLUt6WVp49IoG9lneguAC1noaLBKrfE43UOyvW3V
6O4gUxtRmNwrQbZakjOaGkI1LpcHXMiJVYVoQo9CcH+RCU0XP6iUtx9GrFK8kT4snqtyJMSv3mTm
BuOdf7RqHO9eHuU5gh916YAgSHStBJ7dVt9n3A8VsqxtK9QZD0exUZNH8Mx2/r7gMtvuizKM5pvE
UIDGdHXY0w3r92ggVNfBqUhfQO9tZNWxtGHr2uzvEjZIDCSwA1rlKTtaNVkky6XktY4qsYkpaX5P
SL2LQA8wKz1m8ZdBsIzc+dfeQf4Zbow2rQUjG+y/As1cyOKhcRz4KJS0Z4/eJ+IVI6W/iQq2Xy0X
UFsEt6Ha0QaTn1nkNdI2ybiqNR6JV7Np688TeEwt5BMxDWQWjlLCOiL6I29GJ0H9K+V1OCEx8HPM
ikOurVZg+knI+PI0kOalkAXbWcCeypMFrF6/Z0yltJfRT+LbmM6KmIYMB1cRUmJomvJXg09aJUsY
ZbEyGyxuE1GZXZ8kTcxZUJSF5Ii01Av7Dpa2u5v6XCcVrr35SkMpOgnM5oDKBdRE8s91lR1y6afH
N35vYJlNgOyDTNQMNDBAtGS3tGWfhKIS2whp+D7MoyIjjqKYA19vZK3P/SQ9ER22IYzKHFxyWifm
v3lVOiCPOmO3OV9pqQdYIkY2fdqqtrKPTabKuXFXvPYLZ3wCTOtDN3VJc2QE/s4mWeGOhhd3yVbk
/DfyUSi1dEe2srpH/KHUkTRB54Xj9mose3mrQJOwhkZ0M6CVeOqL1/Ml+pPfxYCugk7srl//qddv
cl3H3wZTlD0rmtPUtk7v1hQ79dkXZAt/NnxvQcszYXhUyh8P9i8/UyiSLgOshcLEtf/E8W6UFFzx
M+DUhDwRQ5B5AkN+WSXR89gBhOfOY9sZi84tC9INedC+SArTDhTcc3zzoTZDVjwGTG59ccVCHtWb
nlS+F6utRP6VKju42ghRLGwuENFqsO5r5UcJ0NDFORZa3hQEbA9NHDOaERM9eBBP/ItxHki2LA76
M02hD6uTE+jIp6n/WG3ND8clbT9a6tEFtHQZ9vAQBxenxRRiJ1RNDtLTOOu7r7bf05OpJwp4ZKmm
PXaciryDTO41RiCfjQDBJG6PxUwX2iatvoaIdSGEWQttfhYbYCzn93M52w3vVmPspNqfA0BCe8EI
PaIyuvUipkrGv64HClpswoZ5oW+Yopx2OTqwZj5sLVFrrj9lnxWjP9uZmpn10Mg7guzgOCKBwLH8
caCkTSbh4PaEEIF9deBmikml3MtEYQpbzT3zNK+8bHblKjdKfo4lt44xGx4Ffcp2f82sLvcFP8rX
DG5qcRAWbNNdFtNrQLgKSm+v8JQtw81UkvDXVHwUqVieYk7a/288oLbEXdCgBwQtwqblg33wkZFl
FVtIYQ5gZQTzzTU2NYU/I9zWZggUOANYOk6YAnwC2P1eVDzYI6AnOx9gdVQOWMxhewg2EA3auLBB
0cP07z2CWYAHWXu23HbqVcgzKI8fKVnpBurYi9qDVh5nUKQVWjLbJN/AWOUAiRJDgm84Nvf2356P
K0QD9gpJwD+Gu1SXtODWOdAxN0yFLOacnLK9rIYbgx0iVFbP3p/tiV+SCPKcq2Eu5w0nUPEu72Wp
cVioulRsjcv/TfrzJRoU/gdlQPATxm3Kz95UuPrkPS8RaWvktjmPNLsajJVT46QC8Q0PzPiwDRcl
an5jEJoM7s1wdPN8VQ0q2pXk+G7ggzCZ+F6GsWdnI2xotVbqLJBhYT4ilR3emRVqlMl3By4KCE48
6Nlz1H3ehDMgIhNXny4IIz/1rdoNNE8X/67DxrHi1rFbwKDJnJ5NNTPk+mIvPF7zW3CvN9sUvdv+
54uPMCyMP4DoORemkb3z/hBv3jeubYCOLGW00tWd+KfyC+mikV4ZjLvCrLnuj9or0oIX7Z7pp17H
AQwbraAFOLyOYF0+Ge841Av3nS4k7IuhBEgUtXuddS0SUQcWY6ErIbe+M7M0YiM456uLVbSPeMTa
+HjGXEhZ4JKD3aPj19bjOjNrq2GWeUreCWRmTkLQb5heGaItbG0bLYAsZane9b9SJahrV6WE52+M
ZuVnFbhCRL2uwdY2/jN30TaKQdpm7ZdEA9wp/NP8zGsttS7CDTXBbLSotHYz34LFydqu+LVw+1WK
+o24hPJFuDjr/TLMVjIegmfGSr0rvIbictf10bsVcAg2LA4qtOIH1q7pEfDhf0XrLTCSn/By2DYQ
jV9sdcBAfNXSWytgrN5pwITyyFgHcJeAl0CTuobG71UHjWLyUM883ntBqplIem+D8gQv5Rswq43e
9rNMjBrwIPILbJQxU7FSAzrr8/FAbTaxENZtgualHvKEgqeZDncJXDqtpscsKxtg1JOdjSQZMpC8
G0qns2/AV8SQVi3bppjyPNNF1sdqqNZLf4dsRiNTrWePG8vh83CucXOago5JBEFgsu0MTbNbDMQi
vfNrWCQfGqegcyUt/MrqRw/FJfDwM6mekMWncdM60XQGByGyjhdJzOFpsLxgSWN7RH8vDHD/vGS5
ez/6lFFK4O6lslHMGl6VcsVLSOX3i6EJqwkR+aVfOYV480V1jnM7lQlad6qAVdp07gSJjQ+VIsNO
FRGLeBHzVX1mUemkedYqtyBNgX8IRqf2sbDMIgsve7a8EvurvMukT6BPcXVqx/zTNosADSiRDhzu
WTzCRqA+jBxh7q5BXzLLfH0DdNGyUTIF8+sAyRVZJTnV5UxiK54MytgFHy+q5xE31Xzw0CPMWy0d
hCmuBUKma0qymYSewA1Kz/4AcqiDXdOYarGizSDKkv+8qLxxF+D8xrF2TWU/dtdwYWWS+JwDigrV
NT/FRl90nthOOdzdZsbu/KSyb1HtchpYgN7GET6cyLWqm2N5BK/83qzSj8WEj04jfvz6guBNmWlG
5da3zrg1SCrDX5ITi1/IFUbR/NmIn6ICym4O9G3IgZCckg0i3bVvLvxPQ9mM9QV+g53yfKcR9MJy
VzlKLGKANTTFd8fR1g+w9WpSNPJAHjq4zBno5akBiDqL0xPUDLKkwcqT3ixpu57xJZznRKCN+UY4
x1dImP54uf+f63eoncAdStwvowaPh4RWJLB1Y6HX2H4tj6F6YJeI3O5UdGJTqJRI40XjdVaVWVM+
nuUvrnl5318+gD6f06Kl3703Ia/3y2H3f4APa3anUhx7guk08dYCI54JbKyOvdbPmTIYjFZFCDVF
5ZOY6eVTSTGGJ6+pY5q/lgukxnZD8Ica+M8Qx4r24o2Q8e1x60XznSFChvRzqHsBKRGJJYVGILGH
Ejr06pGs9FsZXDuo/CkVQwyT7wn1k8L3P3EM2ZmBXM28OLciGYfwt7ZQD6dAUtQ6XZPHmBOX81LD
m8MEaPjGhfqOkjooT1Qf6TIsrjJlWyuDi+QQRcdvl0RiDVcC1cvBm5bK7QJ+nymJoAev7BMoxFj8
yYAKpGARVca4BvZQ4b5fceD5c7jJ69yWTELLqSjgFH7ncnbkenUro00Yx/dwUDFsAkEdA2xZ/TRY
H45Ws7R+yDlQsIQSKrCHQoTRWpbyKSUE8QSVIfqQzL0tTVY03Vw/09rQNL4Xf6FrYMh5n69oIXCU
+UV31LVyyuvTRQ2DuDEyHDlCj4MqVhA+XRjKQ54uh4No6WP+BmaGfYXpg6G2lv+Fn1mNWJ3N9M+k
2JFzDi+w9AbVsP6n9R/KnLmHdv95Yiu2nPFLmMvx2dA56UON/vu/binNARHSeFinXT9TzTYhV/pj
F7bMh5SsJbhUefag4gw94CzUY4vwv1vzqff/6q6UZ/2E3rI302Epfil2bmvifeYV4axAr/Kjeddv
cwW++1FGEK56Mok9P3zESfV9g0p9aFwnZf/xtrszm0xHPZMkcCpi1yl1Y0gFB/XIxq426R370Tcl
OCPW7o2Ygabs+HXTBAoQBF/Imde/bAOuZQEvU8a7aLmeLiVXPnj0doR+gcLDV6/+L8HQxFCZ2tWF
4bBJhuBbPOqn3v1ciib/dAzSCKa4wMtbA1SXSbGY+22J7uEOVwM9IURDMfx6zMB2aYQA+EOSSVUn
9820K4Cir7DubLpXW4hTxDjtkWfXybvgkcOy/kzdH1J97BUBHRn6QCaP+M0IIhqnpeXp4mCYfz3g
axX6W0AURDORyEew3GLhO+Xj52T3W5jWVftvoxy2SK5JxZK7wCEAYWynviEcq+Mo7heFsaT9nj5v
2SR7AjroM5JfG1205C3UWQHcuBWVNJtIgMw5eAJnEauI7j0vwWWZDh+KikobNR3sCpXUG4UrhjEn
zFhHcqbUAYEFFSH+ntJc8Io/vwTgoceXTJesyvqB71JVZAyskatBv5ufvCRvTZJxjJHwOl5HhkTL
NCKWBlIAwRmPIklU/adRd/hIzNa9CMK4cpJ7Qf5ZyjKc8Sv6cMeCOy9zBGWU66XBlhGZlROdaWZs
9Bp5nA1j+cK9lVBfwXptEaDAImIUBBsXhrGb8d6AVNxmbLQSyab4DQEnU4z1MIX39D+695fBQeJ8
adhjsupv/OGat4tWZl5LW7jaU/rBaUjnd7L38w7JD9B5znuBcl0BGf+XAKiDSiOY+t21OkIvP060
w9bfI2Myvqz9O89aVWfDK15CU0yJz4kRT47b3sID2P/OixNTbIyo8a1gINAWZQh80Y2c9c8BH5vs
6QWNd64Db2erAfLGj8Wti3HTge4RUnEIBnfGK01ygk8etxF5sdDVWXogWbIeJpU4W8DQ5VYzCzIW
ql0z0mRAScveJwnHmgkXR3R0ON73KUu1c9brw73//fQ8SqaU1LDmBInB4nrWsN/p61PKwL3PkuUb
qpvmoUNQ9xOnqUiMOfmfiT0tJznebPEyM2Xo2R1zHSUPHcuJnxEaMLrZgU3gElO8pUbH6OF3u0au
pmvdiTyPbGHleuJFfG/rXIC6v5jBWKsB0Qrm70ZYZ2bYU3iRsPgYmR0o6tXOSDckoi7GUbsJN18g
ohQ7DL7O5NUAGXkHM+LocJwobvb7w6XMghRnooelg+3f4gHOvWUXrc4Ljj5dweyHqukSTov7Mg/H
FEBplMC7QTrClIZzxA4DpKnJ7He5MT2iQxgWeTBukpsFKUi4gj0hO8kByTl5S2LIM2xJ6gS6wthB
OYaNicuXO+FByRB5VmCqjuKOGA0V7EU2zDBXHo6TMM/t8joKPdRROZcmk3+UFNZk7IK6K6FAQ7MK
m0HCZrj0bVwMtZ0irHssrDICMqwSK09iPQB55V2jQd+fKHrtApJjCs/Gcaj3CbyBzmJi4kNvYGo6
8wh3WpUq5xAFFGP0jeazO5BVwo2tCL2PkcWdkWKbyJhgxA4coa4r5lEdCxWpPVUkUN7rSmy/zM1a
KmiMBGOyzStDzEUTyxXpqIe9mEoWhSclz2sgJyEmhYCM8m5Q1gZ7Hszd7hkYgS3N2iHHdcYEjpkt
msPgEXDBsXFrmXNv0gtUqXrpFIQKcduXsxc9T35ByJECV0lTBkBspUgYsHkgKeZLKbilpwU3DdbF
IRjqQTIU6keBleLtDLnfy4PXdmcMPoBCzZ9QQeAg3Q96NbC0RhPF33hQiNRfq76qc/clDswXCUzO
KHDg7qDZdvZUb/1S5y6n6tAeOIKnO15e7VAtLAVXxCPhLpY77xxqaPGDxKfeJeVCX82gihBP1IRM
L1dV4bpyp/BhOCbhCTdhZD8xNLv6nGmsskfFbKl3btpv674YJ5wYxWkTmYYefbjil+x9+Fw29M7+
6RZuSCr3bJsOJqUO9SrBm6v+NTYK91141XC06rsuWSWlREUTgxm6JZdHF7/R1NAarbu5ecHXNuMM
l3n4K08I6FhdIT+YEzchanBfPlTtYQx6S3C1jC5YIesckaxaeai0saIf/uK6l08vT4yiGZjidieX
jwNgL0ZXiAk/WxSVADoi1ObgEEqBPzc+/BIO9BrrpByvCFiIpBWLz++unBJX5c0DcWprv1SS3Wg7
08ZO0AGxs8ahCtIRJc/mm6EgdvEvfK+1UXXHGZoEtwZdc0RdwIatDZo+x0VbsB8GBLeWQXYmnUes
Qb9syEtSAlXQHh943lt8LmoPkQ5X6Lmu3za+8ocb2YpCv9Lvkf43iXJSQqXZpSoW/uuObfNEBJpc
7w9UkXv92OT/e8vp3sgOd9JHikUnchvrB8SejdM6EgfCyoo3aEfEzQsxq463fusEwscAd4aAPlsI
Uj0W7Kd16hfDBDT1CrSvkT0r/zbZGZgE/I7jJWQWoubDSm9U3CqGDouwUdWTIf32FBsf+f1FdQ2F
1hegleRqa0XhWUqx1o1KoJQNlRiePFrO6MVEqRZsFFDdvlp7VVUsJkTSO95JLoeqsZH1JkYi1cKz
+7iY5PWoe9k7RyBbgMx8oucxkaOUJ6AWxdC+tjA86JdKmYoFS14jFkzJBRL1/s0hxpOfKXG/MEv2
c6JJ7RDucF2C3UVEPL7ivc3DN8HSGecDADQdbu9kdFT8Ni25tclUfeQ9edR6xFW91vp/LR9ucz6a
UJ1sYarpjVkz0xJPfPgDN8BMc+0l6mBp0eapJKwbRx4GMSyMly/IQYPhcZ3eunmARecCx58pd/jr
kyPsd8rFUWnWJZcGakD/84KagbZJZzXC8ZdQLeA+iqYwLG2cDOYgWBew5UUuUp4qxY9oyNi/smrF
8YqT4Zf0YzD4oECzHn7+y603G1bNyfSTmsYqHi+AOb8T8Juiv3iaIURpELnnwUf4/6cvSjSBglAH
KBWantHHEHsJMUU6lOYimHze7VfaiTegdENT4YFz3003XCBBqYaiVFESCN8AL2QXu9KGeAmiZrXE
sfG3Rqu18YDew3d6Ncuxfzp5N68fux20tmC9GWPNd7xaJwiGSl1HULEy18FKM1767ddg2EtTH1Bn
ILbUtfsb8y8XMvZ8JRIZ8dfEY/MH+VtZWpLY6RfObS/xmD7QCRy81/sJEQqIm7fQmQNYUIuA+bZF
tCOSC84zcu2/R5GWg2s4LCq3yceqambTRMH5gexvwFJ6sw5z2Y6Zw6vPKK8cUBFW+cZUuPLRdYaC
RbgKwGDSBqezTggsZ3ZqIXv7ruj6rEdCw8ZjcXMpe53knaoJpSVgh5B3pQcP5hOYdBNTH3eJk4q1
3T1Q7KeugY6uvwFXhRTYA0xS3FKyjdfC41xQUoy+7mJD3/a0yIveCmbSeAlImMb2yTflxaGK3XH7
d2WiYISKvq4+AoW8l5Cx0bHuyno828GVdoeX/7ArRPJfZB461tLBhMOUoqd8EBr9DtMPjO2r8em9
KxJM8+GtwptUQ7eesWhhppgqkJAVd0Sv5hSQFZvCb5goeWxPMwe0zK4azKUIEgJqXHmGgvVUaiY8
qxeLZDeIo7x8qqnG5QJOuLLinI8a+mI/bkEVGcwSpRygSStwkE8W7JbJ9ULc+jyJG/OxXQGwGJEH
8GA7S0J8TYegKryv8c01s8jaQozWbPI09vJ6QMCnx37zGAsLsyzwWIh70Jot+wQwC8bjwsfcPc9s
pfZ2fAGh02/yi8LTN0yGKHWjfSfVdhvErXH2ZuSQcGS9FpRZ1MSBHzS7njifdg/a4hE6qy4rQzMI
4LRHYrggb970qeGBNRS630toyA7WVSz5L2fVUiO6g89kKKGBobDQiUAa1E7910pDtgxZxgt6y3oX
E6mGnKfmduM1+A26AD8jDkBd+L75a8OPmCQPct9hgEDrdj+ed2NB3E1AV1FSWxSm95Nj5l5xs6RT
k7G7pBPkPkhljZl+zAxr5+NRR6Q7rkXmB31GZntiHJATVgwcWWFSOnsdyI6Rt56E3gp8T94W2mhU
H+UA/JghrSTkZ3atFS4GdzkMT3VkMqZ4/Klgi607+P7JawCT/dYQm8CiYtPJD1yrwhOLFYk94YXW
RM5vAwCYCyfkjKO8nZ9uQbvZRzZiknsvqdMKKetujlBgsbOZDfx/4Di8rn5Gk5Gn89LcPpmu8Jbj
ICo26rQ/Y+ovDd4B13rZM1OTT8WpicRkNOJLrHJbKAY61lB0lenjdXf1G6X3+OaGaVuyMPzQzg/s
1K0reZ0cXkEM6Ln94cg3P4CPFpHQ3xYMr2HxnV0CG4Qd972CeCqFJrhuhVBeCP0MuEquzrFxM6p7
YawgN9F4VqV0BVhrgeaiATxmIPaS6maX5OvygJt75XzsuxeVXU8raDrfkaE4RY1pd0NmH6bcykjE
A3bm1hFreWP+MvYxJYoYCVZAhotobFG4FbD0BTCHGmeaaJki//tjivsZK+NhAVxVVgAV6yPIiK34
cZquA9NBhrzv0XCAPcNh/rUaqklUCbqE/+NnA1+2Xkl1Md38fH8FdYUUfVVETvXm5yG3mMUuJwg9
LwUNMMthmK3+HK2MWCQwZVspDVfQO3YGfl6/9jlN+hW8ttltphgl4yceDqAuVGBNqhQY9dqIvOQT
IFmip5wAf8icboDn1r+VwIeXj4JpUodVfEzn40ibtCJGvEyb4ivAeJTZ+oadowUCgQxRv0xBk0fk
bJLe5Tr7iap6++AmbbDI981yPsnH6ltMxFTO9xPl5W5fjj7kz/DQc0oitRwRjyCEJwEcXJqoeHz6
wMUw9zCGGlBgStA4PG6j5HRweIsvbZEWrcV6mDMdV6T83Kcq7AAVq3vTyQsIYi/3uDpmp7hx2Doh
QrKq/yaSLPVB5xj1DLNNbku0nBVfAes3A2QZCXPjquHDdeFZg1YHYmQXWcg0+FyRyZ0vC1n2lYMX
CE0Do0ItCW3HIYn7RGtzXys8pX56RFNo0KAqPNaKAgwxX/6pwmHTOThSjCex39XgMtowT1FGghpv
84HRdZnM0YL5aiOA4v9+o2F8ZZj9kPREdmnaxE+lEEs62X9f/6D2Kq5SdyVMxaiQrgCZwo+2cffm
yIG8mkrCNn8AKvPzlYdsodHHAiKXWrQb10Qx2uF1v9ztaZHheJkV6gIwFuKxDxQCaLdFJ0pASsdP
fmW523M1Oc1cJxKNUuoz5k6cwYCGmDitRhSPVkqdu7nVdSze66SAnL0/xxOFVUoYFk5+FMH8vBXT
GflRqs1j5qyK2+mB8i1xl05ZbxcciOvaDNsMFcPCXjDNBkbb6QpXiCq9+80DgggBCE6hFIjdtsal
c67XgEvVRoKNw73P+zbGm8Rw6u1QZPR3S3mAVODd5oWUBDnbeOuD9KN2q7rNfw3XM6g2ndpVBngj
GBHySCjmDAA7CPWhTlTSeuEJOceni3GJrerBmZvTvvKIaVcxD/zcN/U9hxUvRpB8GetYTWUHRA4J
Xt+EJV0BEhWfb0WQOO2OBgq6ztx7s4rZCxCsF2WRGMz6oEJyu+swkUedBwcepRTuRGpB7rOl9jsn
1s47ZnAf2+L770AWudHqkzmfqmWyelRQC9Lg8lYxwff2aH8slfcGWJeEeG7yt961Qo8+57+5QBOI
67JgW2C7+PW8ErSfpsgwL3aZoZ1tQL17qrmlKHDVig7ERG0ZCKhXqIzsC28TIqREsEc27La+QRiR
xlIg8WJhhFjHRXYaL9Ef6x0mXP+fDGvCfxVUdioFs5w3GWCR/hBEiYcuu0eGbJiV4ompycu+MD/c
YTwxl5QVy8nPaxMAloBR6ij/yAxDXOUM7un/1HpKrco8t0m8DMCTQjPc6jKIUISjjCxdYKRHrqzo
niV/GsMTcjgebAHdI+mibRXs6S8TSkK3VwaCQzTeQwB9/xuUbzi3o+8RZjw94ZWVCCX+OVLhre/O
GBAdorR7/xCZmacmVRZeMqvNPs86fisVnJUW5OK4e7JjkfvWeAoezCWj37kWZe4pYbqaeM+65fjS
QhVFf7ZBCZNFCsg73iWa6iiK6dQ/JNLHRxQTZNm6dSbJDhIoehJLR26PkZrO+yvGIoMjOuLBIVu8
IATjsoUFu7096bvT8mZOt2bRbv8OLeD1hlr7GvuITXVyddDzvhrnDrZPLphIkVcHU7h3M3RUz4q5
HTgWEXUt9QrtNeY0l5Ic8tW0psOehtGvybn7MY6o4r/gvuAvVdBizeiy5QkMk9UeG143CpwxWUbI
mOLWXBujnY3yIhkIqSFpUvV0zrYIx+rsvg1EaNk3eTaN3zT80vbtVmMSOD+EBIU/5H8T4XlT7yl9
A+Oo4MHNokFeoD6VDAlciVWNwynuYPBAe5/oBR76UMJ6Agw66XPgmVkecwIWXzuvYWdTsR1rvl0H
O03Dvl5RML8E8Q1UsJIDgOu8MYO+A1peYRKDW72Y8xJaXuHS1G8S4Z4qwN06RlzVT7TuTwRR6PAe
9u1FI8j6lxnn1tVUxDXHWi2ezTVv4f26rVtiC2xw6fr+Lb9EVU0nrqREPJFWX+eDsZCkZEKGr2Yq
tznmeSoWh9qGxK6MdY2ikI/4FkvoVOJJCQ4l5IwcWT5kM2mvqSbGAs5Ynnswb1ekOvOllLAQdQ3p
z+Tk6SZoc5fPAwgb5y1W2/VjfSMPh7d7Y81D+3zRPvymRyfAxneOVHP914ywt89EpwnxrwBxMPeg
LtpMD6AdXZOKX8rrt4YHhLEwxV+Z4ForS7fElijBbpJXJLVAfVYbJzcWOoDtclKCMIhUIRzQ3mhw
BlaFfsZuGlELgNuw2UL8TVNIlSN+C7J2VRyAFslspy6oLctD8eINj83Y+9/b+WF3LJ9IOg4Fao/5
4uMAmAJHo1tU/kx1hjrPGF6fkTSIdE2wolBo6pOI9QTqKDl0sYvfDvpHF2R5ZYXwzmBI3JNdxtiU
ABKej5Xe2Jn2vizsho80e/oc9or8eKDu3AoxJNE0QmVV2Nkb8/9oP4dpsYtyIhx3BQyNzaHK2unH
x+j4++X3PoGgIikSHUp44x/o28rqgScsvanApF3XxGn1evjA7RsEWBVAVy38o5oRJ021d/VdPKai
SRsnwAKRWw0RLlQxfUPNCkRVcbX9sosdZKDbNncjHz33rL7GjVHJZz5EiH3Dj55aVL03RUFKF7Cx
DyzTHdWp3y0GSOfuCes1Q/bqezw0xHGH6pqLnmSY35j07fJCOi3DcKMcKmIGPgioRkvE/GRdpVCq
UT0az6GUrEIbH8rTCSWZIeoH4Ux6GtinoxcVzBpbowoaFPwcG1zGhJ3lnDdw0VPnP1ux/qK84A/h
7CmFtMBdQ2I2luvCpMDk+oHecQk5wKaPiPrvdNDhoOvWhueZ2jamkLJJWEU9OTjcUISCVXdgmKM8
vbgU/1S4QLTk0Hdo6H/cSyeQxxcJXSSgJRC8WzBjQ+rBJV/lAgKRL9EdmqZt1/Ezd7KS7LXTYPm3
83rF8NFoVuEUSeLZ6FZkKWjqRJDPSjI5+aIUW32NBCfH3FAKQM/7vJ7LnSeQgxOIcJa/u/elV0sh
IsW2f6t99d1yL5iPtAJMU6hLSkA1z++Mfi7vBjL0PAGuLum1oDWxVIVML0lGm5NAwSH7tLfNgQN8
xGi938wyyT6W+RIzmkCqxUmhyDy9QjSM7ljh2K/l2BLrPSitKEspU0t8QzHET1iLUTn8QgShlJCv
ArfvJb+OdSqEaQWIqEqgDWr8tmJCKMTFsIAPLpnrGf2puSAn6pgY2rfuh3RiYnapI5neqd7oAFNi
B0I3zu5ynY26zYJT06/hQG4oZe9aKw/GYJ1Qwq/TR7zOPcHu7R1+XdzQ6QkxqVJJTyAIA9zNsaVn
wSJj8+1AeL8x/v0M3H48ZJ5OmMTQTXdZPMGnqdW/ICq45zjh7G9NVqwpCFP2CTJx9UeS3WKsN5ca
BLMuj/Uqy66QVvKXy+eJQnO6JkKwG9m/DsOsPYGxlWJ4scAbezAbQDYpNY71QWeqeYHHHh3oxmMD
ZhJBLf2A33AVoZdU2H5O56jpCpRHAbUnZMFSRB5GUoeiafw6NlxsZyu+37oQ6/D4CyWYxXXHLhAN
Tz7rc40Aac/F7SRtrmypfiuoxDPO6bz4Zd98w7Tos3krg4RSMd1ybiwBG+uDhpbjN8IFHnVe99KC
hZgL9qda3qZaJV9bvqn7PFs1/NnBlVxDJtdJn6J7bIMc+Mb8SY8GoyZ6tY0niNZnGjyLfzDjJVRJ
Jihoo4IWxL/0+MITz/R27kHTPCwQ9S3mS6x5tKBfZ4lmqIJsM4GGY4mrRws8NOHmi5ZXoY67q9xw
PaXIuFqW6trIyu+qMrXrs+BOq6gQFBDGvsSZ0JWigdrw9uZ4V//tT0i5JFt7nYMNBZbd5i1kYG3Q
enomkFlSjfNwxE8yr7TOoO48pAYiQB8VWBWx8iKLYGWUn1nc6VJVEzPOXkGnRJGu9DD06oAX/Zmm
BzI4nDg/8W7kSblCJywS23Gie7wWbriUSFRxHFkElz4MJtRy2e3gWZ6G96lZvrxouV6JAuwes/hw
H/GNuDNS9d+wxQI3auxIuM0m+xqFyBdU/ZaF0tl8pjWPHL6EXs2YhoPL9VsRGJRS4kiQhZXkh5Yg
n5lz3nlRnyz3SqeG1lvhLHh68sZLOSP/ug9xaXMSl4/f2CBcW4b8SNkFD2n0cTO7oLi0pLpQEaHa
IXH4aE4Bzh6rnRtqyf4Zm1htvFWu0rv5BpKuzCOjoLLkcqVJAzZNTSP0b2uzNTeJVswNvsdh3h7R
a0FETKo/WAjQtRyArK9Kxvvj3gErIeYtQHLT8DyjLWu++QhVCPsZ0JumuECwDv+h7w7FrMDxVoBi
xw07yQZZTVTDpOA2UfiA0fl3Z5+YY7IVB82aYSn6q9ljeRrppPbZPggHeERvDblDC4p1k3ahoy5t
NgJlmlYkynR6vQoPQri4+AuD7TdePqlXgZuR9BktRcufZ47c/bN8YyHIo3nmwqnLObGd08buS8zp
R1IoViP8TIZ7ofqntBcR8GDy2MNDrAVpFlFqPImZcLXkzbbFSdyBUrNJKTtA0259KDePoyjUWeCC
oQq004YpumIxvV8AJ+VGyhKD1PPE6XvKrTqmt/5CT4FbriTsw9BA2PcRUtzempBcxEIWdTL58aXo
y80Il4y2oU4YhJ71S/T4Lt2MER4NyZ9zQmJqRrj6PCJ3YgMEynJQW/qQh7QMq+9Za2cC0d1gIiFH
O2DfGO7W1wG0iTr6oX08N3PcA9JS8hZj70NBL13E6vxYRN13V1PTTZ+BUbo98URjzdxdJB429bqN
Y8H+A17Qy4l/qicRwe2gAHQvDToVcQgmHW50I+uVNgn21ikdnU798q7nkTSiojJNp7FlFvUkj3wZ
pNgkJ+kdCjqy0cOMtj3QyjLg+i4Cz/YcCxiNOpSCdstqS3O+dA01sEzUS6uBiE9qEGqnpDgZ7+Rm
8cGflPY7G4wKmwqEs3U4HBsHkVp7fUlWp0wDYVDHDH8Jcr537ZZAK0W9UIdR2alqS207hM6N/YAZ
yUZEgCWPmTenV37UIwC/dNySFwBmKKaein6nzL3jtK7FuvPCLEH/HfvXb/xI3lI+jdEpeap8LGs3
XW3qNQxzfUfQJn4q8PZ0S0qSaveQzQr+0zNdtWkPLx9u5dW1qR5jlN6ANA/OmZNQ1TwDSZk50BzJ
WUjlhhNj5d31Dl+xxU4fHu08Bj7LwOnOGom/wH7ONsmKWcoE82RReTy6NyEh4LoMoAttsnJVJYUA
QMUcUQO6kMUIHiK6vYCy6d+tou3CDlTeC1swFQFYYX2IZoZ12VryV/URLeo/HMyYEO0exMuIZ2IJ
vSfoRZqmaaTO8ddD6ojzXNeR9nt9HoGBwMrTMsisOkXMjvfiPDGqSAnrE/kRCjtVjOccLtMkEFAN
9574YvaHwF66mAd5xt2GE6swq0oKAXt46+wW1ny/oPhAiPt1I8Iv6csrKW3kpt2vt7lDjO7qBLYp
mV8fKVAPpsxzVPX2LKbV+IG+B9IkMDPWxzB7MwesRKDhucYs4raiA4SrZZlFvV4JOoX1rxb+6zbv
orAvHyjFwy1MHmRIR1aYJ6AtSPPmp2NiteUs9rzdVYG7k9on38IJz8qVKf8tmt/S9XUzv/n3CUHA
81boC6ZCzorGM6NGfC7skVmn1wjUlxskfJ3JwSzAXOvkxDsqktS6mmja8dHLU5gSdYFa1LDcR3kL
4sYrczFkGSFyvy38xd4D7Z8yaF/pM0kKtcTLIt6lqm6fiWfw4bSFnSMKGzjLnn0Bu/lHaotwAr+b
NnMLUYp5VqNjk/2gFn/wt+SgSNqdKxikz3DtFVqld8+JYvqN7ad8coECEtqYD9bfluzIgCtJLhwo
/2PnuBZaZRHsEj3HP9Ax0y4NlxD/mRKC0EQIXjbcGkAQGgizcaY7sREYOYZmDyUcj0X6RA9PHCmW
ARkTMEv/Zfp7DjmiD0U5mHGvKlyz7HpE1tplc5OzvmNeAXgAnREQq4n6ZM9PBzqXGqiU2NJix5mn
dTWEeQFOD4OGSfh5SRUQtyqALu+jZKoQKHPcnJh/MAmFN8CMyqsJpLEvTkZHs8sDME12PpIk7hFM
M6QDfEiKzRq0DwqXaI9LproYdFo/5nLyDHwB58ySMNI4T9tRSRH5eukRuAns03Lp4Hoy1tUn9OOH
OasvEpwlw70TCmLi7ny2jDVTL5U9v2G0ppgpwh3Yc1+8r/hYkdtHuQ0E4PYjrsD0J7BipLgui/Xk
FaESqbC5GEPt8rFPcof/JWTCRC/F5wyfctVumEkCu8xZBxmjsitnye2IWUm3FtkEfAXaepQZNBUr
HugDEz+LnfTJijpJ1lPXIibFi/NtIS72+LGYz8J0vH8wmNLwoJ3Kj1JA0MYJXIgSkXPtowWNvDrv
OohsPKkvnuBaqPZGKkCu6L+tAoRGaN5CNWe9yCSCivnoh0pXhv4+OSsnnAiAp0AtfEqE1lGhqIgJ
LwyI9nfBgovIlZYssk14QazV1CUzUWUFhyltPrgPF11rj7jLmaoMYVE7wjuGYU/sRk6Ofr/Ptq4q
vxzJJ/0KUMhVafo5ZY3PfUv9K3b/Wyb7l23jLyHp/GpfJz563XyhmEZTvFi1dDKvOymklz4wc0uI
lCuMtrJQEq5FU/f+JgOuyr1Y1VBeOmQK6Hum9dFnV7jkNE7VxJoJK8IefWuN+SO24joQW+YyENNn
8GCnvb1t3httJ8ZvNl57srRi+N8rrVa8g5lkkpKOl+mqD2OpKdizlky5U/VfiGM5PEPYyT+Ux8G7
E8Iq5WeKv5yz0aAFP3OC+Q3o9IpKng8ea26IpNmpjAE4yudkPQj10tJF26j9B/30FRWJLkWOu8UP
u+7iTQ42YbzN+XzVPGEs0qkQOImLPxo2j6PTQV7UQltb6W8smd4/4yH1pGJHwh5hFquGAR5uVBpx
ndVthpbPidarKKCfO+dOy8Zvg6f05kKJb9VmTuV7tbQ8/QqPoMyT4PHyiE1y3NOtXWL8PYQgwnHU
LQZRXKK0oZ2hmGbtMAPgoS87bj4+9jTg9SBQC/+FecfFe62tKlUTFFDkEyaMczGb9EIMonhxUJm8
VJC2qoy76XtjEX299gl9ctmHGOgOKG6BZwrOCn9bJGWG0fkaKrycCfXbpgi4+Hb323qtPK4aKTpf
zg0HwAJY31jJmlGDK990UMRYfw/Hxwa2p2jiimsKMevS0XAyW3Ntz9R0gU/DQLSTB2zkhFfPfeSE
O94seLvCMgSkHAwzjz7MImkfJ+CH2w/wBJHJQGfKvfppgzFhstk/hhcP3ih4CrA8hGLdsn1S9Raz
7FC7669OnF65JseW7HXHFe3QDB27VXby7bblAHM8eE2pfUMW0zYEewzDr4KwUkYbgxSqURD0vI1l
ZvWRqn43OvzGklCt+2ypaIT0EK0lVMC54EBtd/e6g28GhXi6Zd89hKOGVIGqVeovPclexSHUV/2L
ehTdHr+bScQCBH27oHSEMNyCwPZgg/iK9zxIs1e0uJ0K4sjpTXzi0ZlXik1x00R7aJkgJSXMtvX1
pt4fOjD1u+x72Yr+TWhWi4trbG0hlP8IsN3Hr/+10dfbJiKu4n8zqev09KEJDVQVbTo3tw+0d9dH
cgsGlsvTEBtMc2qtaTZ9JZYYcpqUMd6C/vKT6D5Am4fhDRRzyv6wFopeyP4U0gZMSod8WuLkq1c7
vYeszdzV2w4QWRPuytT29x7fC+qO9uxJgNFnWJP5dkYiJTHLihRmWVp9AXiUl0lgnt24TTIr0MJ8
r55R/U/kwnBBoYIk/I/e0ETOVAg7PFoCtw5y+jD9zvI8lTFBCyxvR6YlTngiofZ1WZhkBVv6v9BQ
QKHjAbb1tLwwTwOB0bTpPCzelXDYMn0yshG5q1MqxBO/RqM/9BjqcLIwCpgRGFMB9CCRlyflA+t/
bR9yZHN5KDq330ZfedW/VPDZtMvy8vd7wHlK7h9TG9tv78Jk3+SOJRS3z9/nwCqcq8upUGLG0SUS
UAZBvsv07nEgC0hBtFOEbN5Kd3wo1coIc+J0LwjRM3K2Xo/b2lqOv18dtiF5WZ3nML7gH77Zfpgm
866LyrfBljxEofZTWFyUI2xgsfHVPUQJ8rIp3Av8kLUd0hr2v9B8+wHD8hdceT8O0Z49WQVjwR3z
6p85HRJcrTu1zHY6VcRhJuP6m2UV2SctH2hduM5zHxG2zIUIAwBcs+ssAquo2exEhgB5AucsUFFx
5ccjVWJdIK8Fe/cIvrU9lSKRHmsr6CFBgaUTmIlhC3xswiB3bO9OQkrqT9zWF1djUivW9loBRy2G
YHGvjiXAYhSRiOLj8+8SsUdrbk2FLbvmMh+4BxZZkU8Ch3HZFgsUWD/DG8TIqP3x5UbV08gKsoMT
qZaeX0I8AqOy+kIy3YCT34GYaRUhejv8UR3gjr7fmrB+loLP16poE1QtFNDBcTAn2uXYhmAix97R
ZaiQuPlwt6VFYx/xwvGLy3WlCtsBsANNe6pljtoYGOdQKGnDhq2PJjOP/JV7or0a2FVdCQCyeoI5
GczlmlWRfv/VUjkOowajL2LohqOqPAZMeAktgdtiexDDu9xh7H0DOveKGjgnR5I3/XgZIiwU3YnD
t6RIps57Zq3/3viZRP+wFf/K58To7hyxQ12IfTqkTpX1EscH1nC7IWOtz6pxJ3DqfwOieVVUHXaq
KywlMnzqa+7JxxrgmuOtxmjlIW8cwz00ZKUbRw4FpM6LzT92z62d1wNDSvzHaYF9dNjJU5Mv0Ina
WbJ4zMXJoUo8djww1hrk3DCqzTz7ZMDFhl4T5QQ4DOsTatkjmQ5N80cYEhawFB0vr4n0SkUus75w
aPm9C9dYE6sJvQPKH26rP5cpHQejhO0hkdn3UERe11+6gELDPQpPDMI7QaxHttsC+m5+/hJb7yIv
FF4fFJlnhbSPDa14j2DuX5eO/RXFJLZB+BcwQ3yHaMI/1V2Q50nFT7sLVyGzhYZV7lES/2JJNDL/
RMa064CEMK+hsqeShZiKbMrBEhA2C7XObgRK8QttHUQklBzzPC9jtNtGjFo/HWLWmTRcMCSc8aaF
K/ojzKjLqiIJIUMVvPHIarlQ5+4EUGq4gP3bjxRX99CDESI/o47OIpcy3K7HYerKz0ATKYHdwVqp
cm0KutRB7N9+0Dtd8IuLWJ05B5wRdAXQSYoNloZhyWuAQfMhcTqigJZCCYS8yPezZ/yLAT8BIwgz
z2E3PLAou8rGE+P5hHH1OWlSbHcJ0TR43p5+IDfEnL5UKEceXuzJUsYd3H9ShDOLxzEAZzbAguV6
sT9K566g2DEchMUvdZyWTjBjrFmwGdOgsq2D81raFEqYLaWB0J0Lqys8iFuZz8gHpGZKv0AjzQ7b
bgFTrbPfi8+4WNI60MufFswsLAmXWGmvU8ZidSmQjIFEjUpEpHZBtlCCx6Q4AfZFBS/vPUD7ErLQ
BKse+xdRr4/b6RLLaYu/6oj594EB8VdkqnVYF/aUaMBeUO9wY3pIh4hV0x/7aOViwWaRCc+uo4GN
lDKA7jlCt5jhM4P6egNo0sYqDZ+GwwUHQPO2p+CD8H6LEaTqm7TngeRO0erers6eEybLVb6Wk2Bu
V0IUVhUXlEGpNc+RjuSuouKW/ii2ocmsUoNCjmitkUJ2qJW2DC87sMlmR2ZVGb517wxtNC6FaxF/
NtKYwxClA4vhNpVi4extn/Np6hcAJ946c1oXnd6ykpX3D43z06T3W+/3FIkyjsW2LHs82oiJHr4L
rJ6ix+xah66YnhjUJ6JxF3nndeE9YvVsF4Q9GpqsgMkiF9WBFDa9X1k7nJ+UlfY3eNRa6cwkZHwH
PgNtmOPHXTCjSek5tu0YzOnwv8tEfLThy0oN5bbOHNI4faQDL3oAv13ydgHMXB9hQsHqLOTQf46l
mM64+E8I0gc7VZnXko2PtLMGF3ljSgSOooh2r5W5cr/itWggYiI9G24LiHods4cfaLpDIp/FFW7s
Na6nwzKO0JccRI7Ruse1+F2ZYvjcov95+b4v5mvcKJCytGWD2run0zYc+7l99VW3wR7PGEwNfW3j
S7RfKeo0sx1a+Ed1nOAklEtjnLSOIpTUI/LJYJAdU2IkWKH3kM0t1r/k21P2z/aN7itnZdFQ3w75
8H79+IRyra5QkVLjwhs8c9MKOQbi7Z6VUabZBeJGAhMxVPW4RCfwh9IAqqiHWdNMmzreZBOf/Al9
EUKQpHCl4K7EMZcjW4oikj6s9qGuPsaXy8RE9IKtCu1OyI9IknW1tSVe5S/cLbzGCm9hdfc24c/H
Z95dcUeTq8RC9c10V+X76Ny66ozGleIFwU7E3qvTNqr3P0s8uO7gBIDlCm8kBW6/ZjSWklg2LD4e
LfqaMDSs2A48YA+HAu5YFHuqmzNZjy6j0jR5iPECNob6IyUDbkwUBP3M2RFcBV6b1pY76Gl18QHd
+m0o2invSMFE387LnNyZhoNmFoWh/6taz6C1u+XyzmXUUrDOyMV7alSO5bPMiYy7n6JlpCxcciBH
CT18FJdF67hiZcAHN9+vUPbeRUUWJP83WBnMgcozgSyyWAy7fNeyJYawTtRc2+ycVlaxE4XNdh3j
NxXppLqpvK9FJiW7vx/4hcMYoRS31ZyUBKLlGoiaSmDPSHVXqLEGoyNbbm4WIpE5M3WEuyYdFoKw
xUnGcE8axLU0+PTtM3qgtt78J5az9MMdGxOtrTOAO8aa617BnjI4Aw/XBOaepEa3Vu015vkUnUpX
2sAOkeLflNejO4U7oK8dnxa5Xp4UlOlq0BbbEtSC6MWE2W9QA2j7dR9psM3rCxa8DRzs1xKYPat0
l0kFfkAjLNJfLouyumDWj2Po9zEDTe0rLcFIgYD24KsYiKf52npTRnLUp1MwlIk9UqnW9wmH8f9r
gPZ1h4EN8Oxph117iWJprbCzbTyp5+gJdAM2OZFcjlHqZWXyVcs4AedSFwA7s8q1kK+RTVux4WOS
WwDja/UjyJ2remeP98XBK+bF2KOu6CbprOEhHju/CASUoHJJ+MOQjmRwIeGM42ldIK0+HsTDWWAx
O8oq570kjufZ+LwQDz49/oWcAJ/Yj4jQf00ChzQyqWM8sW3V+WWrxXtN3TJXSfh6YLSNWSUFERh/
s3Evpv6OjfeJagqwq67rPXLZfmJaHoAxroFbaodX97ph5cSJd85hwQ6d7X4Ldc+5q35X1NjDLDPi
GF4iyWUbdqRuBa8E33nzwb9GHdazARpUOFr+EcVhRMyBzLRQcrQ80CnwDv4L94oAjjkGbpTXE4ep
WG7GKlhHYnp/01h/7icnGBCKggTuClGhl3ExVE/X6XZqtBB447qxzXJ0JmVuME4WVMd6o3owqies
gffK9NHq9/q2LKm4wImhXP0ujUW0bM/UtK6RphGKiHKlZDAZRyLczHYKJq5kAPIW/i+gsei6OTVv
bEkQ/rOShQbD6pSrBTBVLQ8hB1qb4oDrOxlgaEB3om0oEEv8UDMo0b0bBXlyIBxpJi2ny61travJ
T4KxZhIExalTD8lvKRLPTi7IsoNWtaeX0Wjy5xJ/5INsq6671fiA3Wvw11rO24jGPJxkrL2AEKCL
Eg5uh8mOLwFv/uDAHnNKbpKeS4017KhV+iaA9YTn0877EihjeLtgU8NBlOR5zpcU1mKt7kzqp/VB
BZYUTTRg3laBRuNJIoXtmCrLBv2EjlXt0+sglgstPhAdnYo8rX/UEwg3jjWO28klfHqe8dZk6fsN
AWInLoUSzpBwp+EVvGctS1FtI727hFOx2NQEmN1K42Pt8p5fywbV8MoTtlGUEgLKeC6ie5dRelfA
Wcy2PuJa7gIGmpY5na2jDZ201T5lMF1NrbzsyB0c2TUUM9tcB806Esi3w3AnwNcC9jyBkAvnA0QD
ct0gcMdoiHKH/mB/M516/ILMPSLX4A85bjlGckJObw7/BLHwWY45MrFcCrOKjzStmOF0/yG2zGjm
kxhuRrZlnVB13pgicXI2diOPS1VZi2tKDHvZeDa9cd4lmn3BBpeJ/spnlwJ3Ht6SG9lhOnMNG1zA
vPRXlj9oF9R9/5EsaMmMU6CuthG5mrjn3y0pQwCCHzaZCnzOPgHbzv9tmWYT9s1lsKfU0RMmTsJq
dcYlo2nmh8Zr+iXpqG6r8yIThVBSJRBschBAcm6PX48nTrtPZGn0bOJMizZr0PJmWYc0i4K1BNrm
bsE6aEc0/OcQwV8VjqGxiKMVKKs7oHQVX3YNwZHh+cCpRAURcj0H1c+RrBzScLsGXdRd6EqdSzW4
eGeukAmkggk5EaQa6owNfJkU7wSIrN6sOCeAumrOZ5o12nKpKbB+LtQAceIjenv/TYEzeuk5KvRc
kCini0zhx8hCf49ntbgD0Vly3T/LOXgfAHmlOxvDlAvXpY4OTvEHPRSMEqOVUlN0sRXb2Rcnm53J
rHTIq3/eJt6CYKiHlyTxsvUb+B2X/cNqBj1j9wieSsX2bcZReET5vg2IOj2+yNQxRLX2LuTIPNiT
7j1dtNvqp/WQI+8hgdE/LyFthGTjNcU0h5sG0h53V4kpx9FN0oUcYjDPyEq+5Vsrtou/MGFMU+iX
QYyjORRt8xpbt0ndxRIANpTusKlC953o1FNgn1L2yPpC8XEdVrueQABX+djeIA4EJ42VBZWAMDrN
aaSUxTIJ5LFadpbGvVDVLfG6LgQsTEjDnbvemwbQ46e1Lv+tTfmpADD+zTMmsN3uw5LnE+V1HmyS
GrawHUSpVNCDAyzVYuEbcaZuBiAODDLokR+zB8yPOrjcctlXHzJcjQ1fsqVwg4ibS9wH/TnqUoen
oPpOJYk0qm/c4chGlboZvgPuVM91yrLh2sXlslTOM5h0gVkpTBGVsx5Mmra5dCvISvliGdEqqfT/
yo0UEswvzXfWsEOyJMwjftj5q6X+TB4ghcQIzxprSreRTxpm9Y0wuAbXVQtJBAoXkQPvm4rf85K5
7bbz+QlKDrUeutUyS88y8YVERQfGawlpKGnB6Ryf5woUbiUq51csIqBF1jqSD/FKNEhNAIuyEPWq
GJZ91u9qr9Xn6PBLGy2mObnjcmJO5E+vKhBEVRTMJXoui9G+sPhM3BOAsn9pl31+e7ooOniT2rrN
qg7BZqR+g+UEm2vxHUDlDilXSXdI3FHvYSvKCQZghP3BQm3JukEhaesaRtszfGny9sJgxVuXZL/m
I4V0myKkLwTJCW2MLqpePm1iRvmVh/+7P1Cn4DTSiGx8sU9tqJC1KpjTKgApJCBiPPe11NsCW9l4
XBXLI6JwCDZreFuR+jgPbMWdyQPLZUDioPsYWSPsOOH8v+fNf+n1SUP6GMjwAKl52snkU38BUNQ+
gOeg09lKm6zLEsalBD5P9GMjGV/6kYsYyo1kq+Oremg3vkA4zVpVywqmKfSwpPxsQcXR1F8pYCT+
KAICfjbfyYoh7PJTIc7WGWNonhQj1hY8m1rexBO22SGtEx/V0KaJ5rsT6d/KNn6lypo4m3Xz7V+c
QY7O0gv1gPLn5nx0iwhpR1I5+oTzqvceiKx7ma1lteNV8r89jJFxWx6F3aaskam4kfheU9en/Gzl
EAkKi6QBrCFj++JqjcR4YPggSvyOZZEXhIbZywZ1S9iUXM9S+MjnM91/z2sMarwtY8JuZEtYX23X
LfTJmoyDq+o0N9BwABPzVwUuqGSFvOAu0RBoPtTMujAqEfQk32iqzw5kl2vwywEro6wDiuV52m2j
yxTHFwCKardsvfeiiBPFzu717GQKj0NgsrRQq6I1IIwVguuAn8SOsRlDkGKfZGxJ08nxyjh6cAIp
EMRIebakP+YjVwHVEHMA0HnwTbQWuJn02zdJzM5GfTqV4Dpt3Bbkg2mIxoW7zSI+vE8o5Rp5VPy0
OTz6nOWipbJL7UZ4qKEdOERKHoFHqboYaGw+/3qZecZvx7gKworVoHppDwrT1w4dohNlcueiyGKk
VB0fmXbMYlA7Nh/hUjGctDv5O6s/Flsv2Fjh7cHpgURn5k2uxbQBg5w1aknHPKHPtKaHT3C7IA/I
k8wVnJctv9pbmIODoyZo329cfIVNJ96chXWmitKlrcG1YE9PlStaIc+D9YsTr5xKopq02VeUlswx
/BHd6tNf4HkFc0O4MGGwACHnqsdrQnLbSqmedro0q5Qq569RGnA0Y1FsP58dF+oEReQyIBxt4Yr/
BOX5Ef5Zh6ObqGyjEmTP8p4IHfxCK0EJVhKMXNcKEryE6zKSUyIeaAsIG/k3UHrdh4/BgDoEA0p/
JtdhBSRwg9VU6JAVqL+yauHPbTn1vZpCq85tWrFQT31ipHbZZrA4h/BG1wIlH4EVoSuV5QVvkhmz
ojXhh/ZAOYnBF0z92b2wWcajNFHJN9pyXGiD9KR2ftCGpGmo8qhsxn28WOWwikmqJsS07mQnY4rd
08nQBil3SQhQsOstoJ7OMsnKfPcgf4soJHAoXJoV5+074Sw+iBLbHFeBicVelTqhSXgQYFzFkKRq
iJT4Il1JSb/F6Sjd/0gzoHhdMCn9vXq4rA/hRQkpG771lnqYnbNJh0t67M6rnz67yhLq3mLmy34E
DNWroJVbEiaNanSqYSExJVQ62ID0Pxcpnpdk3xnBahWefETSPgKXdE1rZEhgC9w0gHkLvKuiEOjX
LAwyPKcktKDc82DDGanqFrBsXsYj9NYfWcD1jubNsaoa/G/dC084wqin3VUy+TcUw96rngVr28NA
qOK3F3UeGPBdrFvasjMDgPmF7lk/lJvyf6I7k6D87dO064dED5n/5aLdQwew5eQcfGc9srrY0H1c
iYJBiQhbTLC0KSqiR3uhr5gVkToInc+3KwZl5we2YB9s9LR7FXBhJ7evToB7mEqUJxuTcXHDXVWV
BCgr+EgQMWrKeYCRHgp3thAmEW4jVYSv5bWgjwBnMXm2IAYxHvv8stcISbJ9EXoKxedTXfflet6Z
798XewiHh2NMhle+jv9Z7TVtz27RduY11YPIKVrVuNC8nl37va8KOvWgSfzgd0Edzt7okhxxl6So
SYDxWlSwUBaS2lBz3jJx5UmwIPrczEZzFbzLlC0YRrUPEwIToNCwLj5Y4mEmF2e8xEWlfUwa75ng
O86ivabTpcQGO4PvxpYmmggGOgVFwqNwgTmxbnbJB4oz/5guAF8GGbWsGy1nvOsk36D7O/uMxt2c
wqqGj1z4EwbVmEmtfTFIE6AP/1z9sDTBRbXnpMaM15VWuO5rxx1xxzuh4aJaK1/P82GB0gCd+goP
1pRiFS3Oh8hr7lVDoIJH8rIvwNHIMqs/sBEAAqyqALnm1uKbBY//nwnYC+Xizklkqbixpmzs4bko
DHLvnv/l47e5ZkzSufG85i5qOWUPyQzePXkj1ifmmIT7b+uJS2wN8T6I/gGo9ZfXSFY03j1XJMGj
NrPQSNjhGxKOFE9qPVmFPN+6h7l7HYEI5kvy5sNcT1En9Q17eKTNi7DMT3CFLffRQ7bdZnsp1tHc
UVsJZUAx8ZHzKI8OsQ4+l7KKZd9jyhZz6kmM3+RQM3GXDI+tp/6cxy71ln3Jp0iRzcv8BhPVmmHG
wJGI+HAwsWhJwy/T87M/f/Z8Q2dz6NpVNDoBFoXKw1sL+tzkHDmZDTi6k5PZO+O7eemRVre6zOh1
Zdsv9twqbFzrgqg0td88bah6xbzZW2rNJ+EaiJ6BSDX+XFQXglnigRATZaGOtkZL07+xlcK8OXQl
AiAxWcI3ryUo9vKpMD71IxxfMEoMCxjYRTnqGbNVtbqPlW0xiJnKKWwZZ3+YKFXug7EujXBM9Apo
fc+2h/Y4FlcuZPIA+YI65dhQG0zwB1+Dyvj+I0WsVxTgST2nnmXdQDl4kqxPVFKyux7WYb8m+JPr
ka9Qc+uZ4XLAJ2q1Eqrd8KO1hJ8M8jEb7ll26L4P32Ej0C2pHRMcajcU1h7SIsBSJEjn5VVkwTU9
4akZAAr36uceHwClKZJLlte2efzW/ci+DI8kIOaUR1hZxZIYOZrCHceWyGSC6XD1q6+4qtyWL/aY
8yU28xXIyOFRBmuigJ36BsCBOPGTOQV7O6oeH/wc8HKK2UywAfhiOhlGDlPhWaiprHej9Dzp7/96
yVlZC1H8YEZ+VnZyDdBwf7Dt42LIKJigHTX8f6lqyjGS+2C2JpmIayaTOaBNdOcN4ikU/ga7NMfl
ofSdw5weUaunQCnsPLLc1ySiB8Oj59aTtcTjpH5yt9CX/Ke0OrOCjzFNOe2+tKyZVx3KmhTLTvno
1qlvd9FFOu/LjI4EmX1Mg/vpFy1sF1nTUk4N7Jn0sO9LYPD/IMwwD9bc7FTATw/gMvYIbUCcbz1L
X16pulukjBRH6Rg9PZMMHP3uSfeqyzXLGbyVMZ9MKu+KG+gHpY3WDz+xvo5AIeyPk976BeCADvee
Wua5kkzZDyKXh8QYToVUE49GIvwFrjPXA2ZpjaMJIEQRudubG9C485rBFK6jnFOwUgYRElzMWP77
sZbGvl/c0eIEPicawIigvabQNdiaov+1oZQ9H38Iair1yjSYRhrD6o5E2uQ2L/ElFubyI8TnAZz9
uP7PS9j2gbEXU3BLk0fDDUJe1OntUkynZ9ASlovlR6j79pzSBpIzpKa0A7Bf1QuGWCN1gl6fi4FR
BQTevVXJVytxWchdFRtQtJtN2q7IlxLo/GZviG0tHJowlq3jpnoyKVdhSeXotY/Be2wCSenDLdSX
t0zv5UOiz/+lk1jtemeoYtgJ/tbye11b0zTY94n+CK+Xc6Im3r1mTNLMvppNGA1bXgJLjIVwcLov
MiebRNQBMjvTuI/y+lNYEmpx5C65Rwkdx+YEZpxjcOg2OmDF2BuYquRQ6qaaM5afGqYQy9wafxQG
Z4avxoiP4zbkmYVedP8qoY6iH55KP/3m8qnHUBtEVTzYn5174ZxeSfA5uLbjMSHB8FXq1pvlLkeq
lfWTuQpDtN4WRM75+qR+4OZ6oNHDPRgzlMHi+4DKoUx9agQkcXSh2bvT2lLFWV76bWKa+0MOzVt4
9X9aCZe+2axYXvTXh/mkDWsafNTJph8lwLNiAZRZeqCdjQc5OEn1F/uwaS1CRJAHZ7ITaVTVo6vL
Fsz3QztppwOk/i9JlTGdyJwlPpAs7J2kfXdSoqm7tpiFWNFqPe2ENHoZDq1WK+CCdE7haEqEzIs3
Z6RuUJvvhfJnxaL7AfdLPm0WICzsnk2mF8P2ztfbbx3oPsmoH/kpXwj0gw3KQE26zpYKNrDU6xuS
cY0dAFIUECE/x8zZfk4O4hPa8Bf+os8CJFee9M1bZwRGPrsyVcjJAvXWueVLgfsMlOHFyAb2stPD
BLzbZUuB0J/iFU4YCeNXFKLCfNlT1BKutpKniT6w6umf+Ffpl4CB42PVs9S1lpLC5eI26+ANhqyO
Eo4QdqBM1JgwFEHdl1y+BKn6pJrsss6QB2NprYenO/txq/5evJ98KDdPnNs/HDSbsUUsVATSdvGt
hrSr8n7zLre/aBv0XusH2l4WsxYTfzRFP/eH7TYgIssgQa1pazzKQRVYPCw0zIuSv2E4pvo8GITk
kzgdLug2dxGgQc4OiwmC2AyxbNaYSOfvEhKG0lOrSBHGCfYt8ZwLehYNfNMycdBdRyrK5NEoIQx7
yNmdmGWk5aABRAk/nGi8l4ul/IMu65nS7IIXqeNOmfnsxou+57cEHOfZyIVFVtS3CmBsoVtUcmxH
S19xS0ZwgReKUTSwdKDQvLBDgWYEnPUk6NUQoAcNFDU3c2XXAZsJ9FDjq2dqxkO6bp4O6ClaNAS5
pxXcYO3XpGCRmXSzNwMHLncj0fsVz8ToQBZ39h+rExYIBpmN+tznJjz6/uhmDs8pkg2III6neVnP
EsfT1jyNYzLwwL5tW921yZE9GdteAKUdug6TB97d0DPqA/AszIX8J+bca5uNU2nfH6YhK2yMOeul
ARCpqyV+gZ5LM9UeC4SWrifWVUhb/UZoTsew47ZNWmNvDMa+ciBvkuNqG0N/er2e2PF/nPlMVvlE
RqcAQdnAVwiohbMIyW1dCyqUiMnVCrCEFMdk2wB6ZykuZbo5GIFDm9RVug/XnxPQkrHKRn4UaP1F
ewlje/mG6HJZlAGUauhX8C6F/H0Yw2LuZBZ3LtLkLo4Rz0sDSm+JCnuuHN0SPMnHk7c4qlPpgZBD
Wm+GIGn7yTMZtvnGApgK3evHc4JX1kaCyCQXaPPmZ7Ow+1Jwi4GhZgHmzqGk70My1moN4zt9wVJD
p8taYlm5IRkfVsYf+6xSjdi9goawftKdhoNxgJXwQ52ZKnlb7VqvXY03UE4hm1XfOyA/gHxMrrGe
7HKmEXRzjCXIWYnGlvDGb44VDOKu1QhKjt8Kem6rUwBIxlWlozKDJw9H5jTBSjMAedk80OYDAwIH
pscVmxhyALxvGu9gns8RLyOVlt/jogV4vT40anUAnCA04M52df+4HB97gqfHAaYmkZDn7kbu6s2R
tKjziNAHcp8BiZUDPZPGPQQ8J0ZRVsUR7tJJgYu/4kFL8B1ySqffOB+nusa8WGsC7hN0/w8Rs7o1
7k/1emrD/VNVCoY9ME4XMa2CJFB6sz4mvXK++9Oo6d/kq7CbdooBmd1qMmetH9zsbvHmttNfMgWS
klgkcbiSGqmUXlUfhhHFsIhGpS2LuG8udK8R5CmLHCfRmS+0K4TCeHwX61q7oppCWY9A0EzyxtR5
Zo52ce6ekH7WkBUvc1gWkmHhnh9LAHwfKIMRco6MgFPLoNDOkxfgdNaSsInXShkMc5kBZjVlBUKo
FujujkRdtcpOfTJkMtSujny9wFh/Rn0bceSMI/lc8kn0Wmoz2cKfDTLR5GrKPM29nY5OvYBnuDrC
ykTFYdhgSouiEq/t4byyLoojLVLTecNtQOgatgTrNCwH6okhM/jsFt/w/1+H8Uj1ctv+L2DaWDuI
aZZU3Pnrriu/eLUvpX/z3neWg9XgRJiR7Fw10X7lQ6Bf2Q6iCwTBMni+MRjvGZaavtJgJiCWZajD
2nXwxvU6nbuT2CB4cVSut2C3S0JrkkJutHW5WNWrcuKCde088d6zbgZ3ruvB2op7bPWFyAjcMno7
4ZQkM2qEYgJ7dQPoRVAOf0lyTq58Pja55v2oPIEgOPmFKmZxl0prOC5NtKQWzXRJz4783Tme74OL
BMnDhOw/qcpL60xwSppogtyDviT1Y7J6b6vtbCAnyB5wYnu4k3mo+023SYg2Jb3h6LTiG2l/m5EH
9Cb87i5U5at0809nWXgzhST2Mu49JpP+Jz2NP1Xr+VfSRzXeORuOgecHgybiThXopyUOu87ppW2V
KhrZxSrqVODu+Ypuw7DPTC9FAWqoTYjn38HEcrv31whF+8ElL4wCpxMq0Vm/BBYNhrNeA5xJptRB
MeCEgUNjM0Gb3iSTVQoBSMPMW+fBfK8ByD3lxJ+sGnyHFSchoHTk8AOX5eraRPHAjPRiFsgm7I8n
qtxYQL3ZyeN2GA+xJCUNEQrlilKfDj1v8lpdjTgMaspBVTz03z0FekdR+RPT7OgNU/DLTXSyqJZ+
puF1hGgWs53o75/llMnObLJD6Lt49rM6m/+SceNUtJhKaookauuLaXA36UJiRePpHP1egXVE7J4M
72Z+L+dXm7GtghpRHkdirTLRW3r2PoF7tmt/JIgQ5v3m/tr+/t/T9QGyIb5fXylPxjGHokhiaIei
xKRnNJqi2k/xdCjQ2n4ygYkJEtyj0yImTchSWLJoBrmkhGEq3/jSIPLVLvbR99u+Uq8R4UpYlKN5
MN7PxQ4NfWHD7Gk+pfD0RN2nMGm7MxfqZ0B8KQZ41C39aMliKIGzucBvmOZRYzI0STRjW6M4D7bi
ueMhKjW3yqn44MY+fOA8xdecs4Ehm0WoEUC14RyV7Mr7Xcc3DmmfLQP8VH7R58Qxb7zt9LYGZ7IA
T6eAuok1RFPW9a8sS3eoEOQPqOw0j6fwDGaEHYAsX6jZlPTIbJ6zl18sYIfkzOyt2EjhlI+sSPu2
FkbHUYWUy69WMiNJzHB+8khdJHAfwcpQSV+JtJC7tjRezkSyYRLOFrlsCTz6w/u77zeKVWEw8zv1
B0gxNWDd0llY5DVM2wgNkATeUHIHBSIKlAMLTW5tubtO/ZJMxJU+qGkP+Pmr1X9GL4TVHjuQbJsj
yK3Iu4Eds9Sb9SKB79TEfa+eRr/Tx3hsRsIHvysyfgYtG6zB2Vcvvjzb7V9tYGJD1sTOD/G4UoRC
ZG1+NgZpfCiXZ+xjbfR2CqX2Vi0Xy4rW8rP8YkkYBlJQGy7KXbvNjselqwHYN719/VErc4W8WaEP
8KE7n5bRrmkUVKptH4BRhaNJWJqCof10tVzEoaxOP1hXh/c3PpZIN021tnH0mmGvZIBv5OiJy3i0
VbbJDGw7sjqd7nk4h+Y2WiZzmdTi4r5nHypnQy/F4s6wtzJEP5ZHAamni8/3/87ETpIK9C6nrAJO
PyWV+kMBDMh2kkiVrR/cPwsKUF66usxMXBza3BVPkNlY2i9qW1wL26mD15wfZVQ6M1zWMIqvr60K
iGbol8iwjI8V0KclJQBi575kmu3ZGTpMnWWSzkexWy5/Y1JGARREOScgQkVOo5547gDzZ67FFFJ9
tTskJ3c82hI4+1Z1dEPBcLBaGgwl6MgKvRmISajTJw1Xji/9Q0iTqV1bMp3h14yKEH45W1wsccX6
DsALEeHoJN+xDMbJ4vR/Q8NWdnbfnvZERGwC2BSkf4EwK1zTT/VAFluATJ2zb7US00OqDgvcaGqE
623x+4zfXcXqoM6/D0RMc7cOERlCvbLlvq8n/vwyZXRJIMpI9wmPP8TynjS3XKsVBsYEJHKEMZ1E
9xFe2FyRfuVSH6n84lxH2TQaieEIvmQ0EOFI9dDqWKTy1ImEUZTYXG6MLlCYr9a1xG8EYjqYZ4wt
1akrsF06CGr610WrhGD9oFoJ3xWyuggggDrBaLSTygE5JLGzWOuPw+3aIuS2AZVcXOVcETRGYy1C
eeAxWkehu2Qn63/0dSti2XkBRuXD6QTd2DMGWWhQ6/ETF8vU4qaDYBJnCb5u7GRxCN1MvYuM+ZgP
HndyrPPB2Qi5QlCAgQACGpodLN65G2iPr+c22U4txRYEX8cWQFsl/yiPxTjfF4qE3T7ul3PVxwQB
H+ZEa68v5sMyuac9UrGGsUYpTj/WpmL/OjveZjzAuQHdrDHUzOIhAiHhjuHpA+jSty+SpTLqGuPV
UDe3pGFB+uq+f+AHVfKYuEj5GnJ7f7XEuR0eHLjtblkms+pWeSK/cZpsSDzK5z7b8W7kcsACZ4aU
h9Ig7zPin1/9Ke2RqoLEDc5CvlxTVH9y2LwfQrvjDcKs+9h+9MPirA8PdbpztMuVDdjN0bOdszON
3giJOrSHVsS3Mpupaep1o56ev1N022Xt5m54GRZK7AmkmcO4ApyxfQ9O8DvN0ll/P1Vdxu3JgFAo
f7Rgvb4vvwau4pz/+ZRkJClCWEtcNDBxn675XLXrH45a/o96r8x9biS4FjGziwS+XkjZcgN81DEM
yD73eCShMbnBmuJGmUzg0o9kRpTEI863ZRU5KrXqpiNO0XG3Eyva73uxUgJlS4c4ucWF3ZgWZI+3
0qGdb/O7YHuswgPrPYzViC7Z2+AvdyVELm81Va2dKBKWaCYlosu8hgLTPXLlcUTrYnM34sD8kn5k
ttPkQ6p6tIR9ITn+uMrWSBQXHnDhc82VtY4IomsTXX8EPvUQc171fkvcXyRCs3KAP6ninKY2Iq0f
Vf11qEma6DGMI6HNss1lMxfY3iw/SN+/mGzroPTuxZCOuuAb8xNDTNgz3JLLg1jtRpL/6RaPTsA+
5YMZ63fq1LJgM5FJXRaZKU36UTnBI/awxwfScADZZvEoerAdfvBhtloPi1c0ehqhugp8UkqydHzm
MJsroYKdKwxt8pzSm8Zwj5FmAuULQ64g1Sg+aorqNmxqDadFi8aqDA/4TeOwQwYUk1ZFRcDr8tNY
7ByANLPLlkUheM8LqAVriyqbHzGm02Boo/cm2ofO4gakaNP33MSQoSqUfpnisyITE9eLZiS8QZ4B
GrHBK7uHJWrbWaTyLzYP+x3O0LSMY5UWxoPpSQYeoWJI4PW4QwUbuXB8tx4io2yLob2SJ1hN2Oe3
GE15GMo02QD3prSZkUNqxrXAITWmUrYbVPcfZF/Bt2fPlLdb4379drzncSFWJMd6HK7xHxLOTPd3
RfgaWwbcylugXjZb7e6M0c7lcJ9QcVuTZtPbjpu1IDhurkArJZHVYP/eZ4zH68AB958QcmK9kUsz
TzkTRW7usx1VdRbueCetL+yB13eMFNR198QhvIuw7lp7H8Z2dIjCJVOmqU8Z5e0n1/LPMQA+g+0F
M0kl99WmHV6EoUjMdlLiZcIqmDGRTAuFZgvSOVjGT2r2nHA4u+pSvJDRqkfuSAOy2w2uu/HQWDZW
TZpKApYBjKItJZaxYaFXqj4TYnvKwFshjk8SYfSEHTFTChaL3+3AYuX3xJQaY7QTArIF/O2l2rt+
+ZUD6PTp2seyVDpUJCJ4E6ZFJGXCeOm9/0bTqHy09qLS/x8Yx1Vx+fMHuITS5WdHaP+/9ST0domG
qkTAaJfn3jhplOpse91KUT0EsA67euS5Lx/FiCiBlmxiY5eXgTFRc5koMGYip0Ynjsyjya2+5S11
3xc9bY+DJpZnGSD4yMtfEEyCKZnig+s7nmPCB161z99OkNR70kNrFg0eD6maFMeLwlQBnoiWxF2Z
vuVUHnAQE5u6S0Ct+ZtQ5sKUchpRIlD9qMqBBx8+Eq/8wDzy1RnGHOGFgOKd7tpBUlUC5iDGVtRf
+dMm/xyAEE10dbzMYBRKZilJw4kfsSANJkzD1HSFmAHMLwFtknCYiCMhMg/xrmBA3pwwMg+wptWK
9HBkuDiqY+/Jg2083LQwoKt11GHVjANnb92hCeNmu1UcCehLnKIkzncC/158+LWJT7RfyTBUsji7
AsPlLs3BAQa6UT4a3t3oXpaiJW0vP60ysNrxQDEO3lwYvy2exyiV1PP6DbfZCxp9PDNNlSIFAJWu
NHj6wzoVVxAnuG7Xb8lQUMeNTPyVq2jT8LoQIqa0sKGy7livPm22Kg/KqjZbCTzxiqK9P91ILACt
o7/l+n43cI5I22ZMT7xzjt/LMwPWsg0UH441leL599mulyhzynSVCWRoQ0KQWluyHGQh5nppRzdu
x2s5i65Rg2LP74ZYL9+BYjpolgYQLmp+KIq76SBPFjW/3gwOaO/h58sDJ+e8EibjBlmhG65Zb7qy
P8f5VJOjCXTi5tDGqHM6CcZtW7wUjMKW96EdkuuIiiSZg4Z5VS7jiBq4DOuxFYWl/k9D2dTcMHcf
9//ViY7Dmbw1YBKmIRO+njIQzsbEJnIDfGFHNLpwMFULhccY+cq4EkPrCzrC+W4CHI9WCylVIEYh
ztSOqPkGGpmIE5n3gpBtt7oEhdfq/iNsytlsVZlxx8YnJjN2wvGnCIhvDRFY+sIK2VPh6kAc289K
/uIJwVpI7aHfsK1Jvu1/A4rnhrqF4KvBKBE+/y6a9wB03war7QSfWk1QuY/CdZCd3FDBV7ONWdPn
xJhSem8wjJu+QYoJdGLs61OMi1+j87D7V0Lnmu1PMaF2G4jJXPPPsui+Uq5TOtLGHczDMs9Uog19
0kPGqB2S1KTme5nlNh15I8Oolgx9aMZFqS6sovU+EzR0n3A4QsWlbt4G+2uc3YVc0NCFW/xEhHqn
R2m46egXRbgMhRDD6pBGJIXChSEjgUS/20Ev/y+v2MlJdvQLsKI2/O8VNhJB9Mxhk8ZmuqdlpEpk
fg05QvZFXRZZSUdRHNIdgnrqdWUMJeDzDyKPSLthV/Oa69WO/8y1fYnRJeyXlrG6j/mlDLo2dcA2
ionD9UpddjfFcM/bswK1vFs20CQQVRAhjWp52pKfpQxUWKNGmROP8Gav3qzXfDgL9eQH1kLacIpk
jStHh+magnQUVS43cRP3xKy/ERSCscLdZFu9qg++HHsYfiF0z68Iiv6DMdoir57/FBC9y62GDYTr
IbUWf+zmq1pa/RjYE9zA4CsQZpYSdEyboPGUpYyD8EBofVEGKvvuqGdu+Sa5ArJQvpYSauVVk3Jy
wxGTaDvTDKLMQLsOYwtmwDXhlNH9pC4J4hzHlNCMvxdPoIkGcIOcO/9twukRq+gxwsTrkrz/cixX
fpR4j/GboId96Wd1/3gB/3vH8zeK8zyyVPKIOqb5u1h9lrKvc7DYsH5rLb8g49iBUQVMQbGS1D+0
fMPpWuWP8MlAcoF5IcQdog3z/QihJqUTTrHso7xfEkHc+diIvb0lCB7flPVVBrVPKzVDqRBSvMoM
8ae0XWERA0qBImEP54IxFJEvx8ZwwYzI5BiWRc9gRSpligGbJmg5S7Wnuk1U0aj9W5nABH0v4VQq
kIsLOKMyjCGqRND2b9/Bbx3jP0ADOa9BFY2bbJnRtT9ai81An9Y8neQe3QCRk0ISc5ezYexjVFQr
DDLrwDU/ZgFsjHK7arCBTJzJpLxbPuUEYRBq1Bx8cswbBMptSHfK8mFPXO6Iw1oHS2i6knVWFxQC
8JJMHhvpOd9jQC2dN7RJZPm2G9BEyiN59njGjN6Guh/D/egrDtV+4Gap/LNDg4hiZkDoWGa7A98Q
hLL/YnT6e3vggPAUsAiJwcyZIyA2YllCjLhBLcA0CnSbnZbEVMZRf06fIC8pgox7ho+FvQ+j/Ctk
Rll9u9BMVXutnmPVL3n+3N0XBmd8+sIi3xUA9/sPrJcYMe3CmN/9n4IdCn0qfexs3ZpNHYI/iw0D
6dEkCml+IREArIqPxAWcABgETFvuc/age5V+Ya9ps+04YgUCGj3LmLi2kyRxa0N7M7jT9c//QKhn
xJxwtPmaNaX3qV7L4fQvuMVIoXfAOwn9PNBz34/dzF2KLZL7vOOoDHqKC89h2T3oLkj8RmC5OmM5
/6zZcBV60mWCr4i0JYqBDaEkRUzXLIOvMWxBqavtz4G9j7U7Fs84JmHors29EG/Zp96poT6/KpVr
TVjdoDGLmtn6lRYiwP34dMmgjqmA/JO878ocRpF0bKVyw/iYYAH3tXly87HqXpw9vkGfrECeFNkw
zVRVIi8x3lRQawwXCXTxJtCmTqC/d4OobtAdM6r3VD7+wrVMNM2wgAH6D+w0zudEiX+l+7owa27u
VZbONCFEL43bj58w1OfV9ndVLiQqeJmjnqnf1Gk9cupGECjTYJPJWik03mDMFvE00azbTRHuIWYp
Salj3j3DdTsQF9m6v1m4C4rYz+AEPkmjE1fXvm6KEywXF3dCGh9asP7Znj7NM4cOacXosk17FfCq
rf+6UMTiOPO04Tsbad4bpRmMbaHD+GpxDDhlxtqh/LO7iby5GTYZjbCKHbQjWpPP5Et6BndKr3ZM
iBoUcqR/GSErgGC3dBXV2beY/NsJ2sJtafJMPLv0ifxVOgPwgoGUssA+fVF/D9LODal1JaAW0vHR
U3m3eUnD7PABEvLXDWnKzaXSnaAQjMCtWGEzNbLE65hBhScBjMRhtWQFo/QSedYOxgZfeRHE+a3F
IMoMzJ0mL8S5woyDnNhvEqrzD76d/osdwVhHNFWepbbT+zwroK0azuasvSaQ0sD+iFBzqKt8rS5v
R24twKLvyOy+EY3vJZjgII9PUUbtWSR2MqC1/veML3N7TU1T8M3WuIlvLxRsMDSkG/bji3Zj57S7
FzjK3sINFjRdPAkCvlqLNLheqtxfZEYahtHsOypQbn4mFoKS6jT+itt1u6uEAUHeh95pvJd/IFdT
d+Di5lDUfs+XiW0mkyGTAB1XyixmJx3FzlgiW+G2ZZNg4G8fSj+6Hkvs5f3LRtF1Klvdqfzjq/vF
4/iP57bbqQOGqlbzrb6zn4TGo6YBgMqa/Fy55DshPAXfOT2Em7Dwhsd/0gOJh0cfssz+gsNqoQN4
bhs+ybnAehA2yG/EvW1WkuRBUYTZvtAdTu9WuwYXK6P8WmxAMKpYtUgTr57jy2hP7ZQM3uH85BB9
5Xp0R3By7gAqMw1fDlPJgjGJM7LdbjL2UVrpIWiT8HOOfw3upsPQBqoMndzY4Rb2LK7eT2umnFPs
ir/G7GxeLC/v7EmMRZAf1dcuBJe8G8GXG9HDNuh4on6n+c8ecHppWO2pjx9YAUk9DD7d05ysgoPA
ptwoaxd/j6+uIjVHv9yMhE0f7dYEodiQiuWGUHxmP6rHrWW4700+OsVAqR33kZd+aHdJi6OuBLyz
gcy3/Y+kNs0JshQQw/5G/NWzyzH30ESvECk8uMnXLKQNLmi1HDCXlS3JJhzQzcSYyTUCyS5E+5Pg
eCD1a1VlRhWF/MvvAKcCVP6vEYQQn9ylGOytr/UUzXzyDCdLQ68+1OTtZf0sDB0ubdQuD5RYEv/7
kXFnilM43m2GJ5vvIfhEDVnH96CcwPpLDjnDWXNKM+QY0XLl6yD+P45Q5oRwlwFJioHICiVyA8pp
6HaCdMIWb1N+7LjBGFWZBP2c5dhI3MJGopjEW+rHi743iLht3pV4R+ro0cuts65y1yrC8WRMQbnE
F/oeCphlV+MuNGwdepw5w17MhpMyDtrj4i76TOeLCOSSOQivSNVuxLVopZbIRyarB/TFFCXB5m76
z64pJfl+LF461l4FP4fQ1PzAMKaEx2mPfjJBNF9jOy47e2ptx/s5e7w+8oc1Qiftc+le3t7ypSyD
BtXOggiIVKyKZIdl9S3VwM/jLXL76akqp04xaqUQC+KiMBB3ilDRHJqaa2UndkxmsIwxY1+ieeu1
qkHyDok2Hy0PN4eNq5H3chbDGzDIEnl2vzIDL/WHDPTLG+K/Xpa/2UTI8v5TwWriUM6bQDHnZ7gw
zF1AOiYE9H4fWcub8/ATWCeWo/kQk5kwaLqswOmZcNITJ1oaDdhVzT9sEj4HTKI6luR+80m/dBQ1
MsvHu9+UV0Esu4TRctRgifeq8VcZMsUzNh8eimO+585G+r3YRJuEc1IPJugPvWAlIRf77s2wJ8ss
Yl5nfBgDNb/jVRs+EKSfeKhMYxQ+uihAGjgzLRTrkXnwUbe0azo4p+DzLw1GWEkVLgYMg140xFxg
KOA2i9kCLdhPwuF42F9yG3JKlFmQWsdVv5DzVF9aiVtJF7i4zvJnFh66re5VS4aU4n0fXIJrTgeI
lupSUaHKWyjVgl8tJWnMvrzv9+cilA4djbTVnApRcz4nrmtVDjEjPIyS1DZxYaeop+eDB8TgcE/0
iGmGba/oTbR1iDSQ+nH92HHNqFitRFO/NyUAjzQXogqP6a8/QuI7Bw1o5e45reMyJG5Zc0XSsNpo
nV/k6AJZwgu3sqvi6Ss2TQ3u6SfpAlJTs5iPgccLfw3Phxp2rNmtWBORRFNyhgSdHr7ekhP+Kedf
3Y7jEnIT2TFHd/4bIaiz89E31fxrOo5eROBo7TueUE79TtX9xRaT6UaYq5Ls7HqXC4oNzSFfpR4F
JmzWOzHzXAVZ5LUWxPd9ZpoCA8vFajo4OqLCKHuGRpkXTJGMR5seysEGJun95coEOdqjLKC45HV7
pe7QOLO16/alDY1fhgu/LYSXskSrfTt83JMXYkiWNBbY3Idv8Qs0h5KS+QaJNjPVl2uUBf0z48aQ
jCfX5ms31ZZd0FUkh+NnNoE5itGb/XP4qxMiMI6S9EfGWk3FXx1PN8HPUUCYMVu9xiVOqOTnFZn2
pdjGruunvwazxMSuojzPs7c76RgbyusC3TbAGSBa1UwPccoQCU9E6WPjyrnngRT00/+2TWjrXxaY
dgkRMBuyjkiARnMk7DNs0z/zzFErBmq7NSfuUNx92bNExaa/dr0HL3JLjEE3IH8AhQ2kSHhKn56l
7MbacyTGBNZcmUVkXHV6jWvUEbdS8uGZm6/Cetmy1Z4pjoANDL6Zwc08scecRUJdvCFAl0IVFTSc
Ruv2WfwdLVJqGS9x3t9qtnkRKK+GLQRzm2rRdxTCulm/9oA2na2OMgiVJCpIPSUsceQgmWB24K4m
f0VJw7t3DHAv2TL+JgzoWW7Ya0IA59udJ9RPk1buis1BY5p/0UB2MDYleL8UZDYzYP4rRWXtHTHT
YtzFkB3rmWvM8U7x5a5TAvUG6KE8bkI8q6Av03+Z77WlSpxlq+HsWPnpQI4wIYr745WcUkfEK969
xFUH2LS7dt4XewfbWB3amcLYY+7+MlFVfYsehI6Rar6efKsKgskzKWOwNukHhbzP7tB4nBwrZI+i
6IUqKrlQfSB9zNHMFxXk5z8anVSQl2bQZaAaNQ7NoSW4vkuZFA/sIJJypt/1TrjucaN7rtlde+Hv
F1k1FHzM/Hxoq7Sqe62h90KDP5MjRyWLsznf9CoYhIYJo1p7kJVNEe0CgzBUyzbj/PiMoZ9GewuS
QtvNpmVXGK6aryAlV/Ho6u6ZVkmjfQ7x/Mofa21TV0gXILsqfrZ9VZ7B9fnnkKIeIHUCcLbELAIl
1aOqz7qsmPlqi1IDTc9X47ckIqBlKZs3Bnid3GpgsFfHiye5ob/b4poX9Gh9gsfowdgMbVwvqPG+
t8YsA/v6iPY3tkorCV6Z/VJ0lGzlv7dlRzQfd/cF2wCIyfOadf3ydULiEDRNqVs/0WS/qv7uxcEY
cPdX8URPz+UUmg1QfT62MyL3lQhIfnaplYZHfW/Tj6MfFPgsZDpqmWUGmj0oya/LxaEibzRgvPZd
o/lgak932TZ26TyB6jp8ZwT41a/pFoHLNmpkbhlGhHqqq8Rzfm4FllIUUDUS238Uk94CifV7lnEq
t1RxwJmIHy6RYwJEXFdDv6s9zIaVJd5LyoZT3cKSjKJ+dpVrM/8SiCckd1oIko7sXHVLpwfFJnR3
gbfrSDv5cCCZFuCTsOPA4t3CGPYuGzsTlHuPd1HpIg8h45OoCXLEzMbdZUv7qgOgmqp+8Lz68GI6
1QjvsIJ/CTn0JuLnYkRFfPV8iC4UwAarDdYMVZdQvRR0380JnC0r/P1A3SrP01fDwdgseemgcsDf
OqAjUT1eaJSyKr6+6wOtDkY/kWWn9bBbiqJZ0+KIF6dT2q1C3VHPp+OMpv7/5dr3l3NuXn+uG5Qc
e2abDjvrMqupRy6zYITcFoGfRNaJdGVxGPDKQYPPOJDWb7xQZwPQz9bG0d45mPaVtAQpNO0Jw5kG
dxyF6nvJ/IrlCm1GqynPHcuQDZM2ta8mYLCtxMRNuVsL9atqhAYOp2EpJ5YEjMONnMYs4sAFWtSM
0qWjeEjzTm7umH3AvWsFi3PZbuPdXmEQzy1lRnQVyB4KyCCF82M0Flsm1Z9ldwViaxui4IWxg5Jx
xeLDilyK+z89FSkD8t46WJCyhfgab2fPkp2+xyYhLt64tWe9AQ59CuNUxqiib5qIc3P31XGgjaJY
Fj0PMiP5wuawRSSfBYbuoIeO+8i5ihL76U0ogzFbg6+iWAG5kH1bg3NownD0w/+jqSBvNZyOTlG4
O0l6zpX4eMPqWFVrQn0Bvtwxv4sRmm9Oke57Ju71aQQk9S+WJku+vSpgyjI8juUh4/QyMqHY7U1U
fwrlQu4KIf4b6VgYR17O4KhY+HtVI2j+kUsE2E4nBj+R7PclUyzPs6k9hxJfCdUePl13qyxvrAa5
jhu1CRD8zydwdGTvjY8Hn2F4QWX0qlk9qBkOSjMfo973fC/KAQurVtFXsvOV7rE7QhGz03Ok1RZ6
T8YofbQnSWMJt6W97S0Nz2pjq4nyPTTrwKIWqw2QGklAP/VOiTOcjCC9joshESDC68znk73/R5K5
cP6WryfR1IlCEzoYIFQ366s67urZNsS4BZjQV15HUK+gaqAUeNXY+znQ00JtaZcVM6I62c1K1irG
mFWmqTqkHlg/G/dx2RZXXGZc2zhyB5ymP3lndxNs5a0s3yMTUSJvd8liBX1tdyCXcEWj0p1US2ub
mwDlUNn+bdYKNBunyVBkLzCJQm2uRJC4ExzB5o7T9wFiDk7NqFac9EHeALNtsVEvv9GR8rHTfErs
pqHyMXNIVzFRSTy98bpOQfOZIne165i/DsrAKJFG/nw2by5aFzQ8D2ufoG0WZZ1KAL/RYuYWUCMA
TljkwQU0VCNj36Pq1V5aGSdD+TFBktY2+Zn4eOxvDtBXgwFoOOQPBj7tKTIPSe5zI5SJszGLdRlT
Zpvz3tYmnypUvCYk6c5m2HsYyyEUkEYbWQP0m34juLA9Xjr7He+atI9bsY0UeT0oC64EbpuZzJA+
/PRXcy3KvGhyjJFiyWfwiHyPTzW7O9Pd7OAdc2rJWZCsvPV53xEZGfh/d1aLcXHyqJp9Ah7HY3I7
sx5N3vopbQY8HOc+ktGORT9dsTySpLAajp1L4waubiTxpic3zzKO2/Ho3yNyJdrXz8vXAAn/SXG0
POmUkumKdLo37PWPg2nOOU/zExiuAnfK9YlrtyyrEV7M9Dcxhe8ajx4+m82RW9BBdLD86Lp7O7TF
mw/46lNqpDixcH36FguIU6XxAv1vmEKp7rh8bsdVgGG9uNyV3WaJVsmdhiHnAsl/p0MgSgmEDXJD
v0rTJicGYDxX3jrIK1wQPhKj/flYdc5R8xPvGdu9joLQhqkKo3qmD7KeMjVPdfm+muOqqBWYcLCw
iPYKzGu3W/LcBOHnIthCktSLtEW3H4uSHKMTgN8wv3CyAEDfqvR0jlVMAe28soIv4hjY6XBw9H9w
+tQgM10ocgu6bnbMhQCRKXXHKxMttTAAorPJt6Bf6W7XAZ/9/jmPrb0UJEXEWVu3QsiLyGthmt0A
qEQxT5+YuTGCMQj8Y93rXg3uBGughjKEIkDh5YFNDxQ/kYk1PsH9J0IpSUpV/MZn4FoYWC0wLHiy
du0L4Q76o69FBkSCMgAZNmBX3/Ebzvm8sAkTDdTrEvcftg1akezq+nROl04fldilJPR6aGp9sCcg
vSG7E1xLvokDCXDUST0rCw/Wjw77ZgWRd9RZRBdCO0U8vsuEEfGve7qS+MZEx38ygTv6uP5gutB6
ECWJFNOZmTTZCfTHVZH7wPMUnFISlHsVm3EaCErJsFoEgYmSPMN31afUbsNFrVbDpQt+DWlpVVlY
0jH/vr5oBfsSvTyHvRrOByGTf79fvnCvgG7syEXBSoXk9OKRchN4zCKOw2+4t6ya2slbbo7QuRUB
GwWcQyCCOxqej1agTP807E+VY+WYZqBBZu6KzDwjfQOz3AbITJesDeT6wwhJnbP4BOyY9K862Hyu
LjE6UtOUZBk+KnIRU7U0wx7FmfUHgUvgsOsHt85YH1uLBRSnvQ0tylK7Ko/7QYfoPMTjRwyGge4E
Z9kuaMkg+Jpl45qzKGLx6PLsQcpoPhPw2oSPwhYVKTBfWtzR29VvpgM1MD7qZAvguGeZQfosuvTm
rTFs0LSz9tmXNLGkRiBWIH0OU98c5T/JPGkkC4c6eTbng13sa94k88fifOeXS7DcJtK0DgTaOnMI
c2+itbEmIMSQHol7g4iAm8NofNa5SHPHjVESA8xAtU9T6SB5Ppf7iHCt/Zdz1iGD2cTb2ElYbSJO
urvh/aTl5j/2bMJEKYyfCMy9Xikul/oUfcKPjMoLhIdHECFzZTJXPf0HInr2LrKyk0VxGkiLENyR
3JsOkZO/xYnNNdqU0CqM5h3AMKuE1bJlLv61TAvjlnojrGLHfIgZz1GtQEoVhbhJD+uGLHyS1kbv
obN4+dbTbIs2BofpzvlzhoMpg9DDOKgGT/wkvTW7d0IE3gbZzGfRpBZ1E2+tMNc5eVSEPgEKCjnw
sHEz8kS8NXS0DOAf3FbCq8R0lEx/2N3qVp1nSyxDSqU+rRCFB0ZBDkzP9d/1tPO/bEe9Hs932twT
wcec6qGjG2ec3CXxD1Ty4X/MbYQdANUYW0e1PuqA5ln0vl7yyamqfNA14trKB8IKlRuX6nhgt8fx
sokNeaWdKV4rGoMl7FZVEu7SB7kh2wgObFv1C2K++SZivgwWZru4kbIusm6SjNvDj2oztrDeQJ6H
Pt0SeMQcSRh3K59GgExgNkkG5AdWBdP7lSVtArpi7ofGziH8HS9+NoOxqY7dpq434mdvxR+Vr0qZ
db8IGUUrfST7M6lN8PDKVgW2wW8djzd7dfzDAKDmJ6I/a7Zgzg2YiP+cHQOq4Y+SMZoOx6jidSTu
sPEAdD7jz1bWywsreg2eVoUX4IMsourdYuFeBHInc3TxYtmKjaUrbTVHGs8bwUFb8n7Qrsrh0vHR
IcJdkxFS1Y7oxDwyGtlMsk6fUEykchXTpnbJMxeoA19dVuQ7xZyztxgJOuPUTu+ipXKnEGCBO5UM
HA5BO0gYO8YAA9ylzoIDxfxvoYhdsF7ao3uck9e5Rbv9/KngqqnfF3lNVYNVUHouR6Z66vvKIxSc
pDzsKCMFdHy7cWGPWsBWpzlWeXhTVTWQ1zfCVFxlDujr7RNgnOlMV2oCNUrJ42v/ZtCIHeWgXezi
LUAlaNM/axF69JptC9qDYEu91WQSb6SUygHmm6bpKgYCsEQSrTJw/oXMl15RJ7y26n5/JYspJKiB
tz5DTZEl9HpUk0mQ4imPTkcNrxgXrYUexrMwiEsIBnX77i5+8sUB6y787K0TZNgvD+X1J8PqnVEX
kfb8C+Ku+SkIOtDhhLcwUeZjbyRzw4/Ukb2KbN3r5Ne6sYlvesUvEdAP7935PYT62Gh9+lcfQ1fT
d2uXWME4iekeQmqbQO8DQGK6U97yacyxMCGjz7u2vU0DE0C3WDugKKCjMUFuclo6On4SgFaD78N8
CDtHbmzK3c8feTxRIxCGFfmojPVLcIkl1804d9vklDqm/NaQfUGTuzUxX8CSmeLftBTCjFbSn8Fq
ruu47M+p0s6ro3TaZNvdRczJGcmZ+ra7OJoS3XwpVN+72hC+e8g5zUmbbH05dd7wnRuJNMTLrKYv
Zg41798PRiHRN5/OFCFOXfHYTD/g4CU+DCdJqCgEjd/U3yF5dWbP7B23hAR9l5xw/pqqvlSOVfzz
boGGdgTwnxXtPpDUGnptorNtm8w7ckB1wgUrzVQVt70Pqa2KTHobKoJP52gFPWY8rPuUwjcZQ0h2
ZO5Ulir96iaLAvJm/crMrUOxSz5bxOSt72ew2t9RwS29WngxYHovemTjVwVaNGk7wgHv4ErhJKD1
LTNk1AzJpKSwrUzzCmDEVdq0GJ1hXj9lqtXo7sAXzRRplNi+kcRV49veHTLKdhnxUA4uRcf3rFlO
uY3DWQ4vs1kXQhu8EMAed7H12iWl/uksfkSvj9BXatYxAy/Q4NJeS+OjRNZLFRMgGPJMp4tB+ePI
KualqmO6Qb5z8SlTkJtiqF/paHl99wLyVh6JG7p7HD2rjGtmOPf4dQRNYkt/V4+KD/MehWYuB+TF
AfDi86FPVqcUNopjgPRABLyfVFk9h4U7FVXJxfIFt1MsIm35coOfgOlN8d1nyxFfhoIQtwdMVtTc
NCtqEWYua7aVU3JhfIVcLqcjjqYNqNX2hd6J20GWWXeQpRYFHjrPpPzDjeXG6mUKKHxm1C5xZ+Rn
g1CFib85vTMm4lv4tp5OWSI96skfgjhzaMeXaLCsoGaTTuONFKp76zh0vznoxDuJSPxsUv/aoMOy
iqx7zPzf2LyCzcRVypYO3viZq8PFHmga3vOEkRqeL3F/K0nxsXqrZfj/vn+WuSQOCBOdLlPr3la4
OoYST5rH2+2xWB249MSbfVv/LHkLvP11N+q2o6kPYPlm/8p1igBK+4oi5w1CzUJQypELWyo09BmA
Wn8kRykpqzwbwWnlgrc47jz6B66ps3LAXmLbP/vIs5lgtzPVc8f7oyImqyGEb39YDyNznz8SrtLW
7mxE1UeDTePbQxTlIbvTwUjSgoZPI8mQ0X2fpYRbdiMRGbLoXvuuadQkLxA+Q5g6l6Pz9YbekmR8
hU+qYwfsOrEIgUULWy6vkqCD6rTxfqyY1jGYqHOCzqIun1kJYARLsqrj0vqd5Qnzq+uXZOay+9jk
4Dy45m9NU1aCY1U0nSIhbKEuky+xRW/Gj+9C5Wugot9uOumGJoTe2XUfsV+iqUPdtUvWXI3V4CwG
p7dUv+ks1tSK1I8p2G6/4z+N2atosqfkwqNZ7zgFLK1hv3POm8/pyz26dVAHNdVP4IsX1RzdzSnA
WiTDZlZANNcLNv4TELSJyKw6eXm2kw9EQILRFD73FtBBkMwjgAAzIj9OcUwd+FrLOZQXDTjakjti
7vtWEoHRoQ8GU7DJE6jCtSIPORPT1MpSOFgo7+xQ9TCHNX0W1ZKoQkUMAzeH5xL8u0bBdO9WmYpY
RrCeH/TYb5bT4kyTmz7QAi9xA12UxTJF0PyScv1lfgvWOjYC4UIq1CD2Ly9fuWRUUC1tAgGqp+IH
2xHw7WSe8hs2fyx0qUO0d2L+h6WmetGWRN5HFULLDK4arKEZVt3ep0k1pjJ9CbYr75VM+1A/Qjv0
0PzlYL8GhUIzL0GAkPJF4jFtKw0AGqALiDzqXmkQVo2rzDd+oLZxrysF5Zsy73x1OX1YqReYkMTx
SaekmQzOra3EdyV0GF1jSQgu9aqoXNmiuYwx89DgLBzsDmqCRSUuVtfEUFH1beUZK+bWRaNEYlee
PbHjvACRnI4SgyTIqzB/tnx05uszZsse1pqljxRoPGbGHqI9fywoY5qtL21EgWcqtFHMVe6L1PX4
IdpIZlPk/FR65uhOqpFujc+8vXMrJ3fJPDcLRHxcUfgk3tk1EKJLksZogl611iO1BQWkKa+tNnWb
D1HeDvaPmAgNuGogEMIaRnTCnPeB2Wt2T19ArtvdbPJOCWJRvRlzj37mKbN9n3dZYU5VH+AKpVTU
gxBu5og3BS5PgUU0+tmHZJOl06spMKJIvSL8sZRWELonFPT7D2wB+EwRzTHQxSx8VGM6ATEqaIpe
Jqw9/D85uO2UYoBftXSMbudlGIqa/mhWNIJuZ0tdb5va/E9IwE2Pg53V/CW30sueklIN40+x2tvW
4BzkLX40wWAH4TdJh0oKZDKricLtL/QNYxskyy0/UchWDL2fd65z7jyTu5ni85CGGC+PQ9nY1+4a
4FXIXuY3l16Ecpx8DXIe4X5cp2nYiYiHr9yqE1Aif2IAb/Ygu1L7hZVVRssQUoz1BLeoDJnC/VyN
XINQVVANSSM5xWF8zojc2RcvYq2bp6xgpU1xrXIBEM5YYtKnR/dQek4hCldQnYUcbpRCS1cUH9k/
A5tetR+wauQLpNTm8aRA5KM+i3CTQuKyeYBE4GDAhlTz0uA6ZJiiilU0MOiWrYGXYZDJqf0fdEI1
wC7Izhv3Yx4zpaEKPx3NLBGmFyJSNMg1bXW0L+ZEj4C/D8XlxGNP5vELGCupjcThMnNYqLNteB2C
tHxf+2SCWcwgmHQuWdo7R740J6WC+X7nXkJ/HwdNNsj6gs1H6iYNHrNSFiML81UFlKZflEOiMpJC
gopDOs0pLWmTOtKHowYV1lwUhocMYkKcfuJuOUha25ytDPY3wr2PNg4c9eWZLn2Vq/ix+e5wwQ3t
89wWfdWo529uYDovdxxZrqU13MNDJJrPRGNVuBhegTzr0ZSjefF7hvhPwqFv51GaDbe8IeL60NlX
3cjsIJHBdSFkW722mSm3kWjgJUo+QU891AvPSE/FN/AKHp/CZoPrpEtI5kKn4/8y9OuhivKc1OHJ
SscWb0E3CUD8bEBbwv4+GxnjBuauF+FrQmDFZKR95IayODAyg1aju7v0vckeXPuOGjsg7J79zFmv
/zrz3jK/cmt6OzAX0n/KriTX4kdjSlSHgp8Rcxy9X0A517pTA2MGoCpY80auhBPfmzpzCAocVvjM
4VEPCMBU6ZfMaJ5DRIWZ5ZFd5pu0j9/vbczAB4a3WjXAYyQrKCfoB+3aAsF27/rPa8YxJy/Mp09f
JIAYJ4sotM5skb9fPz3pwGJVaUzSDAQl4KjcPthboIGbxqOV14htVY1yMjdLiUnorvEVBAAoI6+X
tbDuyYJV4JKbEC7xi32R7UZ0Rh3w0BSZXuxbqHPz8WTYlMPtQoYURmQi6sV6vhrUwuJNgiwGqF5W
VvOKikogtpvGTbvxioXORefySJYhpW18eJafzj1RtW9i0kkWtPo+BG1aP4NufEUVJHf9tK5jlkgt
dHQ4F0mtQV3/s08R7RltkdzRcfKU+xhN/6Ykk5zBaEpTh42g7Xv9zE+1+wTdSyc+PXmssi929qqK
WJqSveVKEQJfyYdvE0vvnZXJk0zUYKtE7i61YB1K73bWWY7A4uOAKNjWQDoN0GuQQR/sXWe6Z1rw
8zqNh17q7pX1JXYc0nHTa8B2BrhHlYwxtthNlo1g108iBvWzU7W1geUIbuVEdhJ8AtexmR843bTv
zGzbC5QfP45gvmP4U0a6dx7C793J/FeZhabW+LJqK4lgLqOOkWoQwpo6tO8BYgFtiGH/ybYFY0HZ
YpotPXbOp/EvsQywOh3O2sKCWsfmFM4mTKIkMR/OOwfNJMXwjNdyfLEhdik5w6A6S24jtSlsNaId
MR/6zRARd4PixuuBbFX4qn2j8Qo6BvW6Kg2EiW23APAsCfxJC8h3Xhadep3YF7djk+MBfnFIgIi0
j1zwQ3aEawNuJDlmBfJbCs1hTWAc58N2fiJpwzdlyZvSHSFNtOj3vdGjkwYmp/GgkS203W9EZ1s7
cpguF3Vq7unJnzQcg0AgJW7ghwnSLOOklb6MvrJRxdq7YYiO8vym2K7Rp4R/DMoJ9XI4efAZO3xg
ufqWMcM8RhjDtbzMPJRdF98qkD/2ny9hjFEwnVsFNcVRIO1R5gBArR8wGuS0OJX8VEK1UlTM2KNo
KYBhIOLBN7s8URQm+HNFgnP2GBYja7TdrKSf11o4D5A30tV5kytlwe+zcWdl3A1AJBV/0f2o2v/A
dGvYSKSvWIC4YYFWjrdLgdldql7vsMZxiMI8fzNfAMqfwp3LSuqCZEnAIzN2ZDTzDIVj06Mz0pVq
noxd3Cq/hPZ07O+mVtvf2vgG7OcTKZObKj2c9swI81NUXtAtAZ7JWnVnVOvGdwmOqYOFQFSageCy
rtiNIr/bb4SjIdno9ksZYCpDib83A4b2Bl0rAgvodEbHQPg8XNaswA3NXWeYcVv0hBKhHwOb2Tuy
uvTOPZ/7CbGsYwLATqHCB1K+XGK2Yr38xtXnHDaxDgN9R3RW5ox+0c62E2+KqIBmWgfhy08xKwAR
UQFI8SJYwgCMo75GV4D3yeieEpA55OfcjtEgb6LYKiyAtXYpeiZK6Kd9j+hDqHdpLVlvSfOKK+m4
+SbDmiNuZOjZgEWnWq+ilH4xDBpjGkC8ZjVFbKbwLZPAV9byAsrFLyfXIibKMDQjfKJjNUcKrC7j
BRX8gM9piVSY7sS163nHopLieI6HQXOWPBhN0bLGf3iDl4FlbS2+IL50i/tfK37PHL9AhsNcDngW
/Rocifxhw1oIFE8PwCG+V+eKgpigQP971tbQg2iIbUTuHuVzpUutnoBxj3odpYloxW7lHsikh7Ls
P25b/aJFe+ya2GW61WiuJCc1rSejY5FIXeDyvx/tMp50L08fBruPS96R3W1+zCiMEI5UcNcM6blR
k7wRuvS/eOPX62TnMl4OdLeAKpBo6uRCyv3bZ8YCWIylA1lwz+qVUQ91DYb5W4JEgxMObAU5hsTN
lE7Jw1exdmnHqRck9mstv79fEIe4fbNvZnT2PVBa1zdw4VWiMWUEGvf18uw9g9W+qGJD+xAaChKR
bn7x8ZDE8MD/9pFiDuZkxu2n7NVJBTQiVY0s1oUQqT2VO0jm9lcL/XRWupIMm76/9B52VVxx39vi
lYPpdpzXmi4rOaQ387rHtZn+k8gDlxrlqljPLlo+yn3f9BEXs89Q7L7atwwCq7xanHZcH1VSn0wz
BxYOuordSKUS+PD6+TQauml+ru1mfO8ts4jEi2ksRuhGgfVl0mFKytDmJcd/HhQVI7pOTsnteLME
/GQR01EyWiY8VUNVhFdChWSSkS13yLSFi4HvVe8IwV2xOEMWe2+9rfp8x3Z+hAytJTv8JXAxLK/o
zppe1yMfi5PpnVlGmjdc+BzyiqJL2LLEnju9XyHqWsWUuy5Evz1/nNb/k3wVrQdkVdUhi1nC8+pC
6Q5r5r5uNHQqt5ZQsUankDGgOeXroCgPxSErTWMblGRdgoWtQVQT4ltDujP3e3s7NLyAogSg3byA
lRWh6D8FAsdyMLePHTK+jPzejHtPWJvwrBl2s+zgmc5X0dEXW4OIZvK1S/vLIg+bvW2SwRLpRvhi
CXBLBW1Zs/dVMCiwog4kjlvGz6TIAeHhFKmLzqJqLdExCWhAQd/f4Z2wtFpKSmwIK2wRxemnamPu
Z0UTJMFKTn8H3XiOtqtnldUNt8TIiRf45I9VSOMVM8hNeLnzW+TIi9hyhiFmqqw7U2W+XIYTK18K
P2R9CCFDro/jiAKEcIs5x1jg3dAcS1PtCDjKOOPgFt+wRcCp0zJ9UrcUXQ33v3PyWWMg4sKDqhpr
njqbFE8CgqVUykLhCA1VnuSktvnkOxXirkp4qB+U4TD7HbAPXYrJug2Ai5NVjU0C8Vu6YmLwelVK
wUUoUh01OjMim3vdU1aStYBgGTP25JzpXu3lPr3pSj4FMVkXoVP3BfZN8CFHzJ18pwctD7hhY1Wb
+UFL82Zcs3JHP4YM1i2JbROqmmnl4wUrhiPLC+gXxBbGc0ToaIFaLMeeUnKNWq6srWxtHZeD8I3X
vjiVTCZyEZVuq53FB8/gGiK/OzhN4Jw2mlkQetzBsyWN4lqpaY1fHhpbC1ojdmWsMfX1z9hgPTBs
bWFzjEXDKmjnK0snthRMPBBUomyFWCh7V7iQGQBgA9hJQB8QF6XxvGff0kMETsriaMMxuu8iF9ev
jXBgFSSzD2QHAs4gho9We3c7o/DoElivp1s9ycP9gcZ0fBjm7CQW221p5I1Htc/cds5joB1leItF
FkPhC6uCP6xaq/jTM7KzS5lOtFaWFus3lHgiKxTyaywyCoPZPSFHi16la2ALcqMCQajAso5hFqqL
9Fhj7yw8zQG7wcpWbynm686yU/QV+VsJrZs+4LKjlDPNrEyj9ih0NmhkVZ/unS1VGSEFQAqSZL1b
1ZEl0/d0xeJpazJtfMn0rsCBxx+3LbCB6vVAJxiTFzqe5H69B2y9HGhOk19hn0fSyMka9QYxAv/q
SxKxqJAZb7vUbNjde4aTItHVfa+HlJ0IFbrKLnkA+wDm/q5s7dFzEzH54+H1e4yJZ3TsGD0BVKdY
1xzOJU93vgKcShMJ5Qlh+xrwNh7mQJDo+qwR9y4zAMM4XVmYTkcpGOqXveCuVxE2yRrPgIBzPUMy
azjczXojLzexl/zo2XU7AcfJCewPj47GPBHOjiA2Ac1NWPEnyTd7aYr6H9GfUhV1brBbQUp8cyCy
vqFPRlVouYXyAqJBPaO0LLWHqW9cELe/nL3TXcUIEzF/R+tsP8UCJlJ7H41e2/K7fpxB55v4gouz
lkNDgJU3KMZ3Zz0ezaiO5rh0S8EwzJe5/c7+BW2A16ltmOhvqU/bXG2I96bsEY1hMHHLeZv3HGCJ
HNsvQ1nYNvcY3WDj0Xy/WoFzdHRJadfBsPage9DosRWT/zzZyKPcyh5i4oV6V/iUshBSRoiSZXVx
W/rqpGGMXo6A83Zp2U74AnwGgYcgQygdvVIEP8vmdVhN37vplDjPa52VtC/qc272zEcgEWYRTgMG
L1X+HNsJHAeN4HkOdGNtP2QKfGcb5yrTccWi15HsPsQzyn7CZ5He+sXbDUNv+n3sts70g2fnEPdx
fTt5ayhxKbRMHtrENhgwdemG2h01cLuJjUnKtOUC1QPpgK47fLSuDNLI6DX2DFbS51TEXo1lKx8j
OgfrXgEaDGpw29tZ2WFelH0qTU98LcG29oE/tf8ZL1fU28DkFEN3EU5YpD2hupRcJBwt3w2q1YdW
jPlK3TUcEkJ0Fmj+SYYPBv7b+DDXLBshggh6i2pGLLGiKQDjaRLCrGW64TLQdU5XPHKq4i701U6U
Ln8iJ2NdjUZT9v7cu+WB0j+BE77/waRP3GWi8e/HXDuHkJhvaFGEkyvtbHDHmKGK0uR9vEpP/27+
DOgx9/OsDR6K17tg0yDbRq1zUJGHJqYRfuMIRooHRGu3iVDeAhbczcLL1wuhqOKn1vAVQURGbmLL
oSqLphkdUJozjc4YmwTqVjwAmrGtHoaTncqgg237FW6W90ZegQ5kL/KSfRddmPUDlgucxVbK2BHL
B/1AAlgGM7y+JNIGnwVCoEikgCIYd5a5XjHWkHkxnuCGryyK2J6/quP4M9Amhqx4DD1tQAIkPunS
E9bHWFylHYVTaW/cSBlV/SoYFXfONUfaoU0vhJ3SZoWIyvfBvmLN67Kw4wsu2P5K6+Gx87+ceuNi
HQQH4Kj0684PokRlNqlkgX/OCJTQqFEnGLUXxN9Wf72tUfEmmic7gmS0OPnqmORO5GWtTpbFNIbM
CACCnhb5luOJRTLfw3tq/0Uc4vJYxd/KrgSKz9MihAbQf6JxDn6HsY3eV8ZRAdfGW9KS7Cq5GoGg
hTFBhMhpgH+obHKh2I0tw21UBQdVddBUxK8C4RHj44G2//ZF209Kq2GOOQY0Vo/xjE4moryRrPkP
kuxljz5Z5Y2OyI04SvAbarfIHJfAB7gc+KOXELY8ChgyYV++G9Dk/9FO6YC7yRc4VnFNngU6G1/v
bJOnhhW5i/Sal01BpqWL2m27vbczgeMtjDejwe2MvyrmybwNoFJgmj7rVUiJCLlOzBzsJgA+qfpr
1mYOr27sBc1YTaEjHXBUuPobKyjGsWcdx/5RDpdhqoorVgScH/cp/F2f7rHanP1xKQ2oiiayt32o
hJKQ2eJGTVGJPouVCkXguVEP5KcUcDy6GVXZw7xVAPzDZjRyMVigBXUzL+T1P7S/ADkt0aHROlol
ZrC2d0FdHF3A7NA48xTYW6iByYrqqz3XZcAKAyI594CephpEQHbI84IcWDacLeAeafuHKAVhjmnx
/adHqlbhzC+kM90Xb5DxRGRnZo2m36HId4Flwy/TuNen1lHmPvXzMT96S+sirI7rUY9E/12iUBIn
ruNzft4qpKV0iZquOw9JlvfOYr60+xFE6N0HPcKANCgqQHifLvEk/jBdKW94SYII9/YgHyP55x3p
WvHtTHgeB6no62uSc9i2VmDlR/G+xKTMG0E6q8JTdsWNbd+aBcfg69MJo5nMOHaDMvPMMHXcOg35
3CCfrOZwNBDjSiw6W8V9bXz4w8zPxnn86LG2q7pGjsBk4YMcev05fH1OpIkD+g13zVfh0jj6cAFR
5YBKAJOl6Va2OZXX2e8pi1bO1oHmMMzfekMB0qVXWSOojbKDrTgxXjnFbsXPUfnDf99fBanCtB6s
OqtiHmm/Hjd8kNNYokKE9RbxqOEXDF67zKyY+K7HlMyhZnpL7eO5PKE8QWk8RSheRaD3Nflg6HVp
YqGhdVtOmHE7JqyQqbSldEaBtn7FkqcVnggDY5pB1xlcayh3nI14s+TbUsjcQMU3nkuzksmwamPI
r6AD8P1Ak9ZMrnvNLdS997aoa/BSlSkWSJdECHTQeXmMDzD34QJL7fYuSM+8606t77w0mnFVmzap
5UcLleXXHVjPi+sqKmF7WfmWp4u8HD2nzZPBbZmA2MOqPC5P6SlYGPZMSuzvEjzPnaMBp/4O8/uY
mkyy9w+sohkFkYmqTAk3gbFdqRzPaluxKAzoeVknLOB8J5MzwwhltOsAPtAYQ4ki8ny0GwgHZSuh
5fXerVji4e/ui34TFGnF1EDMKkifCr+be2niWoYHmEoREORv+6Zlx5uUQWTIv6Qu2CsKwWjbNTXg
eU24igQqKkU4Ycq3RvzZzKSAk6butO4=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
