Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/edavis/Desktop/ECE2029/lab1ECE2029/tut_tut_sch_tb_isim_par.exe -prj C:/Users/edavis/Desktop/ECE2029/lab1ECE2029/tut_tut_sch_tb_par.prj work.tut_tut_sch_tb work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/edavis/Desktop/ECE2029/lab1ECE2029/netgen/par/tut_timesim.v" into library work
Analyzing Verilog file "C:/Users/edavis/Desktop/ECE2029/lab1ECE2029/sneTest.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_IPAD
Compiling module X_BUF
Compiling module X_INV(LOC="PAD154")
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_LUT6(INIT=64'b0111111111111111...
Compiling module tut
Compiling module tut_tut_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable C:/Users/edavis/Desktop/ECE2029/lab1ECE2029/tut_tut_sch_tb_isim_par.exe
Fuse Memory Usage: 29960 KB
Fuse CPU Usage: 405 ms
