|counter_test
increment => segment[0]~reg0.CLK
increment => segment[1]~reg0.CLK
increment => segment[2]~reg0.CLK
increment => segment[3]~reg0.CLK
increment => segment[4]~reg0.CLK
increment => segment[5]~reg0.CLK
increment => segment[6]~reg0.CLK
increment => counter[0].CLK
increment => counter[1].CLK
increment => counter[2].CLK
increment => counter[3].CLK
rst => segment[0]~reg0.ACLR
rst => segment[1]~reg0.ACLR
rst => segment[2]~reg0.ACLR
rst => segment[3]~reg0.ACLR
rst => segment[4]~reg0.ACLR
rst => segment[5]~reg0.ACLR
rst => segment[6]~reg0.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
segment[0] <= segment[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[0] <= <GND>
seg_sel[1] <= <VCC>
seg_sel[2] <= <VCC>
seg_sel[3] <= <VCC>
seg_sel[4] <= <VCC>
seg_sel[5] <= <VCC>


