===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 39.6252 seconds

  ----Wall Time----  ----Name----
    4.8699 ( 12.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.0568 ( 10.2%)    Parse modules
    0.7827 (  2.0%)    Verify circuit
   20.7488 ( 52.4%)  'firrtl.circuit' Pipeline
    1.6613 (  4.2%)    'firrtl.module' Pipeline
    1.5406 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1207 (  0.3%)      LowerCHIRRTLPass
    0.1173 (  0.3%)    InferWidths
    0.9469 (  2.4%)    InferResets
    0.0529 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0895 (  0.2%)    WireDFT
    0.0983 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8546 (  2.2%)    LowerFIRRTLTypes
    8.6734 ( 21.9%)    'firrtl.module' Pipeline
    0.9708 (  2.4%)      ExpandWhens
    0.0227 (  0.1%)      RemoveInvalid
    7.2033 ( 18.2%)      Canonicalizer
    0.4765 (  1.2%)      InferReadWrite
    0.6200 (  1.6%)    Inliner
    1.2904 (  3.3%)    IMConstProp
    0.0714 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0692 (  0.2%)    BlackBoxReader
    0.0692 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.2048 ( 13.1%)    'firrtl.module' Pipeline
    5.2048 ( 13.1%)      Canonicalizer
    0.5162 (  1.3%)    RemoveUnusedPorts
    0.0705 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4580 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.3162 ( 10.9%)  LowerFIRRTLToHW
    0.0654 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4388 ( 11.2%)  'hw.module' Pipeline
    1.0061 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7769 (  7.0%)    Canonicalizer
    0.6558 (  1.7%)    HWCleanup
    0.8679 (  2.2%)  'hw.module' Pipeline
    0.0810 (  0.2%)    HWLegalizeModules
    0.7868 (  2.0%)    PrettifyVerilog
    4.1648 ( 10.5%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   39.6252 (100.0%)  Total

{
  totalTime: 39.651,
  maxMemory: 740536320
}
