=====
SETUP
1.528
3.820
5.348
ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0
1.230
1.462
ccu_inst/n240_s15
1.858
2.311
ccu_inst/n240_s8
2.708
3.079
ccu_inst/n240_s7
3.250
3.820
ccu_inst/state_next_0_s0
3.820
=====
SETUP
2.424
2.924
5.348
ccu_inst/n237_s8
1.397
1.952
ccu_inst/n237_s7
2.375
2.924
ccu_inst/state_next_1_s0
2.924
=====
SETUP
3.043
8.118
11.160
ccu_inst/spi_recv_axis_rready_s0
5.418
5.650
ccu_inst/ccu_recv_header_fsm_inst/state_next_1_s9
5.829
6.291
ccu_inst/ccu_recv_header_fsm_inst/state_next_1_s7
6.292
6.847
ccu_inst/ccu_recv_header_fsm_inst/n356_s7
7.548
8.118
ccu_inst/ccu_recv_header_fsm_inst/pack_length_7_s0
8.118
=====
SETUP
3.169
3.223
6.392
ccu_inst/ccu_recv_header_fsm_inst/n359_s6
1.385
1.940
ccu_inst/ccu_recv_header_fsm_inst/n365_s5
2.852
3.223
ccu_inst/ccu_recv_header_fsm_inst/pack_length_4_s0
3.223
=====
SETUP
3.456
2.952
6.408
ccu_inst/ccu_recv_header_fsm_inst/n359_s6
1.385
1.940
ccu_inst/ccu_recv_header_fsm_inst/n368_s5
2.382
2.952
ccu_inst/ccu_recv_header_fsm_inst/pack_length_3_s0
2.952
=====
SETUP
3.456
2.952
6.408
ccu_inst/ccu_recv_header_fsm_inst/n359_s6
1.385
1.940
ccu_inst/ccu_recv_header_fsm_inst/n362_s5
2.382
2.952
ccu_inst/ccu_recv_header_fsm_inst/pack_length_5_s0
2.952
=====
SETUP
3.456
2.952
6.408
ccu_inst/ccu_recv_header_fsm_inst/n359_s6
1.385
1.940
ccu_inst/ccu_recv_header_fsm_inst/n359_s5
2.382
2.952
ccu_inst/ccu_recv_header_fsm_inst/pack_length_6_s0
2.952
=====
SETUP
3.477
2.931
6.408
ccu_inst/ccu_recv_header_fsm_inst/n359_s6
1.385
1.940
ccu_inst/ccu_recv_header_fsm_inst/n371_s5
2.382
2.931
ccu_inst/ccu_recv_header_fsm_inst/pack_length_2_s0
2.931
=====
SETUP
3.655
2.753
6.408
ccu_inst/ccu_recv_header_fsm_inst/n359_s6
1.385
1.940
ccu_inst/ccu_recv_header_fsm_inst/n374_s5
2.382
2.753
ccu_inst/ccu_recv_header_fsm_inst/pack_length_1_s0
2.753
=====
SETUP
3.821
2.571
6.392
ccu_inst/ccu_recv_header_fsm_inst/n359_s6
1.385
1.940
ccu_inst/ccu_recv_header_fsm_inst/n377_s5
2.200
2.571
ccu_inst/ccu_recv_header_fsm_inst/pack_length_0_s0
2.571
=====
SETUP
4.014
2.516
6.529
ccu_inst/ccu_recv_header_fsm_inst/n335_s6
1.373
1.744
ccu_inst/ccu_recv_header_fsm_inst/n353_s5
1.946
2.516
ccu_inst/ccu_recv_header_fsm_inst/pack_length_8_s0
2.516
=====
SETUP
4.014
2.516
6.529
ccu_inst/ccu_recv_header_fsm_inst/n335_s6
1.373
1.744
ccu_inst/ccu_recv_header_fsm_inst/n350_s5
1.946
2.516
ccu_inst/ccu_recv_header_fsm_inst/pack_length_9_s0
2.516
=====
SETUP
4.016
2.708
6.724
ccu_inst/ccu_recv_header_fsm_inst/n311_s6
1.385
1.955
ccu_inst/ccu_recv_header_fsm_inst/n328_s5
2.138
2.708
ccu_inst/ccu_recv_header_fsm_inst/pack_type_1_s0
2.708
=====
SETUP
4.016
2.708
6.724
ccu_inst/ccu_recv_header_fsm_inst/n311_s6
1.385
1.955
ccu_inst/ccu_recv_header_fsm_inst/n325_s5
2.138
2.708
ccu_inst/ccu_recv_header_fsm_inst/pack_type_2_s0
2.708
=====
SETUP
4.016
2.708
6.724
ccu_inst/ccu_recv_header_fsm_inst/n311_s6
1.385
1.955
ccu_inst/ccu_recv_header_fsm_inst/n322_s5
2.138
2.708
ccu_inst/ccu_recv_header_fsm_inst/pack_type_3_s0
2.708
=====
SETUP
4.028
2.696
6.724
ccu_inst/ccu_recv_header_fsm_inst/n311_s6
1.385
1.955
ccu_inst/ccu_recv_header_fsm_inst/n319_s5
2.325
2.696
ccu_inst/ccu_recv_header_fsm_inst/pack_type_4_s0
2.696
=====
SETUP
4.044
2.486
6.529
ccu_inst/ccu_recv_header_fsm_inst/n335_s6
1.373
1.744
ccu_inst/ccu_recv_header_fsm_inst/n347_s5
1.937
2.486
ccu_inst/ccu_recv_header_fsm_inst/pack_length_10_s0
2.486
=====
SETUP
4.193
2.530
6.724
ccu_inst/ccu_recv_header_fsm_inst/n311_s6
1.385
1.955
ccu_inst/ccu_recv_header_fsm_inst/n313_s5
1.960
2.530
ccu_inst/ccu_recv_header_fsm_inst/pack_type_6_s0
2.530
=====
SETUP
4.193
2.530
6.724
ccu_inst/ccu_recv_header_fsm_inst/n311_s6
1.385
1.955
ccu_inst/ccu_recv_header_fsm_inst/n310_s5
1.960
2.530
ccu_inst/ccu_recv_header_fsm_inst/pack_type_7_s0
2.530
=====
SETUP
4.210
2.320
6.529
ccu_inst/ccu_recv_header_fsm_inst/n335_s6
1.373
1.744
ccu_inst/ccu_recv_header_fsm_inst/n344_s5
1.771
2.320
ccu_inst/ccu_recv_header_fsm_inst/pack_length_11_s0
2.320
=====
SETUP
4.210
2.320
6.529
ccu_inst/ccu_recv_header_fsm_inst/n335_s6
1.373
1.744
ccu_inst/ccu_recv_header_fsm_inst/n341_s5
1.771
2.320
ccu_inst/ccu_recv_header_fsm_inst/pack_length_12_s0
2.320
=====
SETUP
4.210
2.320
6.529
ccu_inst/ccu_recv_header_fsm_inst/n335_s6
1.373
1.744
ccu_inst/ccu_recv_header_fsm_inst/n338_s5
1.771
2.320
ccu_inst/ccu_recv_header_fsm_inst/pack_length_13_s0
2.320
=====
SETUP
4.210
2.320
6.529
ccu_inst/ccu_recv_header_fsm_inst/n335_s6
1.373
1.744
ccu_inst/ccu_recv_header_fsm_inst/n335_s5
1.771
2.320
ccu_inst/ccu_recv_header_fsm_inst/pack_length_14_s0
2.320
=====
SETUP
3.939
2.044
5.983
spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n607_s0
0.998
1.515
spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4
2.044
=====
SETUP
3.954
1.907
5.862
spi_send_inst/fifo_spi_send_inst/fifo_inst/n582_s0
0.925
1.378
spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val1_s4
1.907
=====
HOLD
0.348
1.629
1.281
spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_1_s0
1.163
1.365
spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s
1.629
=====
HOLD
0.350
1.632
1.281
spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_0_s0
1.163
1.365
spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s
1.632
=====
HOLD
0.350
1.632
1.281
spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.wbin_3_s0
1.163
1.365
spi_send_inst/fifo_spi_send_inst/fifo_inst/Small.mem_Small.mem_0_0_s
1.632
