<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project.rev2pcb\impl\gwsynthesis\TangNanoDCJ11MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project.rev2pcb\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project.rev2pcb\src\TangNanoDCJ11MEM_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep  4 14:28:24 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18146</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11028</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>485</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>sys_clk27 </td>
</tr>
<tr>
<td>2</td>
<td>CLK2</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>CLK2 </td>
</tr>
<tr>
<td>3</td>
<td>ALE</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>ALE_n </td>
</tr>
<tr>
<td>4</td>
<td>SCTL</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>SCTL_n </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk27</td>
<td>27.000(MHz)</td>
<td>152.518(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLK2</td>
<td>18.000(MHz)</td>
<td>53.061(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ALE!</h4>
<h4>No timing paths to get frequency of SCTL!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.507</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_14_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>11.752</td>
</tr>
<tr>
<td>2</td>
<td>14.535</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_15_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>11.724</td>
</tr>
<tr>
<td>3</td>
<td>14.953</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_11_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>11.306</td>
</tr>
<tr>
<td>4</td>
<td>15.137</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_0_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>11.122</td>
</tr>
<tr>
<td>5</td>
<td>15.540</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_8_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.719</td>
</tr>
<tr>
<td>6</td>
<td>15.544</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_2_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.715</td>
</tr>
<tr>
<td>7</td>
<td>15.544</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_6_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.715</td>
</tr>
<tr>
<td>8</td>
<td>15.544</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_7_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.715</td>
</tr>
<tr>
<td>9</td>
<td>15.555</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_4_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.704</td>
</tr>
<tr>
<td>10</td>
<td>15.728</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_9_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.532</td>
</tr>
<tr>
<td>11</td>
<td>15.728</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_13_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.532</td>
</tr>
<tr>
<td>12</td>
<td>15.731</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_5_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.528</td>
</tr>
<tr>
<td>13</td>
<td>15.731</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_12_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.528</td>
</tr>
<tr>
<td>14</td>
<td>15.739</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_1_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.521</td>
</tr>
<tr>
<td>15</td>
<td>15.922</td>
<td>AIO_latched_0_s0/Q</td>
<td>dbg_reg0_3_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.337</td>
</tr>
<tr>
<td>16</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_0_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>17</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_1_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>18</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_2_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>19</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_3_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>20</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_4_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>21</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_5_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>22</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_6_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>23</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_7_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>24</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_8_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
<tr>
<td>25</td>
<td>15.928</td>
<td>DAL_latched_2_s0/Q</td>
<td>dbg_reg4_9_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>1.449</td>
<td>10.331</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.008</td>
<td>SCTL_n0_s0/D</td>
<td>SCTL_n0_s0/D</td>
<td>SCTL:[F]</td>
<td>CLK2:[F]</td>
<td>0.000</td>
<td>-1.962</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.008</td>
<td>ALE_n0_s0/D</td>
<td>ALE_n0_s0/D</td>
<td>ALE:[F]</td>
<td>CLK2:[F]</td>
<td>0.000</td>
<td>-1.962</td>
<td>0.000</td>
</tr>
<tr>
<td>3</td>
<td>0.199</td>
<td>tx_data_3_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.448</td>
</tr>
<tr>
<td>4</td>
<td>0.206</td>
<td>sdhd_inst/read_buf_1_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[1]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>5</td>
<td>0.213</td>
<td>tx_data_5_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[5]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>6</td>
<td>0.215</td>
<td>tx_data_7_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[7]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>7</td>
<td>0.215</td>
<td>tx_data_6_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>8</td>
<td>0.215</td>
<td>tx_data_1_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[1]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>9</td>
<td>0.216</td>
<td>sdhd_inst/read_buf_7_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[7]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>10</td>
<td>0.216</td>
<td>sdhd_inst/read_buf_4_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[4]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>11</td>
<td>0.225</td>
<td>dbg_tx_data_5_s0/Q</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/DI[5]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>12</td>
<td>0.241</td>
<td>dbg_tx_data_6_s0/Q</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/DI[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.490</td>
</tr>
<tr>
<td>13</td>
<td>0.323</td>
<td>sdhd_inst/read_buf_2_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[2]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>14</td>
<td>0.328</td>
<td>sdhd_inst/read_buf_6_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>15</td>
<td>0.333</td>
<td>uart_tx_inst/tx_head_6_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[9]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>16</td>
<td>0.337</td>
<td>tx_data_0_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[0]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>17</td>
<td>0.339</td>
<td>sdhd_inst/read_buf_5_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[5]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>18</td>
<td>0.340</td>
<td>tx_data_4_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[4]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.589</td>
</tr>
<tr>
<td>19</td>
<td>0.340</td>
<td>tx_data_2_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[2]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.589</td>
</tr>
<tr>
<td>20</td>
<td>0.346</td>
<td>uart_tx_inst/tx_tail_10_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[13]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>21</td>
<td>0.347</td>
<td>uart_tx_inst/tx_tail_9_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[12]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>22</td>
<td>0.348</td>
<td>uart_tx_inst/tx_tail_8_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[11]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>23</td>
<td>0.348</td>
<td>uart_tx_inst/tx_tail_7_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[10]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>24</td>
<td>0.348</td>
<td>uart_tx_inst/tx_tail_5_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[8]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>25</td>
<td>0.351</td>
<td>dbg_tx_data_3_s0/Q</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/DI[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>reset_cnt_26_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>reset_cnt_24_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>reset_cnt_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>reset_cnt_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>init_cnt_25_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>onboard_rgb_led/bit_count_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>onboard_rgb_led/bit_count_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>init_cnt_26_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk27</td>
<td>reset_cnt_27_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>45.880</td>
<td>2.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" font-weight:bold;">dbg_reg0_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>dbg_reg0_14_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_14_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>dbg_reg0_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 30.948%; route: 7.883, 67.078%; tC2Q: 0.232, 1.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>45.852</td>
<td>2.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">dbg_reg0_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>dbg_reg0_15_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_15_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>dbg_reg0_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 31.023%; route: 7.855, 66.998%; tC2Q: 0.232, 1.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>45.434</td>
<td>1.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td style=" font-weight:bold;">dbg_reg0_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td>dbg_reg0_11_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_11_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C49[0][B]</td>
<td>dbg_reg0_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 32.170%; route: 7.437, 65.778%; tC2Q: 0.232, 2.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>45.250</td>
<td>1.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][A]</td>
<td style=" font-weight:bold;">dbg_reg0_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][A]</td>
<td>dbg_reg0_0_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_0_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C49[2][A]</td>
<td>dbg_reg0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 32.701%; route: 7.253, 65.213%; tC2Q: 0.232, 2.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.847</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">dbg_reg0_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>dbg_reg0_8_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_8_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>dbg_reg0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 33.931%; route: 6.850, 63.905%; tC2Q: 0.232, 2.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.844</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" font-weight:bold;">dbg_reg0_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>dbg_reg0_2_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_2_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>dbg_reg0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 33.943%; route: 6.846, 63.892%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.844</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" font-weight:bold;">dbg_reg0_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>dbg_reg0_6_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_6_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>dbg_reg0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 33.943%; route: 6.846, 63.892%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.844</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" font-weight:bold;">dbg_reg0_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>dbg_reg0_7_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_7_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>dbg_reg0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 33.943%; route: 6.846, 63.892%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.833</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">dbg_reg0_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>dbg_reg0_4_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_4_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>dbg_reg0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 33.977%; route: 6.835, 63.855%; tC2Q: 0.232, 2.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.660</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">dbg_reg0_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>dbg_reg0_9_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_9_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>dbg_reg0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 34.534%; route: 6.663, 63.263%; tC2Q: 0.232, 2.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.660</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" font-weight:bold;">dbg_reg0_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>dbg_reg0_13_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_13_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>dbg_reg0_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 34.534%; route: 6.663, 63.263%; tC2Q: 0.232, 2.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.656</td>
<td>1.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" font-weight:bold;">dbg_reg0_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>dbg_reg0_5_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_5_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>dbg_reg0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 34.546%; route: 6.659, 63.250%; tC2Q: 0.232, 2.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.656</td>
<td>1.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">dbg_reg0_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>dbg_reg0_12_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_12_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>dbg_reg0_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 34.546%; route: 6.659, 63.250%; tC2Q: 0.232, 2.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.649</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td style=" font-weight:bold;">dbg_reg0_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>dbg_reg0_1_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_1_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>dbg_reg0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 34.571%; route: 6.652, 63.224%; tC2Q: 0.232, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>36.877</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>ack_IRQ_ttys_0_s2/I1</td>
</tr>
<tr>
<td>37.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">ack_IRQ_ttys_0_s2/F</td>
</tr>
<tr>
<td>37.896</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[3][B]</td>
<td>n19106_s4/I2</td>
</tr>
<tr>
<td>38.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C43[3][B]</td>
<td style=" background: #97FFFF;">n19106_s4/F</td>
</tr>
<tr>
<td>38.891</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[3][B]</td>
<td>n19328_s5/I3</td>
</tr>
<tr>
<td>39.344</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[3][B]</td>
<td style=" background: #97FFFF;">n19328_s5/F</td>
</tr>
<tr>
<td>39.596</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>n19328_s3/I2</td>
</tr>
<tr>
<td>40.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[2][A]</td>
<td style=" background: #97FFFF;">n19328_s3/F</td>
</tr>
<tr>
<td>40.896</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>n19331_s10/I2</td>
</tr>
<tr>
<td>41.349</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">n19331_s10/F</td>
</tr>
<tr>
<td>42.022</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>n19430_s2/I0</td>
</tr>
<tr>
<td>42.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">n19430_s2/F</td>
</tr>
<tr>
<td>43.001</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>n31755_s1/I1</td>
</tr>
<tr>
<td>43.550</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">n31755_s1/F</td>
</tr>
<tr>
<td>44.465</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">dbg_reg0_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>dbg_reg0_3_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg0_3_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>dbg_reg0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.637, 35.185%; route: 6.468, 62.571%; tC2Q: 0.232, 2.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">dbg_reg4_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>dbg_reg4_0_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_0_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>dbg_reg4_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">dbg_reg4_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>dbg_reg4_1_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_1_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>dbg_reg4_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" font-weight:bold;">dbg_reg4_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>dbg_reg4_2_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_2_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>dbg_reg4_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">dbg_reg4_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>dbg_reg4_3_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_3_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>dbg_reg4_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">dbg_reg4_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>dbg_reg4_4_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_4_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>dbg_reg4_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">dbg_reg4_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>dbg_reg4_5_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_5_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>dbg_reg4_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">dbg_reg4_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>dbg_reg4_6_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_6_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>dbg_reg4_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">dbg_reg4_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>dbg_reg4_7_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_7_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>dbg_reg4_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">dbg_reg4_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>dbg_reg4_8_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_8_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>dbg_reg4_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>30.092</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>34.128</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>34.360</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>35.809</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>n7350_s3/I2</td>
</tr>
<tr>
<td>36.326</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">n7350_s3/F</td>
</tr>
<tr>
<td>37.846</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>ABORT_n_s7/I3</td>
</tr>
<tr>
<td>38.217</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s7/F</td>
</tr>
<tr>
<td>38.222</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>ABORT_n_s6/I0</td>
</tr>
<tr>
<td>38.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s6/F</td>
</tr>
<tr>
<td>39.814</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][B]</td>
<td>ABORT_n_s4/I2</td>
</tr>
<tr>
<td>40.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R27C39[3][B]</td>
<td style=" background: #97FFFF;">ABORT_n_s4/F</td>
</tr>
<tr>
<td>41.004</td>
<td>0.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>dbg_regw_13_s3/I3</td>
</tr>
<tr>
<td>41.521</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s3/F</td>
</tr>
<tr>
<td>42.466</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>43.015</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>70</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>44.460</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td style=" font-weight:bold;">dbg_reg4_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>57.644</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>60.458</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>dbg_reg4_9_s0/CLK</td>
</tr>
<tr>
<td>60.423</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_9_s0</td>
</tr>
<tr>
<td>60.388</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>dbg_reg4_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.449</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 36.438%; route: 4.036, 63.562%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 29.657%; route: 7.035, 68.097%; tC2Q: 0.232, 2.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 42.599%; route: 2.814, 57.401%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>29.320</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>29.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">SCTL_n0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>29.320</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>31.282</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n0_s0/CLK</td>
</tr>
<tr>
<td>31.317</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td>31.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 44.002%; route: 1.962, 55.998%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>29.320</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>29.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td style=" font-weight:bold;">ALE_n0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>29.320</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>31.282</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n0_s0/CLK</td>
</tr>
<tr>
<td>31.317</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td>31.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 44.002%; route: 1.962, 55.998%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C46[0][A]</td>
<td style=" font-weight:bold;">tx_data_3_s0/Q</td>
</tr>
<tr>
<td>3.749</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>sdhd_inst/read_buf_1_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C47[1][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_1_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C46[1][A]</td>
<td style=" font-weight:bold;">tx_data_5_s0/Q</td>
</tr>
<tr>
<td>3.763</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C46[2][A]</td>
<td style=" font-weight:bold;">tx_data_7_s0/Q</td>
</tr>
<tr>
<td>3.764</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" font-weight:bold;">tx_data_6_s0/Q</td>
</tr>
<tr>
<td>3.764</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C46[2][B]</td>
<td style=" font-weight:bold;">tx_data_1_s0/Q</td>
</tr>
<tr>
<td>3.764</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>sdhd_inst/read_buf_7_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C48[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_7_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>sdhd_inst/read_buf_4_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C47[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_4_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>dbg_tx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>dbg_tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td style=" font-weight:bold;">dbg_tx_data_5_s0/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>dbg_tx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>dbg_tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">dbg_tx_data_6_s0/Q</td>
</tr>
<tr>
<td>3.790</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.288, 58.745%; tC2Q: 0.202, 41.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>sdhd_inst/read_buf_2_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C47[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_2_s0/Q</td>
</tr>
<tr>
<td>3.872</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 64.665%; tC2Q: 0.202, 35.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>sdhd_inst/read_buf_6_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C48[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_6_s0/Q</td>
</tr>
<tr>
<td>3.877</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 64.983%; tC2Q: 0.202, 35.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_head_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>uart_tx_inst/tx_head_6_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C49[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_head_6_s0/Q</td>
</tr>
<tr>
<td>3.751</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.418</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[2][A]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>3.501</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C46[2][A]</td>
<td style=" font-weight:bold;">tx_data_0_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>sdhd_inst/read_buf_5_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C48[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_5_s0/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 65.650%; tC2Q: 0.202, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>3.501</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C46[0][B]</td>
<td style=" font-weight:bold;">tx_data_4_s0/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.865%; tC2Q: 0.201, 34.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[2][B]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>3.501</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C46[2][B]</td>
<td style=" font-weight:bold;">tx_data_2_s0/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.865%; tC2Q: 0.201, 34.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>uart_tx_inst/tx_tail_10_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_10_s0/Q</td>
</tr>
<tr>
<td>3.764</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.418</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][B]</td>
<td>uart_tx_inst/tx_tail_9_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C50[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_9_s0/Q</td>
</tr>
<tr>
<td>3.765</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.418</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>uart_tx_inst/tx_tail_8_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_8_s0/Q</td>
</tr>
<tr>
<td>3.767</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.418</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>uart_tx_inst/tx_tail_7_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C48[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_7_s0/Q</td>
</tr>
<tr>
<td>3.767</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.418</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td>uart_tx_inst/tx_tail_5_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C48[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_5_s0/Q</td>
</tr>
<tr>
<td>3.767</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.418</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>dbg_tx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>dbg_tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">dbg_tx_data_3_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4289</td>
<td>IOR38[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.300</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.549</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.176%; route: 1.908, 57.824%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reset_cnt_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_26_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reset_cnt_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_24_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reset_cnt_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reset_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>init_cnt_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>init_cnt_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>init_cnt_25_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_rgb_led/bit_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/bit_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/bit_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_rgb_led/bit_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/bit_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/bit_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>init_cnt_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>init_cnt_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>init_cnt_26_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/bit_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/bit_count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk27</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reset_cnt_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk27_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk27_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_27_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4289</td>
<td>CLK2_d</td>
<td>20.287</td>
<td>2.937</td>
</tr>
<tr>
<td>2617</td>
<td>INIT_n_d</td>
<td>33.549</td>
<td>1.853</td>
</tr>
<tr>
<td>770</td>
<td>RESET_n</td>
<td>33.184</td>
<td>2.005</td>
</tr>
<tr>
<td>384</td>
<td>n7531_3</td>
<td>20.339</td>
<td>1.611</td>
</tr>
<tr>
<td>135</td>
<td>sdhd_inst/newstate</td>
<td>48.851</td>
<td>2.251</td>
</tr>
<tr>
<td>120</td>
<td>dbg_pcnt[0]</td>
<td>44.337</td>
<td>2.710</td>
</tr>
<tr>
<td>105</td>
<td>sys_clk27_d</td>
<td>30.480</td>
<td>3.468</td>
</tr>
<tr>
<td>103</td>
<td>REG_KE_SC[0]</td>
<td>45.827</td>
<td>1.800</td>
</tr>
<tr>
<td>93</td>
<td>DAL_latched[4]</td>
<td>15.938</td>
<td>2.857</td>
</tr>
<tr>
<td>77</td>
<td>KE_operation[1]</td>
<td>49.449</td>
<td>1.495</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C38</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C7</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk27 -period 37.037 -waveform {0 18.518} [get_ports {sys_clk27}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK2 -period 55.556 -waveform {0 27.778} [get_ports {CLK2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ALE -period 55.556 -waveform {0 27.778} [get_ports {ALE_n}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SCTL -period 55.556 -waveform {0 27.778} [get_ports {SCTL_n}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
