# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2_1.srcs/sources_1/new/register_file.vhd" \
"../../../../project_2_1.srcs/sim_1/new/register_file_tb.vhd" \

# Do not sort compile order
nosort
