#include "handlers.hpp"
#include "sem_op_attrs.hpp"

#include "llvm/ADT/Twine.h"
#include "llvm/IR/Intrinsics.h"
#include "llvm/IR/IntrinsicsAMDGPU.h"
#include "llvm/Support/ErrorHandling.h"

using namespace llvm;

namespace transpiler {

// SPE attribute registrations. All of these route through
// `writeReg{32,64,ExecWidth}` which dispatch EXEC writes to
// `regs.storeExec`. Audit any addition before landing — see
// AGENTS.md's SPE section.
ArrayRef<SemOpAttrSpec> getHandlerSOP2Attrs() {
  static constexpr SemOpAttrSpec kAttrs[] = {
      {SemOp::S_AND_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_AND_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_OR_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_OR_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_XOR_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_XOR_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_ANDN2_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_ANDN2_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_ORN2_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_ORN2_B64, {/*routesExecThroughStoreExec=*/true}},
      // s_{nand,nor,xnor}_b{32,64}: `dst = ~(src0 OP src1)`. Identical
      // SPE shape to s_{and,or,xor}_b* — they read EXEC-relative scalar
      // sources and dispatch the result through writeReg{32,64}, which
      // routes to storeExec when the destination operand is EXEC. See
      // SOPInstructions.td:789-803 for the LLVM patterns.
      {SemOp::S_NAND_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_NAND_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_NOR_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_NOR_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_XNOR_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_XNOR_B64, {/*routesExecThroughStoreExec=*/true}},
      // s_absdiff_i32 returns an i32 magnitude; in principle the result
      // can target EXEC like any other SOP2 i32 writer, so route through
      // storeExec for safety.
      {SemOp::S_ABSDIFF_I32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_LSHL_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_LSHL_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_LSHR_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_LSHR_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_ASHR_I64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_BFM_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_BFM_B64, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_CSELECT_B32, {/*routesExecThroughStoreExec=*/true}},
      {SemOp::S_CSELECT_B64, {/*routesExecThroughStoreExec=*/true}},
  };
  return kAttrs;
}

// Look up the per-lane wave-width i1 for source operand `i`, covering
// three cases that each carry full wave-width information that would
// otherwise be lost when funneled through the source-width SGPR path:
//
//   1. SGPR shadowed by the V_CMP → SGPR shadow cache in
//      `RaiseContext::lastSgprWaveMaskI1` (matmul128x128-class fix).
//   2. VCC — the V_CMP → VCC path stores a per-lane i1 directly in
//      the VCC alloca, so we can load it per-lane without the
//      ballot-then-truncate round-trip.
//   3. EXEC — the EXEC alloca carries the full wave-width mask at
//      `execStorageTy()` (i64 on wave64 target).  Per-lane i1 comes
//      from `extractLaneBitFromWaveMask` on the loaded EXEC.
//
// Returns null for immediate / VGPR sources and for non-shadowed
// SGPRs.  Callers that handle all three wave-width-carrying kinds
// get correct per-lane results under cross-widening; callers that
// only look at the SGPR shadow get the narrower matmul-fix
// coverage.
//
// Context: cross-widening (wave32 source → wave64 target) loses the
// upper 32 bits of a V_CMP-produced wave-mask when the mask is
// funneled through a 32-bit source-width SGPR.  Scalar binary ops
// (`s_xor_b32`, `s_and_b32`, `s_or_b32`) on two wave-width-carrying
// sources can PROPAGATE full wave-width information by computing
// the per-lane i1 of the result directly from the two input i1s.
// This closes three idiom classes from Triton's gfx1250 output:
//
//   * `v_cmp_X s2; v_cmp_Y s3; s_xor_b32 s2, s2, s3; v_cndmask … s2`
//     (both sources shadowed SGPR — core matmul-fix shape).
//   * `v_cmp_X vcc; s_and_saveexec_b32 s2, vcc; s_xor_b32 s2,
//     exec_lo, s2; v_cndmask … s2` (right source = saved old_exec
//     in SGPR, left source = current exec_lo after saveexec — the
//     "else-branch mask" idiom Triton's tl.sort at small BLOCK_N
//     emits between its bitonic stages).
//   * `s_and_b32 s2, s2, vcc_lo` / `s_or_b32 s2, s2, vcc_lo` where
//     one source is VCC.
static llvm::Value *tryGetSrcWaveMaskI1(RaiseContext &ctx, OpResolver &op,
                                         unsigned i) {
  if (!op.isSrcReg(i))
    return nullptr;
  ParsedReg pr = op.srcReg(i);
  switch (pr.kind) {
  case ParsedReg::SGPR: {
    if (llvm::Value *fresh = ctx.lookupSgprWaveMaskI1(pr.baseIdx))
      return fresh;
    if (llvm::Value *shadowValid = ctx.loadSgprWaveMaskValid(pr.baseIdx)) {
      llvm::Value *shadowExec = ctx.loadSgprWaveMaskExec(pr.baseIdx);
      llvm::Value *shadowI1 =
          ctx.projection.extractLaneBitFromWaveMask(ctx.B, shadowExec);
      llvm::Value *sgprMask = ctx.isa.isWave32()
                                  ? ctx.regs.loadSGPR32(ctx.B, pr.baseIdx)
                                  : ctx.regs.loadSGPR64(ctx.B, pr.baseIdx);
      llvm::Value *fallback =
          ctx.projection.extractLaneBitFromWaveMask(ctx.B, sgprMask);
      return ctx.B.CreateSelect(shadowValid, shadowI1, fallback,
                                "sop2_src_sgpr_mask_shadow_sel");
    }
    return nullptr;
  }
  case ParsedReg::VCC:
    // VCC alloca stores the per-lane i1 directly; load it to get
    // the correct wave-width i1 without the ballot-truncate-
    // replicate round-trip.
    return ctx.regs.loadVCC(ctx.B);
  case ParsedReg::EXEC: {
    // EXEC storage is always the wave-width mask; extract the
    // per-lane bit via the projection's helper so the width /
    // replication policy matches what the sibling reader
    // (`extractLaneBitFromWaveMask` in the V_CNDMASK consumer
    // path) would produce.
    llvm::Value *execVal = ctx.regs.loadExec(ctx.B);
    return ctx.projection.extractLaneBitFromWaveMask(ctx.B, execVal);
  }
  default:
    return nullptr;
  }
}

// Record a derived wave-mask i1 on `dstReg`.  Handles the two
// destination kinds that carry wave-width information:
//
//   * SGPR — record in the V_CMP shadow cache so the next
//     V_CNDMASK or scalar-op consumer in this BB picks up the
//     full-width i1 instead of the narrow-mask fallback.
//   * VCC — OVERWRITE the VCC alloca's i1 with the wave-width
//     result.  The handler's earlier `writeReg32(VCC, i32_xor)`
//     derived an i1 from the lossy i32 via
//     `extractLaneBitFromWaveMask(trunc-replicate-extract)`;
//     we replace that with the structurally-correct per-lane i1
//     so downstream V_CNDMASK consumers that read VCC directly
//     (via the VCC alloca's load) get the right bit.
//
// Other destination kinds (VGPR, EXEC, M0, TTMP, immediate) are
// no-ops — they either don't participate in the cross-widening
// ballot truncation this propagation addresses, or the earlier
// `writeReg32` already did the right thing.
static void recordDerivedWaveMaskI1(RaiseContext &ctx, ParsedReg dstReg,
                                     llvm::Value *i1) {
  if (!i1)
    return;
  switch (dstReg.kind) {
  case ParsedReg::SGPR:
    // `isPair=false`: S_{AND,OR,XOR}_B32 all operate on a single
    // 32-bit SGPR dst.  B64 variants aren't instrumented here
    // (wave64-source shapes don't hit the cross-widening
    // ballot-truncation pattern the shadow cache addresses).
    ctx.recordSgprWaveMaskI1(dstReg.baseIdx, i1, /*isPair=*/false);
    return;
  case ParsedReg::VCC:
    // Overwrite VCC's stored i1 with the wave-width-correct value.
    // The earlier `writeReg32(VCC, i32)` landed a lossy i1; this
    // call replaces it.  Correctness invariant: SSA-monotonic
    // within this BB (the next reader sees the new i1).
    ctx.regs.storeVCC(ctx.B, i1);
    return;
  default:
    return;
  }
}

HandlerResult handleSOP2(RaiseContext &ctx, const DecodedInst &di,
                         OpResolver &op) {
  HandlerResult hr;
  SemOp sop = di.semOp;

  // 32-bit binary ops — auto SCC via sccResult.
  //
  // Shadow propagation: when BOTH sources are SGPRs whose most-recent
  // V_CMP writer in this BB is cached in
  // `RaiseContext::lastSgprWaveMaskI1`, compute the per-lane i1 of
  // the result and re-record the shadow after the scalar write has
  // invalidated the cache via `onSgprWritten`.  Prevents the
  // cross-widening narrow-mask-fallback bug that canary_tl_sort_fp32_n4
  // hit on the Triton gfx1250 tl.sort BLOCK_N=4 idiom (commit
  // `compare_correctness: tl.sort N=4 probe` landed the regression
  // probe).
  if (sop == SemOp::S_AND_B32) {
    Value *s0_i1 = tryGetSrcWaveMaskI1(ctx, op, 0);
    Value *s1_i1 = tryGetSrcWaveMaskI1(ctx, op, 1);
    hr.sccResult = ctx.B.CreateAnd(op.src(0), op.src(1), "and");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    if (s0_i1 && s1_i1) {
      Value *andI1 = ctx.B.CreateAnd(s0_i1, s1_i1, "wave_mask_and");
      recordDerivedWaveMaskI1(ctx, op.dst(), andI1);
    }
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_OR_B32) {
    Value *s0_i1 = tryGetSrcWaveMaskI1(ctx, op, 0);
    Value *s1_i1 = tryGetSrcWaveMaskI1(ctx, op, 1);
    hr.sccResult = ctx.B.CreateOr(op.src(0), op.src(1), "or");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    if (s0_i1 && s1_i1) {
      Value *orI1 = ctx.B.CreateOr(s0_i1, s1_i1, "wave_mask_or");
      recordDerivedWaveMaskI1(ctx, op.dst(), orI1);
    }
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_LSHL_B32) {
    hr.sccResult = ctx.B.CreateShl(op.src(0), op.src(1), "shl");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_LSHR_B32) {
    hr.sccResult = ctx.B.CreateLShr(op.src(0), op.src(1), "lshr");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_ASHR_I32) {
    hr.sccResult = ctx.B.CreateAShr(op.src(0), op.src(1), "ashr");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  // s_add_i32 / s_add_u32 (both SemOp::S_ADD_U32)
  if (sop == SemOp::S_ADD_U32) {                                                // Match by canonical semantic opcode, not raw mnemonic string
    Value *src0 = op.src(0), *src1 = op.src(1);                                 // Read source operands — resolves SGPR, VGPR, or immediate to LLVM Value*
    Value *res = ctx.B.CreateAdd(src0, src1, "add");                             // Emit LLVM IR: %add = add i32 %src0, %src1
    ctx.regs.writeReg32(ctx.B, op.dst(), res);                                   // Store result into destination register's alloca (later promoted to SSA)
    auto *ov = ctx.B.CreateIntrinsic(Intrinsic::uadd_with_overflow, {ctx.i32Ty}, // Compute carry-out using LLVM's uadd.with.overflow intrinsic
                                     {src0, src1});
    ctx.regs.storeSCC(ctx.B, ctx.B.CreateExtractValue(ov, 1));                   // Extract the overflow bit and write it to SCC (Scalar Condition Code)
    hr.sccHandled = true;                                                        // Tell the dispatch loop: "I wrote SCC myself, don't auto-compute it"
    hr.handled = true;                                                           // Tell the dispatch loop: "This instruction was successfully raised"
    return hr;
  }
  // s_sub_i32 / s_sub_u32 (both SemOp::S_SUB_U32)
  if (sop == SemOp::S_SUB_U32) {
    Value *src0 = op.src(0), *src1 = op.src(1);
    Value *res = ctx.B.CreateSub(src0, src1, "sub");
    ctx.regs.writeReg32(ctx.B, op.dst(), res);
    ctx.regs.storeSCC(ctx.B, ctx.B.CreateICmpULT(src0, src1));
    hr.sccHandled = true;
    hr.handled = true;
    return hr;
  }

  // Special SCC semantics — handler writes SCC explicitly
  if (sop == SemOp::S_ADDC_U32) {
    Value *src0 = op.src(0), *src1 = op.src(1);
    Value *cin = ctx.B.CreateZExt(ctx.regs.loadSCC(ctx.B), ctx.i32Ty);
    Function *uaddOv = Intrinsic::getOrInsertDeclaration(
        &ctx.M, Intrinsic::uadd_with_overflow, {ctx.i32Ty});
    Value *step1 = ctx.B.CreateCall(uaddOv, {src0, src1});
    Value *sum1 = ctx.B.CreateExtractValue(step1, 0);
    Value *c1 = ctx.B.CreateExtractValue(step1, 1);
    Value *step2 = ctx.B.CreateCall(uaddOv, {sum1, cin});
    Value *res = ctx.B.CreateExtractValue(step2, 0, "addc");
    Value *c2 = ctx.B.CreateExtractValue(step2, 1);
    ctx.regs.writeReg32(ctx.B, op.dst(), res);
    ctx.regs.storeSCC(ctx.B, ctx.B.CreateOr(c1, c2));
    hr.sccHandled = true;
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_SUBB_U32) {
    Value *src0 = op.src(0), *src1 = op.src(1);
    Value *borrow = ctx.B.CreateZExt(ctx.regs.loadSCC(ctx.B), ctx.i32Ty);
    Value *res =
        ctx.B.CreateSub(ctx.B.CreateSub(src0, src1), borrow, "subb");
    ctx.regs.writeReg32(ctx.B, op.dst(), res);
    ctx.regs.storeSCC(ctx.B,
                       ctx.B.CreateOr(ctx.B.CreateICmpULT(src0, src1),
                                      ctx.B.CreateAnd(ctx.B.CreateICmpEQ(src0, src1),
                                                      ctx.regs.loadSCC(ctx.B))));
    hr.sccHandled = true;
    hr.handled = true;
    return hr;
  }

  // No SCC side-effect (di.defsSCC=false for these)
  if (sop == SemOp::S_MUL_I32) {
    ctx.regs.writeReg32(ctx.B, op.dst(),
                        ctx.B.CreateMul(op.src(0), op.src(1), "mul"));
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_MUL_HI_U32) {
    Value *a = ctx.B.CreateZExt(op.src(0), ctx.i64Ty),
          *b = ctx.B.CreateZExt(op.src(1), ctx.i64Ty);
    ctx.regs.writeReg32(
        ctx.B, op.dst(),
        ctx.B.CreateTrunc(
            ctx.B.CreateLShr(ctx.B.CreateMul(a, b, "mulhi_wide"), 32), ctx.i32Ty,
            "mulhi"));
    hr.handled = true;
    return hr;
  }
  // s_mul_hi_i32: signed mul-high. Same widening pattern as
  // S_MUL_HI_U32 above, but sign-extend both operands so the wide
  // multiply produces a signed product. SOPInstructions.td .td
  // pattern is `mulhs SSrc_b32, SSrc_b32` (line ~849); the only
  // operational difference vs S_MUL_HI_U32 (`mulhu`) is the
  // extension semantics on the inputs.
  if (sop == SemOp::S_MUL_HI_I32) {
    Value *a = ctx.B.CreateSExt(op.src(0), ctx.i64Ty),
          *b = ctx.B.CreateSExt(op.src(1), ctx.i64Ty);
    ctx.regs.writeReg32(
        ctx.B, op.dst(),
        ctx.B.CreateTrunc(
            ctx.B.CreateLShr(ctx.B.CreateMul(a, b, "mulhi_i_wide"), 32),
            ctx.i32Ty, "mulhi_i"));
    hr.handled = true;
    return hr;
  }
  // GFX12 scalar FP multiply
  if (sop == SemOp::S_MUL_F32) {
    Value *s0 = ctx.B.CreateBitCast(op.src(0), ctx.f32Ty);
    Value *s1 = ctx.B.CreateBitCast(op.src(1), ctx.f32Ty);
    ctx.regs.writeReg32(
        ctx.B, op.dst(),
        ctx.B.CreateBitCast(ctx.B.CreateFMul(s0, s1, "s_fmul"), ctx.i32Ty));
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_ADD_F32) {
    Value *s0 = ctx.B.CreateBitCast(op.src(0), ctx.f32Ty);
    Value *s1 = ctx.B.CreateBitCast(op.src(1), ctx.f32Ty);
    ctx.regs.writeReg32(
        ctx.B, op.dst(),
        ctx.B.CreateBitCast(ctx.B.CreateFAdd(s0, s1, "s_fadd"), ctx.i32Ty));
    hr.handled = true;
    return hr;
  }
  // gfx11+ scalar FP subtract. Direct mirror of S_ADD_F32 above;
  // the .td pattern is `any_fsub` (SOPInstructions.td:894). No
  // source modifiers on SOP2 — the operands are bare i32-shaped
  // SGPRs that we reinterpret as f32.
  if (sop == SemOp::S_SUB_F32) {
    Value *s0 = ctx.B.CreateBitCast(op.src(0), ctx.f32Ty);
    Value *s1 = ctx.B.CreateBitCast(op.src(1), ctx.f32Ty);
    ctx.regs.writeReg32(
        ctx.B, op.dst(),
        ctx.B.CreateBitCast(ctx.B.CreateFSub(s0, s1, "s_fsub"), ctx.i32Ty));
    hr.handled = true;
    return hr;
  }
  // GFX12 scalar 64-bit ops
  if (sop == SemOp::S_MUL_U64) {
    ctx.regs.writeReg64(ctx.B, op.dst(),
                        ctx.B.CreateMul(op.src64(0), op.src64(1), "smul64"));
    hr.handled = true;
    return hr;
  }
  // s_add_nc_u64: gfx12 64-bit scalar add, no carry.  SCC is *not*
  // updated (the `nc` suffix), matching S_SUB_NC_U64 below; see
  // SOPInstructions.td ~661 for both opcodes' shared `no-Defs-[SCC]`
  // shape.  Opcode-map row: `opcode_map.cpp` folds LLVM's
  // `S_ADD_U64` pseudo into this single SemOp (gfx12 renamed the
  // mnemonic).  An earlier version of this handler also matched a
  // dead `SemOp::S_ADD_U64`; that enum entry is gone, see
  // opcode_map.cpp's S_ADD_U64 comment for the audit trail.
  if (sop == SemOp::S_ADD_NC_U64) {
    ctx.regs.writeReg64(ctx.B, op.dst(),
                        ctx.B.CreateAdd(op.src64(0), op.src64(1), "sadd64"));
    hr.handled = true;
    return hr;
  }
  // s_sub_nc_u64: gfx12 64-bit scalar subtract, no carry. Mirror
  // of S_ADD_NC_U64 above. SCC is *not* updated (the `nc` suffix);
  // see SOPInstructions.td 661 (no `Defs = [SCC]`).
  if (sop == SemOp::S_SUB_NC_U64) {
    ctx.regs.writeReg64(ctx.B, op.dst(),
                        ctx.B.CreateSub(op.src64(0), op.src64(1), "ssub64"));
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_MIN_U32) {
    Value *s0 = op.src(0), *s1 = op.src(1);
    hr.sccResult =
        ctx.B.CreateSelect(ctx.B.CreateICmpULT(s0, s1), s0, s1, "smin");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_MAX_U32) {
    Value *s0 = op.src(0), *s1 = op.src(1);
    hr.sccResult =
        ctx.B.CreateSelect(ctx.B.CreateICmpUGT(s0, s1), s0, s1, "smax");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_MIN_I32) {
    Value *s0 = op.src(0), *s1 = op.src(1);
    hr.sccResult =
        ctx.B.CreateSelect(ctx.B.CreateICmpSLT(s0, s1), s0, s1, "smin");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_MAX_I32) {
    Value *s0 = op.src(0), *s1 = op.src(1);
    hr.sccResult =
        ctx.B.CreateSelect(ctx.B.CreateICmpSGT(s0, s1), s0, s1, "smax");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_LSHL1_ADD_U32) {
    hr.sccResult =
        ctx.B.CreateAdd(ctx.B.CreateShl(op.src(0), 1), op.src(1), "lshl1add");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_LSHL2_ADD_U32) {
    hr.sccResult =
        ctx.B.CreateAdd(ctx.B.CreateShl(op.src(0), 2), op.src(1), "lshl2add");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_LSHL3_ADD_U32) {
    hr.sccResult =
        ctx.B.CreateAdd(ctx.B.CreateShl(op.src(0), 3), op.src(1), "lshl3add");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_LSHL4_ADD_U32) {
    hr.sccResult =
        ctx.B.CreateAdd(ctx.B.CreateShl(op.src(0), 4), op.src(1), "lshl4add");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_XOR_B32) {
    Value *s0_i1 = tryGetSrcWaveMaskI1(ctx, op, 0);
    Value *s1_i1 = tryGetSrcWaveMaskI1(ctx, op, 1);
    hr.sccResult = ctx.B.CreateXor(op.src(0), op.src(1), "xor");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    if (s0_i1 && s1_i1) {
      Value *xorI1 = ctx.B.CreateXor(s0_i1, s1_i1, "wave_mask_xor");
      recordDerivedWaveMaskI1(ctx, op.dst(), xorI1);
    }
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_XOR_B64) {
    hr.sccResult = ctx.B.CreateXor(op.src64(0), op.src64(1), "xor64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_BFM_B64) {
    // s_bfm_b64 dst, width, offset: creates a 64-bit mask with `width` ones
    // starting at `offset`
    Value *width =
        ctx.B.CreateZExt(ctx.B.CreateAnd(op.src(0), ConstantInt::get(ctx.i32Ty, 0x3F)),
                         ctx.i64Ty);
    Value *offset =
        ctx.B.CreateZExt(ctx.B.CreateAnd(op.src(1), ConstantInt::get(ctx.i32Ty, 0x3F)),
                         ctx.i64Ty);
    Value *mask = ctx.B.CreateSub(ctx.B.CreateShl(ConstantInt::get(ctx.i64Ty, 1), width),
                                  ConstantInt::get(ctx.i64Ty, 1));
    hr.sccResult = ctx.B.CreateShl(mask, offset, "bfm64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_BFM_B32) {
    Value *width = ctx.B.CreateAnd(op.src(0), ConstantInt::get(ctx.i32Ty, 0x1F));
    Value *offset = ctx.B.CreateAnd(op.src(1), ConstantInt::get(ctx.i32Ty, 0x1F));
    Value *mask =
        ctx.B.CreateSub(ctx.B.CreateShl(ConstantInt::get(ctx.i32Ty, 1), width),
                        ConstantInt::get(ctx.i32Ty, 1));
    hr.sccResult = ctx.B.CreateShl(mask, offset, "bfm32");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_BFE_U32) {
    // ---- Class 1 rescue: `s_bfe_u32 sDST, ttmp8, 0x50019` (wave_id lift) ----
    //
    // Canonical gfx1250 HIP prologue for reading `wave_id_in_workgroup`:
    //
    //     s_bfe_u32 sN, ttmp8, 0x50019   ; extract ttmp8[29:25]
    //
    // The command processor stores workgroup-scheduling metadata in the
    // `ttmp` bank, and — on gfx12+ — bits [29:25] of `ttmp8` carry the
    // wave's rank within its workgroup (0..max_waves_per_wg-1). The
    // `bfe(ttmp8, 0x50019)` immediate encodes (offset=25, width=5), so
    // the source semantics are exactly "read `wave_id_in_workgroup`".
    //
    // Why a pattern-lift is needed under cross-widening (wave32 → wave64,
    // `WaveNativeProjection`):
    //   - `wave_id_in_workgroup` is a Class 1 value (`§6` of
    //     `hotswap/docs/wave-size-translation.md`): it depends on the
    //     absolute lane position within the target wave, not merely
    //     `lane_id mod W_s`. Target lanes 0..W_s-1 correspond to one
    //     source wave and must read `wave_id = 2k`; target lanes
    //     W_s..2*W_s-1 correspond to the next source wave and must
    //     read `wave_id = 2k+1`.
    //   - The raiser's `ttmp8` seed (`raiser.cpp`, phase-4 entry init)
    //     stores the divergent expression `(workitem.id.x >> log2(W_s))
    //     << 25` into the `ttmp8` alloca. At the LLVM-IR level this is
    //     already per-lane divergent, and `mem2reg + InstCombine` fold
    //     the BFE round-trip back to `workitem.id.x >> log2(W_s) & 0x1F`.
    //   - Empirically, though, the formally-scalar `s_bfe_u32` shape —
    //     SGPR-class source (`ttmp8`) feeding an SGPR-class destination
    //     (`sDST`) — loses its per-lane divergence somewhere in the
    //     gfx942 backend's scalarisation / divergence-analysis pipeline:
    //     downstream SGPR consumers see a single lane-0 value, so all
    //     64 target lanes read `wave_id = 0` and matmul tile-assignment
    //     collapses to a checkerboard (upper half writes onto lower
    //     half's tile). Refusing the kernel via `TtmpWaveIdLeak` made
    //     the symptom go away but blocked the GPT-OSS / matmul corpus.
    //
    // Principled rescue: emit the architectural expression
    // `(workitem.id.x >> log2(W_s)) & 0x1F` *directly* at the raise
    // site, as a fresh `@llvm.amdgcn.workitem.id.x` leaf that the
    // AMDGPU divergence analysis already marks divergent. The
    // destination alloca still round-trips, but the value now enters
    // the SGPR alloca from a known-divergent leaf rather than a chain
    // the backend later re-uniforms. Downstream uses of `sDST` see a
    // divergent VGPR value, preserving the per-source-wave distinction
    // through every consumer (address arithmetic, predicate
    // conversion, atomic indices).
    //
    // Same-wave translations (gfx942 → gfx942, gfx1250 → gfx1250) get
    // an identical IR shape — the alloca path would have collapsed to
    // this expression anyway after InstCombine — so the lift is safe
    // unconditionally and keeps one shape across projections.
    //
    // Scope: deliberately narrow. Only the *exact* canonical immediate
    // `0x50019` (offset=25, width=5) and *exact* `ttmp8` source get the
    // lift. Any other BFE against `ttmp` falls through to the generic
    // bitfield extract; those would indicate a non-canonical kernel
    // using `ttmp` for something the raiser's init does not model, and
    // forcing them through the lift would silently miscompile.
    //
    // See `hotswap/docs/wave-size-translation.md` §5.6.2 (wave_id
    // lift) and §6 (Class 1 obstructions) for the full contract.
    if (op.isSrcReg(0) && !op.isSrcReg(1)) {
      ParsedReg srcPr = op.srcReg(0);
      int64_t ctrlImm = op.srcImm(1);
      if (srcPr.kind == ParsedReg::TTMP && srcPr.baseIdx == 8 &&
          ctrlImm == 0x50019) {
        unsigned srcWaveBits = ctx.isa.waveSize;
        if (srcWaveBits != 32 && srcWaveBits != 64)
          report_fatal_error(
              "S_BFE_U32 wave_id lift: unsupported source wave size " +
              Twine(srcWaveBits) +
              " (expected 32 or 64); extend the shift-amount dispatch "
              "before using this path on a new source ISA.");
        unsigned logWs = (srcWaveBits == 64) ? 6 : 5;
        Function *fnWorkitemIdX = Intrinsic::getOrInsertDeclaration(
            &ctx.M, Intrinsic::amdgcn_workitem_id_x);
        Value *tid =
            ctx.B.CreateCall(fnWorkitemIdX, {}, "wave_id_lift_tid");
        Value *waveId = ctx.B.CreateLShr(
            tid, ConstantInt::get(ctx.i32Ty, logWs), "wave_id_in_wg");
        Value *masked = ctx.B.CreateAnd(
            waveId, ConstantInt::get(ctx.i32Ty, 0x1F), "wave_id_masked");
        hr.sccResult = masked;
        ctx.regs.writeReg32(ctx.B, op.dst(), masked);
        hr.handled = true;
        return hr;
      }
    }
    // Generic scalar bitfield-extract.
    Value *src = op.src(0), *ctrl = op.src(1);
    Value *offset = ctx.B.CreateAnd(ctrl, ConstantInt::get(ctx.i32Ty, 0x1F));
    Value *width =
        ctx.B.CreateAnd(ctx.B.CreateLShr(ctrl, 16), ConstantInt::get(ctx.i32Ty, 0x7F));
    Value *safeWidth =
        ctx.B.CreateAnd(width, ConstantInt::get(ctx.i32Ty, 0x1F));
    Value *shifted = ctx.B.CreateLShr(src, offset);
    Value *mask = ctx.B.CreateSub(
        ctx.B.CreateShl(ConstantInt::get(ctx.i32Ty, 1), safeWidth),
        ConstantInt::get(ctx.i32Ty, 1));
    Value *isGE32 =
        ctx.B.CreateICmpUGE(width, ConstantInt::get(ctx.i32Ty, 32));
    mask = ctx.B.CreateSelect(isGE32, ConstantInt::getSigned(ctx.i32Ty, -1), mask);
    Value *isZero = ctx.B.CreateICmpEQ(width, ConstantInt::get(ctx.i32Ty, 0));
    hr.sccResult = ctx.B.CreateSelect(
        isZero, ConstantInt::get(ctx.i32Ty, 0),
        ctx.B.CreateAnd(shifted, mask, "bfe"));
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  // s_bfe_i32: signed scalar Bit Field Extract.
  //   shift  = ctrl[4:0]
  //   length = ctrl[22:16]
  //   if length == 0: D = 0
  //   elif shift + length < 32:
  //       D = sign_ext((src << (32 - shift - length)) >> (32 - length))
  //   else:
  //       D = (int32)src >> shift   (length saturates to full width)
  // Matches native s_bfe_i32 exactly, including the shift-trick behavior
  // that diverges from a naive "mask and sign-extend from bit (length-1)"
  // implementation when shift + length >= 32.
  //
  // The `shl` / `ashr` amounts can legitimately be out-of-range on the
  // "wrong" side of the isShortEnough select (e.g. `32 - sum` wraps to a
  // huge value when sum >= 32, and `32 - length` is 32 when length == 0).
  // LLVM's select doesn't propagate poison from the unselected branch so
  // it's observationally safe, but we still mask every shift amount to 5
  // bits up front to remove the poison source entirely and keep future
  // optimizer passes from having to prove the guards are sound.
  if (sop == SemOp::S_BFE_I32) {
    Value *src = op.src(0), *ctrl = op.src(1);
    Value *c31 = ConstantInt::get(ctx.i32Ty, 0x1F);
    Value *c32 = ConstantInt::get(ctx.i32Ty, 32);
    Value *shift = ctx.B.CreateAnd(ctrl, c31);
    Value *length = ctx.B.CreateAnd(ctx.B.CreateLShr(ctrl, 16),
                                    ConstantInt::get(ctx.i32Ty, 0x7F));
    Value *sum = ctx.B.CreateAdd(shift, length);
    Value *isShortEnough = ctx.B.CreateICmpULT(sum, c32);
    Value *shlAmt = ctx.B.CreateAnd(ctx.B.CreateSub(c32, sum), c31);
    Value *shiftedLeft = ctx.B.CreateShl(src, shlAmt);
    Value *shrAmt = ctx.B.CreateAnd(ctx.B.CreateSub(c32, length), c31);
    Value *sx = ctx.B.CreateAShr(shiftedLeft, shrAmt, "sbfe_i");
    // Fall-through branch (length saturates): arithmetic right shift by
    // `shift` gives "sign-extended src[31:shift]" in a single op.
    Value *fallthrough = ctx.B.CreateAShr(src, shift, "sbfe_i_sat");
    Value *computed = ctx.B.CreateSelect(isShortEnough, sx, fallthrough);
    Value *isZero = ctx.B.CreateICmpEQ(length,
                                       ConstantInt::get(ctx.i32Ty, 0));
    Value *result = ctx.B.CreateSelect(isZero,
                                       ConstantInt::get(ctx.i32Ty, 0),
                                       computed);
    // sccResult is an i32; downstream code derives SCC as (sccResult != 0),
    // matching the ISA's "SCC = D != 0" for s_bfe_*.
    hr.sccResult = result;
    ctx.regs.writeReg32(ctx.B, op.dst(), result);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_PACK_LL_B32_B16) {
    Value *lo = ctx.B.CreateAnd(op.src(0), ConstantInt::get(ctx.i32Ty, 0xFFFF));
    Value *hi = ctx.B.CreateShl(
        ctx.B.CreateAnd(op.src(1), ConstantInt::get(ctx.i32Ty, 0xFFFF)), 16);
    ctx.regs.writeReg32(ctx.B, op.dst(), ctx.B.CreateOr(lo, hi, "pack_ll"));
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_PACK_LH_B32_B16) {
    Value *lo = ctx.B.CreateAnd(op.src(0), ConstantInt::get(ctx.i32Ty, 0xFFFF));
    Value *hi =
        ctx.B.CreateAnd(op.src(1), ConstantInt::get(ctx.i32Ty, 0xFFFF0000u));
    ctx.regs.writeReg32(ctx.B, op.dst(), ctx.B.CreateOr(lo, hi, "pack_lh"));
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_CSELECT_B32) {
    ctx.regs.writeReg32(
        ctx.B, op.dst(),
        ctx.B.CreateSelect(ctx.regs.loadSCC(ctx.B), op.src(0), op.src(1),
                           "csel"));
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_CSELECT_B64) {
    ctx.regs.writeReg64(
        ctx.B, op.dst(),
        ctx.B.CreateSelect(ctx.regs.loadSCC(ctx.B), op.src64(0), op.src64(1),
                           "csel"));
    hr.handled = true;
    return hr;
  }

  // 64-bit SOP2 — auto SCC via sccResult.
  //
  // S_LSHL_B64 / S_LSHR_B64 / S_ASHR_I64 are all `SOP2_64_32` shape per
  // SOPInstructions.td (`SReg_64:$sdst, SSrc_b64:$src0, SSrc_b32:$src1`)
  // — src1 is a SINGLE 32-bit SGPR holding the shift count, not a
  // 64-bit pair. Reading it as i64 via `op.src64(1)` would pull the
  // following SGPR (s_n+1) as garbage in the high half, and LLVM's
  // `lshr/shl/ashr i64 %a, %b` produces poison whenever `%b >= 64`,
  // which a randomly-set bit in s_n+1 will trigger. We read src1 as
  // i32 and zext to i64 so the shift count is bounded to [0, 2^32).
  // The hardware's effective shift modulo (low 6 bits) is preserved
  // by LLVM's IR semantics: any zext'd i32 < 64 yields the same shift
  // result as a direct 64-bit op, and any value >= 64 is undefined in
  // both hardware (per the AMDGPU ISA docs: "shift count is masked to
  // [0,63]") and IR (poison) — but only the IR path makes the boundary
  // observable, so emitting a defensive `urem` here would mask a real
  // source-binary bug rather than reflect hardware. We do NOT mask.
  //
  // Test back-reference: lit_tests/s_lshr_b64_imm/ pins the dominant
  // corpus shape `s_lshr_b64 sdst, src0, IMM` lifting to
  // `%lshr64 = lshr i64 %src0, IMM` (the i32→i64 zext on the
  // immediate constant-folds away). Any change to this branch — the
  // shift-count zext, the i64 dst write, or the value-name
  // `lshr64` — must keep that fixture green.
  if (sop == SemOp::S_LSHL_B64) {
    Value *amt = ctx.B.CreateZExt(op.src(1), ctx.i64Ty, "shamt64");
    hr.sccResult = ctx.B.CreateShl(op.src64(0), amt, "shl64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_LSHR_B64) {
    Value *amt = ctx.B.CreateZExt(op.src(1), ctx.i64Ty, "shamt64");
    hr.sccResult = ctx.B.CreateLShr(op.src64(0), amt, "lshr64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_ASHR_I64) {
    Value *amt = ctx.B.CreateZExt(op.src(1), ctx.i64Ty, "shamt64");
    hr.sccResult = ctx.B.CreateAShr(op.src64(0), amt, "ashr64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_OR_B64) {
    Value *res = ctx.B.CreateOr(op.src64(0), op.src64(1), "or64");
    ctx.regs.writeReg64(ctx.B, op.dst(), res);
    hr.sccResult = res;
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_AND_B64) {
    Value *res = ctx.B.CreateAnd(op.src64(0), op.src64(1), "and64");
    ctx.regs.writeReg64(ctx.B, op.dst(), res);
    hr.sccResult = res;
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_ANDN2_B64) {
    hr.sccResult =
        ctx.B.CreateAnd(op.src64(0), ctx.B.CreateNot(op.src64(1)), "andn2_64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_ORN2_B64) {
    hr.sccResult =
        ctx.B.CreateOr(op.src64(0), ctx.B.CreateNot(op.src64(1)), "orn2_64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_ANDN2_B32) {
    hr.sccResult =
        ctx.B.CreateAnd(op.src(0), ctx.B.CreateNot(op.src(1)), "andn2");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_ORN2_B32) {
    hr.sccResult = ctx.B.CreateOr(op.src(0), ctx.B.CreateNot(op.src(1)), "orn2");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  // s_{nand,nor,xnor}_b{32,64} — negated bitops, `dst = ~(src0 OP src1)`.
  // SCC follows writeReg32/64's standard rule (set when result != 0).
  // Each opcode uses the same SOP2 operand triplet (sdst, src0, src1)
  // and identical sign-/zero-extension semantics as their non-negated
  // siblings (S_AND_B32 etc.), so we can reuse op.src/op.src64 directly.
  if (sop == SemOp::S_NAND_B32) {
    hr.sccResult = ctx.B.CreateNot(
        ctx.B.CreateAnd(op.src(0), op.src(1), "and"), "nand");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_NAND_B64) {
    hr.sccResult = ctx.B.CreateNot(
        ctx.B.CreateAnd(op.src64(0), op.src64(1), "and64"), "nand64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_NOR_B32) {
    hr.sccResult = ctx.B.CreateNot(
        ctx.B.CreateOr(op.src(0), op.src(1), "or"), "nor");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_NOR_B64) {
    hr.sccResult = ctx.B.CreateNot(
        ctx.B.CreateOr(op.src64(0), op.src64(1), "or64"), "nor64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_XNOR_B32) {
    hr.sccResult = ctx.B.CreateNot(
        ctx.B.CreateXor(op.src(0), op.src(1), "xor"), "xnor");
    ctx.regs.writeReg32(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  if (sop == SemOp::S_XNOR_B64) {
    hr.sccResult = ctx.B.CreateNot(
        ctx.B.CreateXor(op.src64(0), op.src64(1), "xor64"), "xnor64");
    ctx.regs.writeReg64(ctx.B, op.dst(), hr.sccResult);
    hr.handled = true;
    return hr;
  }
  // s_absdiff_i32 — `dst = |src0 - src1|` on signed i32. The hardware
  // wraps for INT_MIN (since `0 - INT_MIN` overflows back to itself in
  // two's complement), so we lower with `llvm.abs.i32(diff, false)` —
  // is_int_min_poison=false matches the wrapping behaviour exactly.
  // SCC follows writeReg32's standard (set when result != 0).
  if (sop == SemOp::S_ABSDIFF_I32) {
    Value *diff = ctx.B.CreateSub(op.src(0), op.src(1), "absdiff_sub");
    Value *res = ctx.B.CreateIntrinsic(Intrinsic::abs, {ctx.i32Ty},
                                       {diff, ctx.B.getFalse()},
                                       /*FMFSource=*/nullptr, "absdiff");
    ctx.regs.writeReg32(ctx.B, op.dst(), res);
    hr.sccResult = res;
    hr.handled = true;
    return hr;
  }
  return hr;
}

} // namespace transpiler
