v 20070626 1
P 0 5000 300 5000 1 0 0
{
T 200 5050 5 8 1 1 0 6 1
pinnumber=2
T 200 4950 5 8 0 1 0 8 1
pinseq=1
T 350 5000 9 8 1 1 0 0 1
pinlabel=P0
T 350 5000 5 8 0 1 0 2 1
pintype=in
}
P 2000 5000 1700 5000 1 0 0
{
T 1800 5050 5 8 1 1 0 0 1
pinnumber=13
T 1800 4950 5 8 0 1 0 2 1
pinseq=2
T 1650 5000 9 8 1 1 0 6 1
pinlabel=Q7
T 1650 5000 5 8 0 1 0 8 1
pintype=out
}
P 0 4600 300 4600 1 0 0
{
T 200 4650 5 8 1 1 0 6 1
pinnumber=3
T 200 4550 5 8 0 1 0 8 1
pinseq=3
T 350 4600 9 8 1 1 0 0 1
pinlabel=P1
T 350 4600 5 8 0 1 0 2 1
pintype=in
}
P 0 4200 300 4200 1 0 0
{
T 200 4250 5 8 1 1 0 6 1
pinnumber=4
T 200 4150 5 8 0 1 0 8 1
pinseq=4
T 350 4200 9 8 1 1 0 0 1
pinlabel=P2
T 350 4200 5 8 0 1 0 2 1
pintype=in
}
P 0 3800 300 3800 1 0 0
{
T 200 3850 5 8 1 1 0 6 1
pinnumber=5
T 200 3750 5 8 0 1 0 8 1
pinseq=5
T 350 3800 9 8 1 1 0 0 1
pinlabel=P3
T 350 3800 5 8 0 1 0 2 1
pintype=in
}
P 0 3400 300 3400 1 0 0
{
T 200 3450 5 8 1 1 0 6 1
pinnumber=10
T 200 3350 5 8 0 1 0 8 1
pinseq=6
T 350 3400 9 8 1 1 0 0 1
pinlabel=P4
T 350 3400 5 8 0 1 0 2 1
pintype=in
}
P 0 3000 300 3000 1 0 0
{
T 200 3050 5 8 1 1 0 6 1
pinnumber=11
T 200 2950 5 8 0 1 0 8 1
pinseq=7
T 350 3000 9 8 1 1 0 0 1
pinlabel=P5
T 350 3000 5 8 0 1 0 2 1
pintype=in
}
P 0 2600 300 2600 1 0 0
{
T 200 2650 5 8 1 1 0 6 1
pinnumber=12
T 200 2550 5 8 0 1 0 8 1
pinseq=8
T 350 2600 9 8 1 1 0 0 1
pinlabel=P6
T 350 2600 5 8 0 1 0 2 1
pintype=in
}
P 0 2200 300 2200 1 0 0
{
T 200 2250 5 8 1 1 0 6 1
pinnumber=14
T 200 2150 5 8 0 1 0 8 1
pinseq=9
T 350 2200 9 8 1 1 0 0 1
pinlabel=P7
T 350 2200 5 8 0 1 0 2 1
pintype=in
}
P 0 1800 300 1800 1 0 0
{
T 200 1850 5 8 1 1 0 6 1
pinnumber=15
T 200 1750 5 8 0 1 0 8 1
pinseq=10
T 350 1800 9 8 1 1 0 0 1
pinlabel=S/\_L\_
T 350 1800 5 8 0 1 0 2 1
pintype=in
}
P 0 1400 200 1400 1 0 0
{
T 200 1450 5 8 1 1 0 6 1
pinnumber=9
T 200 1350 5 8 0 1 0 8 1
pinseq=11
T 350 1400 9 8 1 1 0 0 1
pinlabel=\_CLR\_
T 350 1400 5 8 0 1 0 2 1
pintype=in
}
P 0 1000 300 1000 1 0 0
{
T 200 1050 5 8 1 1 0 6 1
pinnumber=1
T 200 950 5 8 0 1 0 8 1
pinseq=12
T 350 1000 9 8 1 1 0 0 1
pinlabel=SI
T 350 1000 5 8 0 1 0 2 1
pintype=in
}
P 0 600 300 600 1 0 0
{
T 200 650 5 8 1 1 0 6 1
pinnumber=6
T 200 550 5 8 0 1 0 8 1
pinseq=13
T 350 600 9 8 1 1 0 0 1
pinlabel=CI
T 350 600 5 8 0 1 0 2 1
pintype=in
}
P 0 200 300 200 1 0 0
{
T 200 250 5 8 1 1 0 6 1
pinnumber=7
T 200 150 5 8 0 1 0 8 1
pinseq=14
T 375 200 9 8 1 1 0 0 1
pinlabel=CLK
T 375 200 5 8 0 1 0 2 1
pintype=clk
}
B 300 0 1400 5300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 5740 5 10 0 0 0 0 1
device=74166
T 300 5540 5 10 0 0 0 0 1
footprint=DIP16
T 1700 5400 8 10 1 1 0 6 1
refdes=U?
T 300 5950 5 10 0 0 0 0 1
description=8-bit parallel-in/serial-out shift register with clear
T 300 6550 5 10 0 0 0 0 1
numslots=0
T 300 6150 5 10 0 0 0 0 1
net=Vcc:16
T 300 6350 5 10 0 0 0 0 1
net=GND:8
T 300 5340 9 10 1 0 0 0 1
74166
V 250 1400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 375 200 300 250 3 0 0 0 -1 -1
L 375 200 300 150 3 0 0 0 -1 -1
T 300 6750 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc166.pdf
