{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@311:321@HdlStmAssign", "assign zDIR2     = (dataout_enable | dataout_z3); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@307:317", "reg dtack = 0;\n\n// level shifter direction pins\nassign zDIR1     = (dataout_enable | dataout_z3); // d2-d9\nassign zDIR2     = (dataout_enable | dataout_z3); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@315:325", "reg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@310:320", "assign zDIR1     = (dataout_enable | dataout_z3); // d2-d9\nassign zDIR2     = (dataout_enable | dataout_z3); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@312:322", "assign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@314:324", "\nreg z_ready = 'b1;\nassign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\nassign znCINH = 1; //1'bZ; //0; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n"]], "Diff Content": {"Delete": [[316, "assign zXRDY  = z_ready?1'bZ:1'b0; //works only if bZ?\n"]], "Add": []}}