# vector

### Generate SystemVerilog

```bash
$ nix develop -c mill vector.runMain vector.EmitVerilog
```
