[root]
type=Root
children=system
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=bridge clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler iobridge iobus mem_ctrls membus platform switch_cpus voltage_domain workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=2147483648:2684354560
memories=system.mem_ctrls.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[0]

[system.bridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.bridge.power_state
ranges=268435456:268435464 268468224:268472320
req_size=16
resp_size=16
cpu_side_port=system.membus.mem_side_ports[0]
mem_side_port=system.iobus.cpu_side_ports[0]

[system.bridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu]
type=BaseTimingSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
decoder=system.cpu.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu.interrupts
isa=system.cpu.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
workload=
dcache_port=system.membus.cpu_side_ports[3]
icache_port=system.membus.cpu_side_ports[2]

[system.cpu.decoder]
type=RiscvDecoder
eventq_index=0
isa=system.cpu.isa

[system.cpu.interrupts]
type=RiscvInterrupts
eventq_index=0

[system.cpu.isa]
type=RiscvISA
check_alignment=true
elen=64
enable_Zicbom_fs=true
enable_Zicboz_fs=true
enable_rvv=true
eventq_index=0
privilege_mode_set=MSU
riscv_type=RV64
vlen=256

[system.cpu.mmu]
type=RiscvMMU
children=dtb itb pma_checker pmp
dtb=system.cpu.mmu.dtb
eventq_index=0
itb=system.cpu.mmu.itb
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp

[system.cpu.mmu.dtb]
type=RiscvTLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp
size=64
walker=system.cpu.mmu.dtb.walker

[system.cpu.mmu.dtb.walker]
type=RiscvPagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp
power_model=
power_state=system.cpu.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[5]

[system.cpu.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.itb]
type=RiscvTLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp
size=64
walker=system.cpu.mmu.itb.walker

[system.cpu.mmu.itb.walker]
type=RiscvPagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp
power_model=
power_state=system.cpu.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[4]

[system.cpu.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.pma_checker]
type=PMAChecker
eventq_index=0
uncacheable=33554432:33603584 201326592:268435456 268435456:268435464 268468224:268472320

[system.cpu.mmu.pmp]
type=PMP
eventq_index=0
pmp_entries=16

[system.cpu.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu.tracer]
type=ExeTracer
children=disassembler
disassembler=system.cpu.tracer.disassembler
eventq_index=0

[system.cpu.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.iobridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.iobridge.power_state
ranges=2147483648:2684354560
req_size=16
resp_size=16
cpu_side_port=system.iobus.mem_side_ports[3]
mem_side_port=system.membus.cpu_side_ports[1]

[system.iobridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.bridge.mem_side_port
mem_side_ports=system.platform.pci_host.pio system.platform.uart.pio system.platform.disk.pio system.iobridge.cpu_side_port

[system.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[3]

[system.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls.dram.power_state
range=2147483648:2684354560
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.system_port system.iobridge.mem_side_port system.cpu.icache_port system.cpu.dcache_port system.cpu.mmu.itb.walker.port system.cpu.mmu.dtb.walker.port
default=system.membus.badaddr_responder.pio
mem_side_ports=system.bridge.cpu_side_port system.platform.clint.pio system.platform.plic.pio system.mem_ctrls.port

[system.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=system.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.membus.default

[system.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.platform]
type=HiFiveBase
children=clint disk pci_host plic rtc terminal uart
clint=system.platform.clint
eventq_index=0
plic=system.platform.plic
system=system
uart_int_id=10

[system.platform.clint]
type=Clint
children=power_state
clk_domain=system.clk_domain
eventq_index=0
num_threads=1
pio_addr=33554432
pio_latency=100000
pio_size=49152
power_model=
power_state=system.platform.clint.power_state
system=system
int_pin=system.platform.rtc.int_pin[0]
pio=system.membus.mem_side_ports[1]

[system.platform.clint.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.platform.disk]
type=RiscvMmioVirtIO
children=power_state vio
clk_domain=system.clk_domain
eventq_index=0
interrupt_id=8
pio_addr=268468224
pio_latency=100000
pio_size=4096
platform=system.platform
power_model=
power_state=system.platform.disk.power_state
system=system
vio=system.platform.disk.vio
pio=system.iobus.mem_side_ports[2]

[system.platform.disk.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.platform.disk.vio]
type=VirtIOBlock
children=image
byte_order=little
eventq_index=0
image=system.platform.disk.vio.image
queueSize=128
subsystem=0
system=system

[system.platform.disk.vio.image]
type=CowDiskImage
children=child
child=system.platform.disk.vio.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.platform.disk.vio.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/francio/Documents/gem5/tests/test-progs/disks/riscv-disk-img
read_only=true

[system.platform.pci_host]
type=GenericRiscvPciHost
children=power_state
clk_domain=system.clk_domain
conf_base=805306368
conf_device_bits=12
conf_size=268435456
eventq_index=0
int_base=16
int_count=4
pci_dma_base=0
pci_mem_base=1073741824
pci_pio_base=788529152
platform=system.platform
power_model=
power_state=system.platform.pci_host.power_state
system=system
pio=system.iobus.mem_side_ports[0]

[system.platform.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.platform.plic]
type=Plic
children=power_state
clk_domain=system.clk_domain
eventq_index=0
n_contexts=2
n_src=21
pio_addr=201326592
pio_latency=100000
pio_size=67108864
power_model=
power_state=system.platform.plic.power_state
system=system
pio=system.membus.mem_side_ports[2]

[system.platform.plic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.platform.rtc]
type=RiscvRTC
bcd=false
eventq_index=0
frequency=10000
time=Sun Jan  1 00:00:00 2012
int_pin=system.platform.clint.int_pin

[system.platform.terminal]
type=Terminal
eventq_index=0
number=0
outfile=file
port=#3456

[system.platform.uart]
type=Uart8250
children=power_state
clk_domain=system.clk_domain
device=system.platform.terminal
eventq_index=0
pio_addr=268435456
pio_latency=100000
pio_size=8
platform=system.platform
power_model=
power_state=system.platform.uart.power_state
system=system
pio=system.iobus.mem_side_ports[1]

[system.platform.uart.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus]
type=BaseAtomicSimpleCPU
children=decoder mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
decoder=system.switch_cpus.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=
isa=system.cpu.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.switch_cpus.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus.tracer
width=1
workload=

[system.switch_cpus.decoder]
type=RiscvDecoder
eventq_index=0
isa=system.cpu.isa

[system.switch_cpus.mmu]
type=RiscvMMU
children=dtb itb pma_checker pmp
dtb=system.switch_cpus.mmu.dtb
eventq_index=0
itb=system.switch_cpus.mmu.itb
pma_checker=system.switch_cpus.mmu.pma_checker
pmp=system.switch_cpus.mmu.pmp

[system.switch_cpus.mmu.dtb]
type=RiscvTLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
pma_checker=system.switch_cpus.mmu.pma_checker
pmp=system.switch_cpus.mmu.pmp
size=64
walker=system.switch_cpus.mmu.dtb.walker

[system.switch_cpus.mmu.dtb.walker]
type=RiscvPagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
pma_checker=system.switch_cpus.mmu.pma_checker
pmp=system.switch_cpus.mmu.pmp
power_model=
power_state=system.switch_cpus.mmu.dtb.walker.power_state
system=system

[system.switch_cpus.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus.mmu.itb]
type=RiscvTLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
pma_checker=system.switch_cpus.mmu.pma_checker
pmp=system.switch_cpus.mmu.pmp
size=64
walker=system.switch_cpus.mmu.itb.walker

[system.switch_cpus.mmu.itb.walker]
type=RiscvPagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
pma_checker=system.switch_cpus.mmu.pma_checker
pmp=system.switch_cpus.mmu.pmp
power_model=
power_state=system.switch_cpus.mmu.itb.walker.power_state
system=system

[system.switch_cpus.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus.mmu.pma_checker]
type=PMAChecker
eventq_index=0
uncacheable=

[system.switch_cpus.mmu.pmp]
type=PMP
eventq_index=0
pmp_entries=16

[system.switch_cpus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus.tracer]
type=ExeTracer
children=disassembler
disassembler=system.switch_cpus.tracer.disassembler
eventq_index=0

[system.switch_cpus.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=RiscvLinux
addr_check=true
command_line=console=ttyS0 root=/dev/vda ro
dtb_addr=2279604224
dtb_filename=m5out/device.dtb
eventq_index=0
exit_on_kernel_oops=false
exit_on_kernel_panic=false
extras=
extras_addrs=
load_addr_mask=18446744073709551615
load_addr_offset=0
object_file=/home/francio/Documents/gem5/tests/test-progs/binaries/riscv-bootloader-vmlinux-5.10
on_oops=DumpDmesgAndExit
on_panic=DumpDmesgAndExit
remote_gdb_port=#7000
wait_for_remote_gdb=false

