[{"DBLP title": "CATERPILLAR: Coarse Grain Reconfigurable Architecture for accelerating the training of Deep Neural Networks.", "DBLP authors": ["Yuanfang Li", "Ardavan Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2620949095, "PaperTitle": "caterpillar coarse grain reconfigurable architecture for accelerating the training of deep neural networks", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Fast and efficient implementation of Convolutional Neural Networks on FPGA.", "DBLP authors": ["Abhinav Podili", "Chi Zhang", "Viktor K. Prasanna"], "year": 2017, "MAG papers": [{"PaperId": 2742152118, "PaperTitle": "fast and efficient implementation of convolutional neural networks on fpga", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Parallel Multi Channel convolution using General Matrix Multiplication.", "DBLP authors": ["Aravind Vasudevan", "Andrew Anderson", "David Gregg"], "year": 2017, "MAG papers": [{"PaperId": 2605739168, "PaperTitle": "parallel multi channel convolution using general matrix multiplication", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["trinity college", "trinity college", "trinity college"]}], "source": "ES"}, {"DBLP title": "High-performance FPGA implementation of equivariant adaptive separation via independence algorithm for Independent Component Analysis.", "DBLP authors": ["Mahdi Nazemi", "Shahin Nazarian", "Massoud Pedram"], "year": 2017, "MAG papers": [{"PaperId": 2734213494, "PaperTitle": "high performance fpga implementation of equivariant adaptive separation via independence algorithm for independent component analysis", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Design and comparative evaluation of GPGPU- and FPGA-based MPSoC ECU architectures for secure, dependable, and real-time automotive CPS.", "DBLP authors": ["Bikash Poudel", "Naresh Kumar Giri", "Arslan Munir"], "year": 2017, "MAG papers": [{"PaperId": 2741022416, "PaperTitle": "design and comparative evaluation of gpgpu and fpga based mpsoc ecu architectures for secure dependable and real time automotive cps", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kansas state university", "university of nevada reno", "kansas state university"]}], "source": "ES"}, {"DBLP title": "High-Level Synthesis for side-channel defense.", "DBLP authors": ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "year": 2017, "MAG papers": [{"PaperId": 2741455831, "PaperTitle": "high level synthesis for side channel defense", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "DoSGuard: Protecting pipelined MPSoCs against hardware Trojan based DoS attacks.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2017, "MAG papers": [{"PaperId": 2741404989, "PaperTitle": "dosguard protecting pipelined mpsocs against hardware trojan based dos attacks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of peradeniya", "university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Hardwiring the OS kernel into a Java application processor.", "DBLP authors": ["Chun-Jen Tsai", "Cheng-Ju Lin", "Cheng-Yang Chen", "Yan-Hung Lin", "Wei-Jhong Ji", "Sheng-Di Hong"], "year": 2017, "MAG papers": [{"PaperId": 2740279829, "PaperTitle": "hardwiring the os kernel into a java application processor", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Hardware support for embedded operating system security.", "DBLP authors": ["Arman Pouraghily", "Tilman Wolf", "Russell Tessier"], "year": 2017, "MAG papers": [{"PaperId": 2739804234, "PaperTitle": "hardware support for embedded operating system security", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Hardware-accelerated CCD readout smear correction for Fast Solar Polarimeter.", "DBLP authors": ["Stefan Tabel", "Korbinian Weikl", "Walter Stechele"], "year": 2017, "MAG papers": [{"PaperId": 2740050725, "PaperTitle": "hardware accelerated ccd readout smear correction for fast solar polarimeter", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["technische universitat munchen", "max planck society", "max planck society"]}], "source": "ES"}, {"DBLP title": "Real-time object detection in software with custom vector instructions and algorithm changes.", "DBLP authors": ["Joe Edwards", "Guy G. F. Lemieux"], "year": 2017, "MAG papers": [{"PaperId": 2740088230, "PaperTitle": "real time object detection in software with custom vector instructions and algorithm changes", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "An efficient embedded multi-ported memory architecture for next-generation FPGAs.", "DBLP authors": ["S. Navid Shahrouzi", "Darshika G. Perera"], "year": 2017, "MAG papers": [{"PaperId": 2739962869, "PaperTitle": "an efficient embedded multi ported memory architecture for next generation fpgas", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of colorado colorado springs", "university of colorado colorado springs"]}], "source": "ES"}, {"DBLP title": "A Staged Memory Resource Management Method for CMP systems.", "DBLP authors": ["Yangguo Liu", "Junlin Lu", "Dong Tong", "Xu Cheng"], "year": 2017, "MAG papers": [{"PaperId": 2740362576, "PaperTitle": "a staged memory resource management method for cmp systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "CFStore: Boosting Hybrid storage performance by device crossfire.", "DBLP authors": ["Wei Zhou", "Dan Feng", "Zhipeng Tan"], "year": 2017, "MAG papers": [{"PaperId": 2741301904, "PaperTitle": "cfstore boosting hybrid storage performance by device crossfire", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "RVNet: A fast and high energy efficiency network packet processing system on RISC-V.", "DBLP authors": ["Yanpeng Wang", "Mei Wen", "Chunyuan Zhang", "Jie Lin"], "year": 2017, "MAG papers": [{"PaperId": 2739791233, "PaperTitle": "rvnet a fast and high energy efficiency network packet processing system on risc v", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Massive spatial query on the Kepler architecture.", "DBLP authors": ["Yili Gong", "Jia Tang", "Wenhai Li", "Zihui Ye"], "year": 2017, "MAG papers": [{"PaperId": 2740711480, "PaperTitle": "massive spatial query on the kepler architecture", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["wuhan university", "wuhan university", "wuhan university", "wuhan university"]}], "source": "ES"}, {"DBLP title": "PFSI.sw: A programming framework for sea ice model algorithms based on Sunway many-core processor.", "DBLP authors": ["Binyang Li", "Bo Li", "Depei Qian"], "year": 2017, "MAG papers": [{"PaperId": 2740340738, "PaperTitle": "pfsi sw a programming framework for sea ice model algorithms based on sunway many core processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["beihang university", "beihang university", "beihang university"]}], "source": "ES"}, {"DBLP title": "MicRun: A framework for scale-free graph algorithms on SIMD architecture of the Xeon Phi.", "DBLP authors": ["Jie Lin", "Qingbo Wu", "Yusong Tan", "Jie Yu", "Qi Zhang", "Xiaoling Li", "Lei Luo"], "year": 2017, "MAG papers": [{"PaperId": 2741392386, "PaperTitle": "micrun a framework for scale free graph algorithms on simd architecture of the xeon phi", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Hierarchical Dataflow Model for efficient programming of clustered manycore processors.", "DBLP authors": ["Julien Hascoet", "Karol Desnos", "Jean-Fran\u00e7ois Nezan", "Beno\u00eet Dupont de Dinechin"], "year": 2017, "MAG papers": [{"PaperId": 2740883034, "PaperTitle": "hierarchical dataflow model for efficient programming of clustered manycore processors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["centre national de la recherche scientifique", null, "centre national de la recherche scientifique", null]}], "source": "ES"}, {"DBLP title": "Modeling and evaluation for gather/scatter operations in Vector-SIMD architectures.", "DBLP authors": ["Hongbing Tan", "Haiyan Chen", "Sheng Liu", "Jianguo Wu"], "year": 2017, "MAG papers": [{"PaperId": 2741643470, "PaperTitle": "modeling and evaluation for gather scatter operations in vector simd architectures", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "reMinMin: A novel static energy-centric list scheduling approach based on real measurements.", "DBLP authors": ["Achim L\u00f6sch", "Marco Platzner"], "year": 2017, "MAG papers": [{"PaperId": 2740826172, "PaperTitle": "reminmin a novel static energy centric list scheduling approach based on real measurements", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Hardware design and analysis of efficient loop coarsening and border handling for image processing.", "DBLP authors": ["M. Akif Ozkan", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2017, "MAG papers": [{"PaperId": 2740250250, "PaperTitle": "hardware design and analysis of efficient loop coarsening and border handling for image processing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension.", "DBLP authors": ["Rishan Senanayake", "Namitha Liyanage", "Sasindu Wijeratne", "Sachille Atapattu", "Kasun Athukorala", "P. M. K. Tharaka", "Geethan Karunaratne", "R. M. A. U. Senarath", "Ishantha Perera", "Ashen Ekanayake", "Ajith Pasqual"], "year": 2017, "MAG papers": [{"PaperId": 2742163243, "PaperTitle": "high performance hardware architectures for intra block copy and palette coding for hevc screen content coding extension", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null, null, "university of moratuwa", null]}], "source": "ES"}, {"DBLP title": "Design and implementation of adaptive signal processing systems using Markov decision processes.", "DBLP authors": ["Lin Li", "Adrian E. Sapio", "Jiahao Wu", "Yanzhou Liu", "Kyunghun Lee", "Marilyn Wolf", "Shuvra S. Bhattacharyya"], "year": 2017, "MAG papers": [{"PaperId": 2741844421, "PaperTitle": "design and implementation of adaptive signal processing systems using markov decision processes", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "university of maryland college park", "university of maryland college park", "university of maryland college park", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "An embedded scalable linear model predictive hardware-based controller using ADMM.", "DBLP authors": ["Pei Zhang", "Joseph Zambreno", "Phillip H. Jones"], "year": 2017, "MAG papers": [{"PaperId": 2739592510, "PaperTitle": "an embedded scalable linear model predictive hardware based controller using admm", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["iowa state university", "iowa state university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "CGRA-ME: A unified framework for CGRA modelling and exploration.", "DBLP authors": ["S. Alexander Chin", "Noriaki Sakamoto", "Allan Rui", "Jim Zhao", "Jin Hee Kim", "Yuko Hara-Azumi", "Jason Anderson"], "year": 2017, "MAG papers": [{"PaperId": 2741661236, "PaperTitle": "cgra me a unified framework for cgra modelling and exploration", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of toronto", "university of toronto", "university of toronto", "tokyo institute of technology", "tokyo institute of technology", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "OpenCL-based design pattern for line rate packet processing.", "DBLP authors": ["Jehandad Khan", "Peter Athanas", "Skip Booth", "John Marshall"], "year": 2017, "MAG papers": [{"PaperId": 2739845695, "PaperTitle": "opencl based design pattern for line rate packet processing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["virginia tech", "cisco systems inc", "virginia tech", "cisco systems inc"]}], "source": "ES"}, {"DBLP title": "Acceleration of Frequent Itemset Mining on FPGA using SDAccel and Vivado HLS.", "DBLP authors": ["Vinh Dang", "Kevin Skadron"], "year": 2017, "MAG papers": [{"PaperId": 2740087560, "PaperTitle": "acceleration of frequent itemset mining on fpga using sdaccel and vivado hls", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "OpenMP device offloading to FPGA accelerators.", "DBLP authors": ["Lukas Sommer", "Jens Korinth", "Andreas Koch"], "year": 2017, "MAG papers": [{"PaperId": 2741997154, "PaperTitle": "openmp device offloading to fpga accelerators", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["technische universitat darmstadt", "technische universitat darmstadt", "technische universitat darmstadt"]}], "source": "ES"}]