#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sun Dec  6 13:17:32 2020
# Process ID: 19336
# Current directory: C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10780 C:\Users\lukem\OneDrive - Brunel University London\Year 4\EE5660 - Advanced Embedded Systems Design\Assignment\Task\FPGA Implementation\FPGA_Pong v2\FPGA_Pong.xpr
# Log file: C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/vivado.log
# Journal file: C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2'
INFO: [Project 1-313] Project file moved from 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.484 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Dec  6 14:31:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Assignment1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Assignment1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.srcs/sources_1/new/FPGA_Pong.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Assignment1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xelab -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.srcs/sources_1/new/FPGA_Pong.vhd:90]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit assignment1 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.484 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Assignment1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Assignment1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xelab -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.srcs/sources_1/new/FPGA_Pong.vhd:90]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit assignment1 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Assignment1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Assignment1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.srcs/sources_1/new/FPGA_Pong.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Assignment1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xelab -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.srcs/sources_1/new/FPGA_Pong.vhd:160]
WARNING: [VRFC 10-1429] target slice is 8 elements ; value is 9 elements [C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.srcs/sources_1/new/FPGA_Pong.vhd:160]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit assignment1 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Assignment1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Assignment1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.srcs/sources_1/new/FPGA_Pong.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Assignment1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xelab -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.assignment1
Built simulation snapshot Assignment1_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Assignment1_behav -key {Behavioral:sim_1:Functional:Assignment1} -tclbatch {Assignment1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source Assignment1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Assignment1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.484 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Dec  6 15:31:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Dec  6 15:32:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
run all
run 3 s
add_force {/Assignment1/new_clk} -radix hex {1 0ns} {0 50000000ps} -repeat_every 100000000ps
run 3 s
add_force {/Assignment1/prescaled_clk} -radix hex {1 0ns} {0 50000000ps} -repeat_every 100000000ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Assignment1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Assignment1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xelab -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.484 ; gain = 0.000
run all
run 10 s
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Assignment1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Assignment1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2/FPGA_Pong.sim/sim_1/behav/xsim'
"xelab -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 81aa2b64adf34b3aade78daf18dfab56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Assignment1_behav xil_defaultlib.Assignment1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.484 ; gain = 0.000
add_force {/Assignment1/prescaled_clk} -radix hex {1 0ns} {0 50000000ps} -repeat_every 100000000ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 15:55:29 2020...
