version 3
C:/Users/Ashish/3D Objects/DD_CP/fifo/fifo.v
fifo
VERILOG
VERILOG
fifo_test.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
buf_empty
clk
buf_full
clk
buf_in
clk
buf_out
clk
fifo_counter
clk
rd_en
clk
rst
clk
wr_en
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
buf_empty_DIFF
buf_full_DIFF
buf_out_DIFF
fifo_counter_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
rd_en
rst
wr_en
buf_in
buf_empty
buf_full
buf_out
fifo_counter
SIGNAL_ORDER_END
-X-X-X-

