/// Auto-generated bit field definitions for DPORT
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::espressif::esp32::esp32::dport {

using namespace alloy::hal::bitfields;

// ============================================================================
// DPORT Bit Field Definitions
// ============================================================================

/// PRO_BOOT_REMAP_CTRL - PRO_BOOT_REMAP_CTRL
namespace pro_boot_remap_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_BOOT_REMAP = BitField<0, 1>;
    constexpr uint32_t PRO_BOOT_REMAP_Pos = 0;
    constexpr uint32_t PRO_BOOT_REMAP_Msk = PRO_BOOT_REMAP::mask;

}  // namespace pro_boot_remap_ctrl

/// APP_BOOT_REMAP_CTRL - APP_BOOT_REMAP_CTRL
namespace app_boot_remap_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APP_BOOT_REMAP = BitField<0, 1>;
    constexpr uint32_t APP_BOOT_REMAP_Pos = 0;
    constexpr uint32_t APP_BOOT_REMAP_Msk = APP_BOOT_REMAP::mask;

}  // namespace app_boot_remap_ctrl

/// ACCESS_CHECK - ACCESS_CHECK
namespace access_check {
    /// Position: 0, Width: 1
    /// Access: read-only
    using PRO = BitField<0, 1>;
    constexpr uint32_t PRO_Pos = 0;
    constexpr uint32_t PRO_Msk = PRO::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using APP = BitField<8, 1>;
    constexpr uint32_t APP_Pos = 8;
    constexpr uint32_t APP_Msk = APP::mask;

}  // namespace access_check

/// PRO_DPORT_APB_MASK0 - PRO_DPORT_APB_MASK0
namespace pro_dport_apb_mask0 {
    /// Position: 0, Width: 32
    /// Access: read-write
    using PRODPORT_APB_MASK0 = BitField<0, 32>;
    constexpr uint32_t PRODPORT_APB_MASK0_Pos = 0;
    constexpr uint32_t PRODPORT_APB_MASK0_Msk = PRODPORT_APB_MASK0::mask;

}  // namespace pro_dport_apb_mask0

/// PRO_DPORT_APB_MASK1 - PRO_DPORT_APB_MASK1
namespace pro_dport_apb_mask1 {
    /// Position: 0, Width: 32
    /// Access: read-write
    using PRODPORT_APB_MASK1 = BitField<0, 32>;
    constexpr uint32_t PRODPORT_APB_MASK1_Pos = 0;
    constexpr uint32_t PRODPORT_APB_MASK1_Msk = PRODPORT_APB_MASK1::mask;

}  // namespace pro_dport_apb_mask1

/// APP_DPORT_APB_MASK0 - APP_DPORT_APB_MASK0
namespace app_dport_apb_mask0 {
    /// Position: 0, Width: 32
    /// Access: read-write
    using APPDPORT_APB_MASK0 = BitField<0, 32>;
    constexpr uint32_t APPDPORT_APB_MASK0_Pos = 0;
    constexpr uint32_t APPDPORT_APB_MASK0_Msk = APPDPORT_APB_MASK0::mask;

}  // namespace app_dport_apb_mask0

/// APP_DPORT_APB_MASK1 - APP_DPORT_APB_MASK1
namespace app_dport_apb_mask1 {
    /// Position: 0, Width: 32
    /// Access: read-write
    using APPDPORT_APB_MASK1 = BitField<0, 32>;
    constexpr uint32_t APPDPORT_APB_MASK1_Pos = 0;
    constexpr uint32_t APPDPORT_APB_MASK1_Msk = APPDPORT_APB_MASK1::mask;

}  // namespace app_dport_apb_mask1

/// PERI_CLK_EN - PERI_CLK_EN
namespace peri_clk_en {
    /// Position: 0, Width: 32
    /// Access: read-write
    using PERI_CLK_EN = BitField<0, 32>;
    constexpr uint32_t PERI_CLK_EN_Pos = 0;
    constexpr uint32_t PERI_CLK_EN_Msk = PERI_CLK_EN::mask;

}  // namespace peri_clk_en

/// PERI_RST_EN - PERI_RST_EN
namespace peri_rst_en {
    /// Position: 0, Width: 32
    /// Access: read-write
    using PERI_RST_EN = BitField<0, 32>;
    constexpr uint32_t PERI_RST_EN_Pos = 0;
    constexpr uint32_t PERI_RST_EN_Msk = PERI_RST_EN::mask;

}  // namespace peri_rst_en

/// WIFI_BB_CFG - WIFI_BB_CFG
namespace wifi_bb_cfg {
    /// Position: 0, Width: 32
    /// Access: read-write
    using WIFI_BB_CFG = BitField<0, 32>;
    constexpr uint32_t WIFI_BB_CFG_Pos = 0;
    constexpr uint32_t WIFI_BB_CFG_Msk = WIFI_BB_CFG::mask;

}  // namespace wifi_bb_cfg

/// WIFI_BB_CFG_2 - WIFI_BB_CFG_2
namespace wifi_bb_cfg_2 {
    /// Position: 0, Width: 32
    /// Access: read-write
    using WIFI_BB_CFG_2 = BitField<0, 32>;
    constexpr uint32_t WIFI_BB_CFG_2_Pos = 0;
    constexpr uint32_t WIFI_BB_CFG_2_Msk = WIFI_BB_CFG_2::mask;

}  // namespace wifi_bb_cfg_2

/// APPCPU_CTRL_A - APPCPU_CTRL_A
namespace appcpu_ctrl_a {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APPCPU_RESETTING = BitField<0, 1>;
    constexpr uint32_t APPCPU_RESETTING_Pos = 0;
    constexpr uint32_t APPCPU_RESETTING_Msk = APPCPU_RESETTING::mask;

}  // namespace appcpu_ctrl_a

/// APPCPU_CTRL_B - APPCPU_CTRL_B
namespace appcpu_ctrl_b {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APPCPU_CLKGATE_EN = BitField<0, 1>;
    constexpr uint32_t APPCPU_CLKGATE_EN_Pos = 0;
    constexpr uint32_t APPCPU_CLKGATE_EN_Msk = APPCPU_CLKGATE_EN::mask;

}  // namespace appcpu_ctrl_b

/// APPCPU_CTRL_C - APPCPU_CTRL_C
namespace appcpu_ctrl_c {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APPCPU_RUNSTALL = BitField<0, 1>;
    constexpr uint32_t APPCPU_RUNSTALL_Pos = 0;
    constexpr uint32_t APPCPU_RUNSTALL_Msk = APPCPU_RUNSTALL::mask;

}  // namespace appcpu_ctrl_c

/// APPCPU_CTRL_D - APPCPU_CTRL_D
namespace appcpu_ctrl_d {
    /// Position: 0, Width: 32
    /// Access: read-write
    using APPCPU_BOOT_ADDR = BitField<0, 32>;
    constexpr uint32_t APPCPU_BOOT_ADDR_Pos = 0;
    constexpr uint32_t APPCPU_BOOT_ADDR_Msk = APPCPU_BOOT_ADDR::mask;

}  // namespace appcpu_ctrl_d

/// CPU_PER_CONF - CPU_PER_CONF
namespace cpu_per_conf {
    /// Position: 0, Width: 2
    /// Access: read-write
    using CPUPERIOD_SEL = BitField<0, 2>;
    constexpr uint32_t CPUPERIOD_SEL_Pos = 0;
    constexpr uint32_t CPUPERIOD_SEL_Msk = CPUPERIOD_SEL::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using LOWSPEED_CLK_SEL = BitField<2, 1>;
    constexpr uint32_t LOWSPEED_CLK_SEL_Pos = 2;
    constexpr uint32_t LOWSPEED_CLK_SEL_Msk = LOWSPEED_CLK_SEL::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FAST_CLK_RTC_SEL = BitField<3, 1>;
    constexpr uint32_t FAST_CLK_RTC_SEL_Pos = 3;
    constexpr uint32_t FAST_CLK_RTC_SEL_Msk = FAST_CLK_RTC_SEL::mask;

}  // namespace cpu_per_conf

/// PRO_CACHE_CTRL - PRO_CACHE_CTRL
namespace pro_cache_ctrl {
    /// Position: 2, Width: 1
    /// Access: read-write
    using PRO_CACHE_MODE = BitField<2, 1>;
    constexpr uint32_t PRO_CACHE_MODE_Pos = 2;
    constexpr uint32_t PRO_CACHE_MODE_Msk = PRO_CACHE_MODE::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using PRO_CACHE_ENABLE = BitField<3, 1>;
    constexpr uint32_t PRO_CACHE_ENABLE_Pos = 3;
    constexpr uint32_t PRO_CACHE_ENABLE_Msk = PRO_CACHE_ENABLE::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using PRO_CACHE_FLUSH_ENA = BitField<4, 1>;
    constexpr uint32_t PRO_CACHE_FLUSH_ENA_Pos = 4;
    constexpr uint32_t PRO_CACHE_FLUSH_ENA_Msk = PRO_CACHE_FLUSH_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using PRO_CACHE_FLUSH_DONE = BitField<5, 1>;
    constexpr uint32_t PRO_CACHE_FLUSH_DONE_Pos = 5;
    constexpr uint32_t PRO_CACHE_FLUSH_DONE_Msk = PRO_CACHE_FLUSH_DONE::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using PRO_CACHE_LOCK_0_EN = BitField<6, 1>;
    constexpr uint32_t PRO_CACHE_LOCK_0_EN_Pos = 6;
    constexpr uint32_t PRO_CACHE_LOCK_0_EN_Msk = PRO_CACHE_LOCK_0_EN::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using PRO_CACHE_LOCK_1_EN = BitField<7, 1>;
    constexpr uint32_t PRO_CACHE_LOCK_1_EN_Pos = 7;
    constexpr uint32_t PRO_CACHE_LOCK_1_EN_Msk = PRO_CACHE_LOCK_1_EN::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using PRO_CACHE_LOCK_2_EN = BitField<8, 1>;
    constexpr uint32_t PRO_CACHE_LOCK_2_EN_Pos = 8;
    constexpr uint32_t PRO_CACHE_LOCK_2_EN_Msk = PRO_CACHE_LOCK_2_EN::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using PRO_CACHE_LOCK_3_EN = BitField<9, 1>;
    constexpr uint32_t PRO_CACHE_LOCK_3_EN_Pos = 9;
    constexpr uint32_t PRO_CACHE_LOCK_3_EN_Msk = PRO_CACHE_LOCK_3_EN::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using PRO_SINGLE_IRAM_ENA = BitField<10, 1>;
    constexpr uint32_t PRO_SINGLE_IRAM_ENA_Pos = 10;
    constexpr uint32_t PRO_SINGLE_IRAM_ENA_Msk = PRO_SINGLE_IRAM_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using PRO_DRAM_SPLIT = BitField<11, 1>;
    constexpr uint32_t PRO_DRAM_SPLIT_Pos = 11;
    constexpr uint32_t PRO_DRAM_SPLIT_Msk = PRO_DRAM_SPLIT::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using PRO_AHB_SPI_REQ = BitField<12, 1>;
    constexpr uint32_t PRO_AHB_SPI_REQ_Pos = 12;
    constexpr uint32_t PRO_AHB_SPI_REQ_Msk = PRO_AHB_SPI_REQ::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using PRO_SLAVE_REQ = BitField<13, 1>;
    constexpr uint32_t PRO_SLAVE_REQ_Pos = 13;
    constexpr uint32_t PRO_SLAVE_REQ_Msk = PRO_SLAVE_REQ::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using AHB_SPI_REQ = BitField<14, 1>;
    constexpr uint32_t AHB_SPI_REQ_Pos = 14;
    constexpr uint32_t AHB_SPI_REQ_Msk = AHB_SPI_REQ::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using SLAVE_REQ = BitField<15, 1>;
    constexpr uint32_t SLAVE_REQ_Pos = 15;
    constexpr uint32_t SLAVE_REQ_Msk = SLAVE_REQ::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using PRO_DRAM_HL = BitField<16, 1>;
    constexpr uint32_t PRO_DRAM_HL_Pos = 16;
    constexpr uint32_t PRO_DRAM_HL_Msk = PRO_DRAM_HL::mask;

}  // namespace pro_cache_ctrl

/// PRO_CACHE_CTRL1 - PRO_CACHE_CTRL1
namespace pro_cache_ctrl1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_CACHE_MASK_IRAM0 = BitField<0, 1>;
    constexpr uint32_t PRO_CACHE_MASK_IRAM0_Pos = 0;
    constexpr uint32_t PRO_CACHE_MASK_IRAM0_Msk = PRO_CACHE_MASK_IRAM0::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using PRO_CACHE_MASK_IRAM1 = BitField<1, 1>;
    constexpr uint32_t PRO_CACHE_MASK_IRAM1_Pos = 1;
    constexpr uint32_t PRO_CACHE_MASK_IRAM1_Msk = PRO_CACHE_MASK_IRAM1::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using PRO_CACHE_MASK_IROM0 = BitField<2, 1>;
    constexpr uint32_t PRO_CACHE_MASK_IROM0_Pos = 2;
    constexpr uint32_t PRO_CACHE_MASK_IROM0_Msk = PRO_CACHE_MASK_IROM0::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using PRO_CACHE_MASK_DRAM1 = BitField<3, 1>;
    constexpr uint32_t PRO_CACHE_MASK_DRAM1_Pos = 3;
    constexpr uint32_t PRO_CACHE_MASK_DRAM1_Msk = PRO_CACHE_MASK_DRAM1::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using PRO_CACHE_MASK_DROM0 = BitField<4, 1>;
    constexpr uint32_t PRO_CACHE_MASK_DROM0_Pos = 4;
    constexpr uint32_t PRO_CACHE_MASK_DROM0_Msk = PRO_CACHE_MASK_DROM0::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using PRO_CACHE_MASK_OPSDRAM = BitField<5, 1>;
    constexpr uint32_t PRO_CACHE_MASK_OPSDRAM_Pos = 5;
    constexpr uint32_t PRO_CACHE_MASK_OPSDRAM_Msk = PRO_CACHE_MASK_OPSDRAM::mask;

    /// Position: 6, Width: 3
    /// Access: read-write
    using PRO_CMMU_SRAM_PAGE_MODE = BitField<6, 3>;
    constexpr uint32_t PRO_CMMU_SRAM_PAGE_MODE_Pos = 6;
    constexpr uint32_t PRO_CMMU_SRAM_PAGE_MODE_Msk = PRO_CMMU_SRAM_PAGE_MODE::mask;

    /// Position: 9, Width: 2
    /// Access: read-write
    using PRO_CMMU_FLASH_PAGE_MODE = BitField<9, 2>;
    constexpr uint32_t PRO_CMMU_FLASH_PAGE_MODE_Pos = 9;
    constexpr uint32_t PRO_CMMU_FLASH_PAGE_MODE_Msk = PRO_CMMU_FLASH_PAGE_MODE::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using PRO_CMMU_FORCE_ON = BitField<11, 1>;
    constexpr uint32_t PRO_CMMU_FORCE_ON_Pos = 11;
    constexpr uint32_t PRO_CMMU_FORCE_ON_Msk = PRO_CMMU_FORCE_ON::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using PRO_CMMU_PD = BitField<12, 1>;
    constexpr uint32_t PRO_CMMU_PD_Pos = 12;
    constexpr uint32_t PRO_CMMU_PD_Msk = PRO_CMMU_PD::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using PRO_CACHE_MMU_IA_CLR = BitField<13, 1>;
    constexpr uint32_t PRO_CACHE_MMU_IA_CLR_Pos = 13;
    constexpr uint32_t PRO_CACHE_MMU_IA_CLR_Msk = PRO_CACHE_MMU_IA_CLR::mask;

}  // namespace pro_cache_ctrl1

/// PRO_CACHE_LOCK_0_ADDR - PRO_CACHE_LOCK_0_ADDR
namespace pro_cache_lock_0_addr {
    /// Position: 0, Width: 14
    /// Access: read-write
    using PRE = BitField<0, 14>;
    constexpr uint32_t PRE_Pos = 0;
    constexpr uint32_t PRE_Msk = PRE::mask;

    /// Position: 14, Width: 4
    /// Access: read-write
    using MIN = BitField<14, 4>;
    constexpr uint32_t MIN_Pos = 14;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Position: 18, Width: 4
    /// Access: read-write
    using MAX = BitField<18, 4>;
    constexpr uint32_t MAX_Pos = 18;
    constexpr uint32_t MAX_Msk = MAX::mask;

}  // namespace pro_cache_lock_0_addr

/// PRO_CACHE_LOCK_1_ADDR - PRO_CACHE_LOCK_1_ADDR
namespace pro_cache_lock_1_addr {
    /// Position: 0, Width: 14
    /// Access: read-write
    using PRE = BitField<0, 14>;
    constexpr uint32_t PRE_Pos = 0;
    constexpr uint32_t PRE_Msk = PRE::mask;

    /// Position: 14, Width: 4
    /// Access: read-write
    using MIN = BitField<14, 4>;
    constexpr uint32_t MIN_Pos = 14;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Position: 18, Width: 4
    /// Access: read-write
    using MAX = BitField<18, 4>;
    constexpr uint32_t MAX_Pos = 18;
    constexpr uint32_t MAX_Msk = MAX::mask;

}  // namespace pro_cache_lock_1_addr

/// PRO_CACHE_LOCK_2_ADDR - PRO_CACHE_LOCK_2_ADDR
namespace pro_cache_lock_2_addr {
    /// Position: 0, Width: 14
    /// Access: read-write
    using PRE = BitField<0, 14>;
    constexpr uint32_t PRE_Pos = 0;
    constexpr uint32_t PRE_Msk = PRE::mask;

    /// Position: 14, Width: 4
    /// Access: read-write
    using MIN = BitField<14, 4>;
    constexpr uint32_t MIN_Pos = 14;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Position: 18, Width: 4
    /// Access: read-write
    using MAX = BitField<18, 4>;
    constexpr uint32_t MAX_Pos = 18;
    constexpr uint32_t MAX_Msk = MAX::mask;

}  // namespace pro_cache_lock_2_addr

/// PRO_CACHE_LOCK_3_ADDR - PRO_CACHE_LOCK_3_ADDR
namespace pro_cache_lock_3_addr {
    /// Position: 0, Width: 14
    /// Access: read-write
    using PRE = BitField<0, 14>;
    constexpr uint32_t PRE_Pos = 0;
    constexpr uint32_t PRE_Msk = PRE::mask;

    /// Position: 14, Width: 4
    /// Access: read-write
    using MIN = BitField<14, 4>;
    constexpr uint32_t MIN_Pos = 14;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Position: 18, Width: 4
    /// Access: read-write
    using MAX = BitField<18, 4>;
    constexpr uint32_t MAX_Pos = 18;
    constexpr uint32_t MAX_Msk = MAX::mask;

}  // namespace pro_cache_lock_3_addr

/// APP_CACHE_CTRL - APP_CACHE_CTRL
namespace app_cache_ctrl {
    /// Position: 2, Width: 1
    /// Access: read-write
    using APP_CACHE_MODE = BitField<2, 1>;
    constexpr uint32_t APP_CACHE_MODE_Pos = 2;
    constexpr uint32_t APP_CACHE_MODE_Msk = APP_CACHE_MODE::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using APP_CACHE_ENABLE = BitField<3, 1>;
    constexpr uint32_t APP_CACHE_ENABLE_Pos = 3;
    constexpr uint32_t APP_CACHE_ENABLE_Msk = APP_CACHE_ENABLE::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using APP_CACHE_FLUSH_ENA = BitField<4, 1>;
    constexpr uint32_t APP_CACHE_FLUSH_ENA_Pos = 4;
    constexpr uint32_t APP_CACHE_FLUSH_ENA_Msk = APP_CACHE_FLUSH_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using APP_CACHE_FLUSH_DONE = BitField<5, 1>;
    constexpr uint32_t APP_CACHE_FLUSH_DONE_Pos = 5;
    constexpr uint32_t APP_CACHE_FLUSH_DONE_Msk = APP_CACHE_FLUSH_DONE::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using APP_CACHE_LOCK_0_EN = BitField<6, 1>;
    constexpr uint32_t APP_CACHE_LOCK_0_EN_Pos = 6;
    constexpr uint32_t APP_CACHE_LOCK_0_EN_Msk = APP_CACHE_LOCK_0_EN::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using APP_CACHE_LOCK_1_EN = BitField<7, 1>;
    constexpr uint32_t APP_CACHE_LOCK_1_EN_Pos = 7;
    constexpr uint32_t APP_CACHE_LOCK_1_EN_Msk = APP_CACHE_LOCK_1_EN::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using APP_CACHE_LOCK_2_EN = BitField<8, 1>;
    constexpr uint32_t APP_CACHE_LOCK_2_EN_Pos = 8;
    constexpr uint32_t APP_CACHE_LOCK_2_EN_Msk = APP_CACHE_LOCK_2_EN::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using APP_CACHE_LOCK_3_EN = BitField<9, 1>;
    constexpr uint32_t APP_CACHE_LOCK_3_EN_Pos = 9;
    constexpr uint32_t APP_CACHE_LOCK_3_EN_Msk = APP_CACHE_LOCK_3_EN::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using APP_SINGLE_IRAM_ENA = BitField<10, 1>;
    constexpr uint32_t APP_SINGLE_IRAM_ENA_Pos = 10;
    constexpr uint32_t APP_SINGLE_IRAM_ENA_Msk = APP_SINGLE_IRAM_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using APP_DRAM_SPLIT = BitField<11, 1>;
    constexpr uint32_t APP_DRAM_SPLIT_Pos = 11;
    constexpr uint32_t APP_DRAM_SPLIT_Msk = APP_DRAM_SPLIT::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using APP_AHB_SPI_REQ = BitField<12, 1>;
    constexpr uint32_t APP_AHB_SPI_REQ_Pos = 12;
    constexpr uint32_t APP_AHB_SPI_REQ_Msk = APP_AHB_SPI_REQ::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using APP_SLAVE_REQ = BitField<13, 1>;
    constexpr uint32_t APP_SLAVE_REQ_Pos = 13;
    constexpr uint32_t APP_SLAVE_REQ_Msk = APP_SLAVE_REQ::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using APP_DRAM_HL = BitField<14, 1>;
    constexpr uint32_t APP_DRAM_HL_Pos = 14;
    constexpr uint32_t APP_DRAM_HL_Msk = APP_DRAM_HL::mask;

}  // namespace app_cache_ctrl

/// APP_CACHE_CTRL1 - APP_CACHE_CTRL1
namespace app_cache_ctrl1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APP_CACHE_MASK_IRAM0 = BitField<0, 1>;
    constexpr uint32_t APP_CACHE_MASK_IRAM0_Pos = 0;
    constexpr uint32_t APP_CACHE_MASK_IRAM0_Msk = APP_CACHE_MASK_IRAM0::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using APP_CACHE_MASK_IRAM1 = BitField<1, 1>;
    constexpr uint32_t APP_CACHE_MASK_IRAM1_Pos = 1;
    constexpr uint32_t APP_CACHE_MASK_IRAM1_Msk = APP_CACHE_MASK_IRAM1::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using APP_CACHE_MASK_IROM0 = BitField<2, 1>;
    constexpr uint32_t APP_CACHE_MASK_IROM0_Pos = 2;
    constexpr uint32_t APP_CACHE_MASK_IROM0_Msk = APP_CACHE_MASK_IROM0::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using APP_CACHE_MASK_DRAM1 = BitField<3, 1>;
    constexpr uint32_t APP_CACHE_MASK_DRAM1_Pos = 3;
    constexpr uint32_t APP_CACHE_MASK_DRAM1_Msk = APP_CACHE_MASK_DRAM1::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using APP_CACHE_MASK_DROM0 = BitField<4, 1>;
    constexpr uint32_t APP_CACHE_MASK_DROM0_Pos = 4;
    constexpr uint32_t APP_CACHE_MASK_DROM0_Msk = APP_CACHE_MASK_DROM0::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using APP_CACHE_MASK_OPSDRAM = BitField<5, 1>;
    constexpr uint32_t APP_CACHE_MASK_OPSDRAM_Pos = 5;
    constexpr uint32_t APP_CACHE_MASK_OPSDRAM_Msk = APP_CACHE_MASK_OPSDRAM::mask;

    /// Position: 6, Width: 3
    /// Access: read-write
    using APP_CMMU_SRAM_PAGE_MODE = BitField<6, 3>;
    constexpr uint32_t APP_CMMU_SRAM_PAGE_MODE_Pos = 6;
    constexpr uint32_t APP_CMMU_SRAM_PAGE_MODE_Msk = APP_CMMU_SRAM_PAGE_MODE::mask;

    /// Position: 9, Width: 2
    /// Access: read-write
    using APP_CMMU_FLASH_PAGE_MODE = BitField<9, 2>;
    constexpr uint32_t APP_CMMU_FLASH_PAGE_MODE_Pos = 9;
    constexpr uint32_t APP_CMMU_FLASH_PAGE_MODE_Msk = APP_CMMU_FLASH_PAGE_MODE::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using APP_CMMU_FORCE_ON = BitField<11, 1>;
    constexpr uint32_t APP_CMMU_FORCE_ON_Pos = 11;
    constexpr uint32_t APP_CMMU_FORCE_ON_Msk = APP_CMMU_FORCE_ON::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using APP_CMMU_PD = BitField<12, 1>;
    constexpr uint32_t APP_CMMU_PD_Pos = 12;
    constexpr uint32_t APP_CMMU_PD_Msk = APP_CMMU_PD::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using APP_CACHE_MMU_IA_CLR = BitField<13, 1>;
    constexpr uint32_t APP_CACHE_MMU_IA_CLR_Pos = 13;
    constexpr uint32_t APP_CACHE_MMU_IA_CLR_Msk = APP_CACHE_MMU_IA_CLR::mask;

}  // namespace app_cache_ctrl1

/// APP_CACHE_LOCK_0_ADDR - APP_CACHE_LOCK_0_ADDR
namespace app_cache_lock_0_addr {
    /// Position: 0, Width: 14
    /// Access: read-write
    using PRE = BitField<0, 14>;
    constexpr uint32_t PRE_Pos = 0;
    constexpr uint32_t PRE_Msk = PRE::mask;

    /// Position: 14, Width: 4
    /// Access: read-write
    using MIN = BitField<14, 4>;
    constexpr uint32_t MIN_Pos = 14;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Position: 18, Width: 4
    /// Access: read-write
    using MAX = BitField<18, 4>;
    constexpr uint32_t MAX_Pos = 18;
    constexpr uint32_t MAX_Msk = MAX::mask;

}  // namespace app_cache_lock_0_addr

/// APP_CACHE_LOCK_1_ADDR - APP_CACHE_LOCK_1_ADDR
namespace app_cache_lock_1_addr {
    /// Position: 0, Width: 14
    /// Access: read-write
    using PRE = BitField<0, 14>;
    constexpr uint32_t PRE_Pos = 0;
    constexpr uint32_t PRE_Msk = PRE::mask;

    /// Position: 14, Width: 4
    /// Access: read-write
    using MIN = BitField<14, 4>;
    constexpr uint32_t MIN_Pos = 14;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Position: 18, Width: 4
    /// Access: read-write
    using MAX = BitField<18, 4>;
    constexpr uint32_t MAX_Pos = 18;
    constexpr uint32_t MAX_Msk = MAX::mask;

}  // namespace app_cache_lock_1_addr

/// APP_CACHE_LOCK_2_ADDR - APP_CACHE_LOCK_2_ADDR
namespace app_cache_lock_2_addr {
    /// Position: 0, Width: 14
    /// Access: read-write
    using PRE = BitField<0, 14>;
    constexpr uint32_t PRE_Pos = 0;
    constexpr uint32_t PRE_Msk = PRE::mask;

    /// Position: 14, Width: 4
    /// Access: read-write
    using MIN = BitField<14, 4>;
    constexpr uint32_t MIN_Pos = 14;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Position: 18, Width: 4
    /// Access: read-write
    using MAX = BitField<18, 4>;
    constexpr uint32_t MAX_Pos = 18;
    constexpr uint32_t MAX_Msk = MAX::mask;

}  // namespace app_cache_lock_2_addr

/// APP_CACHE_LOCK_3_ADDR - APP_CACHE_LOCK_3_ADDR
namespace app_cache_lock_3_addr {
    /// Position: 0, Width: 14
    /// Access: read-write
    using PRE = BitField<0, 14>;
    constexpr uint32_t PRE_Pos = 0;
    constexpr uint32_t PRE_Msk = PRE::mask;

    /// Position: 14, Width: 4
    /// Access: read-write
    using MIN = BitField<14, 4>;
    constexpr uint32_t MIN_Pos = 14;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Position: 18, Width: 4
    /// Access: read-write
    using MAX = BitField<18, 4>;
    constexpr uint32_t MAX_Pos = 18;
    constexpr uint32_t MAX_Msk = MAX::mask;

}  // namespace app_cache_lock_3_addr

/// TRACEMEM_MUX_MODE - TRACEMEM_MUX_MODE
namespace tracemem_mux_mode {
    /// Position: 0, Width: 2
    /// Access: read-write
    using TRACEMEM_MUX_MODE = BitField<0, 2>;
    constexpr uint32_t TRACEMEM_MUX_MODE_Pos = 0;
    constexpr uint32_t TRACEMEM_MUX_MODE_Msk = TRACEMEM_MUX_MODE::mask;

}  // namespace tracemem_mux_mode

/// PRO_TRACEMEM_ENA - PRO_TRACEMEM_ENA
namespace pro_tracemem_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_TRACEMEM_ENA = BitField<0, 1>;
    constexpr uint32_t PRO_TRACEMEM_ENA_Pos = 0;
    constexpr uint32_t PRO_TRACEMEM_ENA_Msk = PRO_TRACEMEM_ENA::mask;

}  // namespace pro_tracemem_ena

/// APP_TRACEMEM_ENA - APP_TRACEMEM_ENA
namespace app_tracemem_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APP_TRACEMEM_ENA = BitField<0, 1>;
    constexpr uint32_t APP_TRACEMEM_ENA_Pos = 0;
    constexpr uint32_t APP_TRACEMEM_ENA_Msk = APP_TRACEMEM_ENA::mask;

}  // namespace app_tracemem_ena

/// CACHE_MUX_MODE - CACHE_MUX_MODE
namespace cache_mux_mode {
    /// Position: 0, Width: 2
    /// Access: read-write
    using CACHE_MUX_MODE = BitField<0, 2>;
    constexpr uint32_t CACHE_MUX_MODE_Pos = 0;
    constexpr uint32_t CACHE_MUX_MODE_Msk = CACHE_MUX_MODE::mask;

}  // namespace cache_mux_mode

/// IMMU_PAGE_MODE - IMMU_PAGE_MODE
namespace immu_page_mode {
    /// Position: 0, Width: 1
    /// Access: read-write
    using INTERNAL_SRAM_IMMU_ENA = BitField<0, 1>;
    constexpr uint32_t INTERNAL_SRAM_IMMU_ENA_Pos = 0;
    constexpr uint32_t INTERNAL_SRAM_IMMU_ENA_Msk = INTERNAL_SRAM_IMMU_ENA::mask;

    /// Position: 1, Width: 2
    /// Access: read-write
    using IMMU_PAGE_MODE = BitField<1, 2>;
    constexpr uint32_t IMMU_PAGE_MODE_Pos = 1;
    constexpr uint32_t IMMU_PAGE_MODE_Msk = IMMU_PAGE_MODE::mask;

}  // namespace immu_page_mode

/// DMMU_PAGE_MODE - DMMU_PAGE_MODE
namespace dmmu_page_mode {
    /// Position: 0, Width: 1
    /// Access: read-write
    using INTERNAL_SRAM_DMMU_ENA = BitField<0, 1>;
    constexpr uint32_t INTERNAL_SRAM_DMMU_ENA_Pos = 0;
    constexpr uint32_t INTERNAL_SRAM_DMMU_ENA_Msk = INTERNAL_SRAM_DMMU_ENA::mask;

    /// Position: 1, Width: 2
    /// Access: read-write
    using DMMU_PAGE_MODE = BitField<1, 2>;
    constexpr uint32_t DMMU_PAGE_MODE_Pos = 1;
    constexpr uint32_t DMMU_PAGE_MODE_Msk = DMMU_PAGE_MODE::mask;

}  // namespace dmmu_page_mode

/// ROM_MPU_ENA - ROM_MPU_ENA
namespace rom_mpu_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SHARE_ROM_MPU_ENA = BitField<0, 1>;
    constexpr uint32_t SHARE_ROM_MPU_ENA_Pos = 0;
    constexpr uint32_t SHARE_ROM_MPU_ENA_Msk = SHARE_ROM_MPU_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using PRO_ROM_MPU_ENA = BitField<1, 1>;
    constexpr uint32_t PRO_ROM_MPU_ENA_Pos = 1;
    constexpr uint32_t PRO_ROM_MPU_ENA_Msk = PRO_ROM_MPU_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using APP_ROM_MPU_ENA = BitField<2, 1>;
    constexpr uint32_t APP_ROM_MPU_ENA_Pos = 2;
    constexpr uint32_t APP_ROM_MPU_ENA_Msk = APP_ROM_MPU_ENA::mask;

}  // namespace rom_mpu_ena

/// MEM_PD_MASK - MEM_PD_MASK
namespace mem_pd_mask {
    /// Position: 0, Width: 1
    /// Access: read-write
    using LSLP_MEM_PD_MASK = BitField<0, 1>;
    constexpr uint32_t LSLP_MEM_PD_MASK_Pos = 0;
    constexpr uint32_t LSLP_MEM_PD_MASK_Msk = LSLP_MEM_PD_MASK::mask;

}  // namespace mem_pd_mask

/// ROM_PD_CTRL - ROM_PD_CTRL
namespace rom_pd_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_ROM_PD = BitField<0, 1>;
    constexpr uint32_t PRO_ROM_PD_Pos = 0;
    constexpr uint32_t PRO_ROM_PD_Msk = PRO_ROM_PD::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using APP_ROM_PD = BitField<1, 1>;
    constexpr uint32_t APP_ROM_PD_Pos = 1;
    constexpr uint32_t APP_ROM_PD_Msk = APP_ROM_PD::mask;

    /// Position: 2, Width: 6
    /// Access: read-write
    using SHARE_ROM_PD = BitField<2, 6>;
    constexpr uint32_t SHARE_ROM_PD_Pos = 2;
    constexpr uint32_t SHARE_ROM_PD_Msk = SHARE_ROM_PD::mask;

}  // namespace rom_pd_ctrl

/// ROM_FO_CTRL - ROM_FO_CTRL
namespace rom_fo_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_ROM_FO = BitField<0, 1>;
    constexpr uint32_t PRO_ROM_FO_Pos = 0;
    constexpr uint32_t PRO_ROM_FO_Msk = PRO_ROM_FO::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using APP_ROM_FO = BitField<1, 1>;
    constexpr uint32_t APP_ROM_FO_Pos = 1;
    constexpr uint32_t APP_ROM_FO_Msk = APP_ROM_FO::mask;

    /// Position: 2, Width: 6
    /// Access: read-write
    using SHARE_ROM_FO = BitField<2, 6>;
    constexpr uint32_t SHARE_ROM_FO_Pos = 2;
    constexpr uint32_t SHARE_ROM_FO_Msk = SHARE_ROM_FO::mask;

}  // namespace rom_fo_ctrl

/// SRAM_PD_CTRL_0 - SRAM_PD_CTRL_0
namespace sram_pd_ctrl_0 {
    /// Position: 0, Width: 32
    /// Access: read-write
    using SRAM_PD_0 = BitField<0, 32>;
    constexpr uint32_t SRAM_PD_0_Pos = 0;
    constexpr uint32_t SRAM_PD_0_Msk = SRAM_PD_0::mask;

}  // namespace sram_pd_ctrl_0

/// SRAM_PD_CTRL_1 - SRAM_PD_CTRL_1
namespace sram_pd_ctrl_1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SRAM_PD_1 = BitField<0, 1>;
    constexpr uint32_t SRAM_PD_1_Pos = 0;
    constexpr uint32_t SRAM_PD_1_Msk = SRAM_PD_1::mask;

}  // namespace sram_pd_ctrl_1

/// SRAM_FO_CTRL_0 - SRAM_FO_CTRL_0
namespace sram_fo_ctrl_0 {
    /// Position: 0, Width: 32
    /// Access: read-write
    using SRAM_FO_0 = BitField<0, 32>;
    constexpr uint32_t SRAM_FO_0_Pos = 0;
    constexpr uint32_t SRAM_FO_0_Msk = SRAM_FO_0::mask;

}  // namespace sram_fo_ctrl_0

/// SRAM_FO_CTRL_1 - SRAM_FO_CTRL_1
namespace sram_fo_ctrl_1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SRAM_FO_1 = BitField<0, 1>;
    constexpr uint32_t SRAM_FO_1_Pos = 0;
    constexpr uint32_t SRAM_FO_1_Msk = SRAM_FO_1::mask;

}  // namespace sram_fo_ctrl_1

/// IRAM_DRAM_AHB_SEL - IRAM_DRAM_AHB_SEL
namespace iram_dram_ahb_sel {
    /// Position: 0, Width: 1
    /// Access: read-write
    using MASK_PRO_IRAM = BitField<0, 1>;
    constexpr uint32_t MASK_PRO_IRAM_Pos = 0;
    constexpr uint32_t MASK_PRO_IRAM_Msk = MASK_PRO_IRAM::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using MASK_APP_IRAM = BitField<1, 1>;
    constexpr uint32_t MASK_APP_IRAM_Pos = 1;
    constexpr uint32_t MASK_APP_IRAM_Msk = MASK_APP_IRAM::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using MASK_PRO_DRAM = BitField<2, 1>;
    constexpr uint32_t MASK_PRO_DRAM_Pos = 2;
    constexpr uint32_t MASK_PRO_DRAM_Msk = MASK_PRO_DRAM::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using MASK_APP_DRAM = BitField<3, 1>;
    constexpr uint32_t MASK_APP_DRAM_Pos = 3;
    constexpr uint32_t MASK_APP_DRAM_Msk = MASK_APP_DRAM::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using MASK_AHB = BitField<4, 1>;
    constexpr uint32_t MASK_AHB_Pos = 4;
    constexpr uint32_t MASK_AHB_Msk = MASK_AHB::mask;

    /// Position: 5, Width: 2
    /// Access: read-write
    using MAC_DUMP_MODE = BitField<5, 2>;
    constexpr uint32_t MAC_DUMP_MODE_Pos = 5;
    constexpr uint32_t MAC_DUMP_MODE_Msk = MAC_DUMP_MODE::mask;

}  // namespace iram_dram_ahb_sel

/// TAG_FO_CTRL - TAG_FO_CTRL
namespace tag_fo_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_CACHE_TAG_FORCE_ON = BitField<0, 1>;
    constexpr uint32_t PRO_CACHE_TAG_FORCE_ON_Pos = 0;
    constexpr uint32_t PRO_CACHE_TAG_FORCE_ON_Msk = PRO_CACHE_TAG_FORCE_ON::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using PRO_CACHE_TAG_PD = BitField<1, 1>;
    constexpr uint32_t PRO_CACHE_TAG_PD_Pos = 1;
    constexpr uint32_t PRO_CACHE_TAG_PD_Msk = PRO_CACHE_TAG_PD::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using APP_CACHE_TAG_FORCE_ON = BitField<8, 1>;
    constexpr uint32_t APP_CACHE_TAG_FORCE_ON_Pos = 8;
    constexpr uint32_t APP_CACHE_TAG_FORCE_ON_Msk = APP_CACHE_TAG_FORCE_ON::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using APP_CACHE_TAG_PD = BitField<9, 1>;
    constexpr uint32_t APP_CACHE_TAG_PD_Pos = 9;
    constexpr uint32_t APP_CACHE_TAG_PD_Msk = APP_CACHE_TAG_PD::mask;

}  // namespace tag_fo_ctrl

/// AHB_LITE_MASK - AHB_LITE_MASK
namespace ahb_lite_mask {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO = BitField<0, 1>;
    constexpr uint32_t PRO_Pos = 0;
    constexpr uint32_t PRO_Msk = PRO::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using APP = BitField<4, 1>;
    constexpr uint32_t APP_Pos = 4;
    constexpr uint32_t APP_Msk = APP::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using SDIO = BitField<8, 1>;
    constexpr uint32_t SDIO_Pos = 8;
    constexpr uint32_t SDIO_Msk = SDIO::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using PRODPORT = BitField<9, 1>;
    constexpr uint32_t PRODPORT_Pos = 9;
    constexpr uint32_t PRODPORT_Msk = PRODPORT::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using APPDPORT = BitField<10, 1>;
    constexpr uint32_t APPDPORT_Pos = 10;
    constexpr uint32_t APPDPORT_Msk = APPDPORT::mask;

    /// Position: 11, Width: 3
    /// Access: read-write
    using AHB_LITE_SDHOST_PID = BitField<11, 3>;
    constexpr uint32_t AHB_LITE_SDHOST_PID_Pos = 11;
    constexpr uint32_t AHB_LITE_SDHOST_PID_Msk = AHB_LITE_SDHOST_PID::mask;

}  // namespace ahb_lite_mask

/// AHB_MPU_TABLE_0 - AHB_MPU_TABLE_0
namespace ahb_mpu_table_0 {
    /// Position: 0, Width: 32
    /// Access: read-write
    using AHB_ACCESS_GRANT_0 = BitField<0, 32>;
    constexpr uint32_t AHB_ACCESS_GRANT_0_Pos = 0;
    constexpr uint32_t AHB_ACCESS_GRANT_0_Msk = AHB_ACCESS_GRANT_0::mask;

}  // namespace ahb_mpu_table_0

/// AHB_MPU_TABLE_1 - AHB_MPU_TABLE_1
namespace ahb_mpu_table_1 {
    /// Position: 0, Width: 9
    /// Access: read-write
    using AHB_ACCESS_GRANT_1 = BitField<0, 9>;
    constexpr uint32_t AHB_ACCESS_GRANT_1_Pos = 0;
    constexpr uint32_t AHB_ACCESS_GRANT_1_Msk = AHB_ACCESS_GRANT_1::mask;

}  // namespace ahb_mpu_table_1

/// HOST_INF_SEL - HOST_INF_SEL
namespace host_inf_sel {
    /// Position: 0, Width: 8
    /// Access: read-write
    using PERI_IO_SWAP = BitField<0, 8>;
    constexpr uint32_t PERI_IO_SWAP_Pos = 0;
    constexpr uint32_t PERI_IO_SWAP_Msk = PERI_IO_SWAP::mask;

    /// Position: 8, Width: 8
    /// Access: read-write
    using LINK_DEVICE_SEL = BitField<8, 8>;
    constexpr uint32_t LINK_DEVICE_SEL_Pos = 8;
    constexpr uint32_t LINK_DEVICE_SEL_Msk = LINK_DEVICE_SEL::mask;

}  // namespace host_inf_sel

/// PERIP_CLK_EN - PERIP_CLK_EN
namespace perip_clk_en {
    /// Position: 0, Width: 1
    /// Access: read-write
    using TIMERS_CLK_EN = BitField<0, 1>;
    constexpr uint32_t TIMERS_CLK_EN_Pos = 0;
    constexpr uint32_t TIMERS_CLK_EN_Msk = TIMERS_CLK_EN::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SPI01_CLK_EN = BitField<1, 1>;
    constexpr uint32_t SPI01_CLK_EN_Pos = 1;
    constexpr uint32_t SPI01_CLK_EN_Msk = SPI01_CLK_EN::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using UART_CLK_EN = BitField<2, 1>;
    constexpr uint32_t UART_CLK_EN_Pos = 2;
    constexpr uint32_t UART_CLK_EN_Msk = UART_CLK_EN::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using WDG_CLK_EN = BitField<3, 1>;
    constexpr uint32_t WDG_CLK_EN_Pos = 3;
    constexpr uint32_t WDG_CLK_EN_Msk = WDG_CLK_EN::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using I2S0_CLK_EN = BitField<4, 1>;
    constexpr uint32_t I2S0_CLK_EN_Pos = 4;
    constexpr uint32_t I2S0_CLK_EN_Msk = I2S0_CLK_EN::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using UART1_CLK_EN = BitField<5, 1>;
    constexpr uint32_t UART1_CLK_EN_Pos = 5;
    constexpr uint32_t UART1_CLK_EN_Msk = UART1_CLK_EN::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using SPI2_CLK_EN = BitField<6, 1>;
    constexpr uint32_t SPI2_CLK_EN_Pos = 6;
    constexpr uint32_t SPI2_CLK_EN_Msk = SPI2_CLK_EN::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using I2C0_EXT0_CLK_EN = BitField<7, 1>;
    constexpr uint32_t I2C0_EXT0_CLK_EN_Pos = 7;
    constexpr uint32_t I2C0_EXT0_CLK_EN_Msk = I2C0_EXT0_CLK_EN::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using UHCI0_CLK_EN = BitField<8, 1>;
    constexpr uint32_t UHCI0_CLK_EN_Pos = 8;
    constexpr uint32_t UHCI0_CLK_EN_Msk = UHCI0_CLK_EN::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using RMT_CLK_EN = BitField<9, 1>;
    constexpr uint32_t RMT_CLK_EN_Pos = 9;
    constexpr uint32_t RMT_CLK_EN_Msk = RMT_CLK_EN::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using PCNT_CLK_EN = BitField<10, 1>;
    constexpr uint32_t PCNT_CLK_EN_Pos = 10;
    constexpr uint32_t PCNT_CLK_EN_Msk = PCNT_CLK_EN::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using LEDC_CLK_EN = BitField<11, 1>;
    constexpr uint32_t LEDC_CLK_EN_Pos = 11;
    constexpr uint32_t LEDC_CLK_EN_Msk = LEDC_CLK_EN::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using UHCI1_CLK_EN = BitField<12, 1>;
    constexpr uint32_t UHCI1_CLK_EN_Pos = 12;
    constexpr uint32_t UHCI1_CLK_EN_Msk = UHCI1_CLK_EN::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using TIMERGROUP_CLK_EN = BitField<13, 1>;
    constexpr uint32_t TIMERGROUP_CLK_EN_Pos = 13;
    constexpr uint32_t TIMERGROUP_CLK_EN_Msk = TIMERGROUP_CLK_EN::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using EFUSE_CLK_EN = BitField<14, 1>;
    constexpr uint32_t EFUSE_CLK_EN_Pos = 14;
    constexpr uint32_t EFUSE_CLK_EN_Msk = EFUSE_CLK_EN::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using TIMERGROUP1_CLK_EN = BitField<15, 1>;
    constexpr uint32_t TIMERGROUP1_CLK_EN_Pos = 15;
    constexpr uint32_t TIMERGROUP1_CLK_EN_Msk = TIMERGROUP1_CLK_EN::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SPI3_CLK_EN = BitField<16, 1>;
    constexpr uint32_t SPI3_CLK_EN_Pos = 16;
    constexpr uint32_t SPI3_CLK_EN_Msk = SPI3_CLK_EN::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using PWM0_CLK_EN = BitField<17, 1>;
    constexpr uint32_t PWM0_CLK_EN_Pos = 17;
    constexpr uint32_t PWM0_CLK_EN_Msk = PWM0_CLK_EN::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using I2C_EXT1_CLK_EN = BitField<18, 1>;
    constexpr uint32_t I2C_EXT1_CLK_EN_Pos = 18;
    constexpr uint32_t I2C_EXT1_CLK_EN_Msk = I2C_EXT1_CLK_EN::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using TWAI_CLK_EN = BitField<19, 1>;
    constexpr uint32_t TWAI_CLK_EN_Pos = 19;
    constexpr uint32_t TWAI_CLK_EN_Msk = TWAI_CLK_EN::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using PWM1_CLK_EN = BitField<20, 1>;
    constexpr uint32_t PWM1_CLK_EN_Pos = 20;
    constexpr uint32_t PWM1_CLK_EN_Msk = PWM1_CLK_EN::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using I2S1_CLK_EN = BitField<21, 1>;
    constexpr uint32_t I2S1_CLK_EN_Pos = 21;
    constexpr uint32_t I2S1_CLK_EN_Msk = I2S1_CLK_EN::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using SPI_DMA_CLK_EN = BitField<22, 1>;
    constexpr uint32_t SPI_DMA_CLK_EN_Pos = 22;
    constexpr uint32_t SPI_DMA_CLK_EN_Msk = SPI_DMA_CLK_EN::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using UART2_CLK_EN = BitField<23, 1>;
    constexpr uint32_t UART2_CLK_EN_Pos = 23;
    constexpr uint32_t UART2_CLK_EN_Msk = UART2_CLK_EN::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using UART_MEM_CLK_EN = BitField<24, 1>;
    constexpr uint32_t UART_MEM_CLK_EN_Pos = 24;
    constexpr uint32_t UART_MEM_CLK_EN_Msk = UART_MEM_CLK_EN::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using PWM2_CLK_EN = BitField<25, 1>;
    constexpr uint32_t PWM2_CLK_EN_Pos = 25;
    constexpr uint32_t PWM2_CLK_EN_Msk = PWM2_CLK_EN::mask;

    /// Position: 26, Width: 1
    /// Access: read-write
    using PWM3_CLK_EN = BitField<26, 1>;
    constexpr uint32_t PWM3_CLK_EN_Pos = 26;
    constexpr uint32_t PWM3_CLK_EN_Msk = PWM3_CLK_EN::mask;

}  // namespace perip_clk_en

/// PERIP_RST_EN - PERIP_RST_EN
namespace perip_rst_en {
    /// Position: 0, Width: 1
    /// Access: read-write
    using TIMERS_RST = BitField<0, 1>;
    constexpr uint32_t TIMERS_RST_Pos = 0;
    constexpr uint32_t TIMERS_RST_Msk = TIMERS_RST::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SPI01_RST = BitField<1, 1>;
    constexpr uint32_t SPI01_RST_Pos = 1;
    constexpr uint32_t SPI01_RST_Msk = SPI01_RST::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using UART_RST = BitField<2, 1>;
    constexpr uint32_t UART_RST_Pos = 2;
    constexpr uint32_t UART_RST_Msk = UART_RST::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using WDG_RST = BitField<3, 1>;
    constexpr uint32_t WDG_RST_Pos = 3;
    constexpr uint32_t WDG_RST_Msk = WDG_RST::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using I2S0_RST = BitField<4, 1>;
    constexpr uint32_t I2S0_RST_Pos = 4;
    constexpr uint32_t I2S0_RST_Msk = I2S0_RST::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using UART1_RST = BitField<5, 1>;
    constexpr uint32_t UART1_RST_Pos = 5;
    constexpr uint32_t UART1_RST_Msk = UART1_RST::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using SPI2_RST = BitField<6, 1>;
    constexpr uint32_t SPI2_RST_Pos = 6;
    constexpr uint32_t SPI2_RST_Msk = SPI2_RST::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using I2C0_EXT0_RST = BitField<7, 1>;
    constexpr uint32_t I2C0_EXT0_RST_Pos = 7;
    constexpr uint32_t I2C0_EXT0_RST_Msk = I2C0_EXT0_RST::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using UHCI0_RST = BitField<8, 1>;
    constexpr uint32_t UHCI0_RST_Pos = 8;
    constexpr uint32_t UHCI0_RST_Msk = UHCI0_RST::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using RMT_RST = BitField<9, 1>;
    constexpr uint32_t RMT_RST_Pos = 9;
    constexpr uint32_t RMT_RST_Msk = RMT_RST::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using PCNT_RST = BitField<10, 1>;
    constexpr uint32_t PCNT_RST_Pos = 10;
    constexpr uint32_t PCNT_RST_Msk = PCNT_RST::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using LEDC_RST = BitField<11, 1>;
    constexpr uint32_t LEDC_RST_Pos = 11;
    constexpr uint32_t LEDC_RST_Msk = LEDC_RST::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using UHCI1_RST = BitField<12, 1>;
    constexpr uint32_t UHCI1_RST_Pos = 12;
    constexpr uint32_t UHCI1_RST_Msk = UHCI1_RST::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using TIMERGROUP_RST = BitField<13, 1>;
    constexpr uint32_t TIMERGROUP_RST_Pos = 13;
    constexpr uint32_t TIMERGROUP_RST_Msk = TIMERGROUP_RST::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using EFUSE_RST = BitField<14, 1>;
    constexpr uint32_t EFUSE_RST_Pos = 14;
    constexpr uint32_t EFUSE_RST_Msk = EFUSE_RST::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using TIMERGROUP1_RST = BitField<15, 1>;
    constexpr uint32_t TIMERGROUP1_RST_Pos = 15;
    constexpr uint32_t TIMERGROUP1_RST_Msk = TIMERGROUP1_RST::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SPI3_RST = BitField<16, 1>;
    constexpr uint32_t SPI3_RST_Pos = 16;
    constexpr uint32_t SPI3_RST_Msk = SPI3_RST::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using PWM0_RST = BitField<17, 1>;
    constexpr uint32_t PWM0_RST_Pos = 17;
    constexpr uint32_t PWM0_RST_Msk = PWM0_RST::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using I2C_EXT1_RST = BitField<18, 1>;
    constexpr uint32_t I2C_EXT1_RST_Pos = 18;
    constexpr uint32_t I2C_EXT1_RST_Msk = I2C_EXT1_RST::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using TWAI_RST = BitField<19, 1>;
    constexpr uint32_t TWAI_RST_Pos = 19;
    constexpr uint32_t TWAI_RST_Msk = TWAI_RST::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using PWM1_RST = BitField<20, 1>;
    constexpr uint32_t PWM1_RST_Pos = 20;
    constexpr uint32_t PWM1_RST_Msk = PWM1_RST::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using I2S1_RST = BitField<21, 1>;
    constexpr uint32_t I2S1_RST_Pos = 21;
    constexpr uint32_t I2S1_RST_Msk = I2S1_RST::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using SPI_DMA_RST = BitField<22, 1>;
    constexpr uint32_t SPI_DMA_RST_Pos = 22;
    constexpr uint32_t SPI_DMA_RST_Msk = SPI_DMA_RST::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using UART2_RST = BitField<23, 1>;
    constexpr uint32_t UART2_RST_Pos = 23;
    constexpr uint32_t UART2_RST_Msk = UART2_RST::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using UART_MEM_RST = BitField<24, 1>;
    constexpr uint32_t UART_MEM_RST_Pos = 24;
    constexpr uint32_t UART_MEM_RST_Msk = UART_MEM_RST::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using PWM2_RST = BitField<25, 1>;
    constexpr uint32_t PWM2_RST_Pos = 25;
    constexpr uint32_t PWM2_RST_Msk = PWM2_RST::mask;

    /// Position: 26, Width: 1
    /// Access: read-write
    using PWM3_RST = BitField<26, 1>;
    constexpr uint32_t PWM3_RST_Pos = 26;
    constexpr uint32_t PWM3_RST_Msk = PWM3_RST::mask;

}  // namespace perip_rst_en

/// SLAVE_SPI_CONFIG - SLAVE_SPI_CONFIG
namespace slave_spi_config {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SLAVE_SPI_MASK_PRO = BitField<0, 1>;
    constexpr uint32_t SLAVE_SPI_MASK_PRO_Pos = 0;
    constexpr uint32_t SLAVE_SPI_MASK_PRO_Msk = SLAVE_SPI_MASK_PRO::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using SLAVE_SPI_MASK_APP = BitField<4, 1>;
    constexpr uint32_t SLAVE_SPI_MASK_APP_Pos = 4;
    constexpr uint32_t SLAVE_SPI_MASK_APP_Msk = SLAVE_SPI_MASK_APP::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using SPI_ENCRYPT_ENABLE = BitField<8, 1>;
    constexpr uint32_t SPI_ENCRYPT_ENABLE_Pos = 8;
    constexpr uint32_t SPI_ENCRYPT_ENABLE_Msk = SPI_ENCRYPT_ENABLE::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using SPI_DECRYPT_ENABLE = BitField<12, 1>;
    constexpr uint32_t SPI_DECRYPT_ENABLE_Pos = 12;
    constexpr uint32_t SPI_DECRYPT_ENABLE_Msk = SPI_DECRYPT_ENABLE::mask;

}  // namespace slave_spi_config

/// WIFI_CLK_EN - WIFI_CLK_EN
namespace wifi_clk_en {
    /// Position: 0, Width: 32
    /// Access: read-write
    using WIFI_CLK_EN = BitField<0, 32>;
    constexpr uint32_t WIFI_CLK_EN_Pos = 0;
    constexpr uint32_t WIFI_CLK_EN_Msk = WIFI_CLK_EN::mask;

    /// Position: 0, Width: 3
    /// Access: read-write
    using WIFI_CLK_WIFI_EN = BitField<0, 3>;
    constexpr uint32_t WIFI_CLK_WIFI_EN_Pos = 0;
    constexpr uint32_t WIFI_CLK_WIFI_EN_Msk = WIFI_CLK_WIFI_EN::mask;

    /// Position: 0, Width: 6
    /// Access: read-write
    using WIFI_CLK_WIFI_BT_COMMON = BitField<0, 6>;
    constexpr uint32_t WIFI_CLK_WIFI_BT_COMMON_Pos = 0;
    constexpr uint32_t WIFI_CLK_WIFI_BT_COMMON_Msk = WIFI_CLK_WIFI_BT_COMMON::mask;

    /// Position: 11, Width: 3
    /// Access: read-write
    using WIFI_CLK_BT_EN = BitField<11, 3>;
    constexpr uint32_t WIFI_CLK_BT_EN_Pos = 11;
    constexpr uint32_t WIFI_CLK_BT_EN_Msk = WIFI_CLK_BT_EN::mask;

}  // namespace wifi_clk_en

/// CORE_RST_EN - CORE_RST_EN
namespace core_rst_en {
    /// Position: 0, Width: 8
    /// Access: read-write
    using CORE_RST = BitField<0, 8>;
    constexpr uint32_t CORE_RST_Pos = 0;
    constexpr uint32_t CORE_RST_Msk = CORE_RST::mask;

}  // namespace core_rst_en

/// BT_LPCK_DIV_INT - BT_LPCK_DIV_INT
namespace bt_lpck_div_int {
    /// Position: 0, Width: 12
    /// Access: read-write
    using BT_LPCK_DIV_NUM = BitField<0, 12>;
    constexpr uint32_t BT_LPCK_DIV_NUM_Pos = 0;
    constexpr uint32_t BT_LPCK_DIV_NUM_Msk = BT_LPCK_DIV_NUM::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using BTEXTWAKEUP_REQ = BitField<12, 1>;
    constexpr uint32_t BTEXTWAKEUP_REQ_Pos = 12;
    constexpr uint32_t BTEXTWAKEUP_REQ_Msk = BTEXTWAKEUP_REQ::mask;

}  // namespace bt_lpck_div_int

/// BT_LPCK_DIV_FRAC - BT_LPCK_DIV_FRAC
namespace bt_lpck_div_frac {
    /// Position: 0, Width: 12
    /// Access: read-write
    using BT_LPCK_DIV_B = BitField<0, 12>;
    constexpr uint32_t BT_LPCK_DIV_B_Pos = 0;
    constexpr uint32_t BT_LPCK_DIV_B_Msk = BT_LPCK_DIV_B::mask;

    /// Position: 12, Width: 12
    /// Access: read-write
    using BT_LPCK_DIV_A = BitField<12, 12>;
    constexpr uint32_t BT_LPCK_DIV_A_Pos = 12;
    constexpr uint32_t BT_LPCK_DIV_A_Msk = BT_LPCK_DIV_A::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using LPCLK_SEL_RTC_SLOW = BitField<24, 1>;
    constexpr uint32_t LPCLK_SEL_RTC_SLOW_Pos = 24;
    constexpr uint32_t LPCLK_SEL_RTC_SLOW_Msk = LPCLK_SEL_RTC_SLOW::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using LPCLK_SEL_8M = BitField<25, 1>;
    constexpr uint32_t LPCLK_SEL_8M_Pos = 25;
    constexpr uint32_t LPCLK_SEL_8M_Msk = LPCLK_SEL_8M::mask;

    /// Position: 26, Width: 1
    /// Access: read-write
    using LPCLK_SEL_XTAL = BitField<26, 1>;
    constexpr uint32_t LPCLK_SEL_XTAL_Pos = 26;
    constexpr uint32_t LPCLK_SEL_XTAL_Msk = LPCLK_SEL_XTAL::mask;

    /// Position: 27, Width: 1
    /// Access: read-write
    using LPCLK_SEL_XTAL32K = BitField<27, 1>;
    constexpr uint32_t LPCLK_SEL_XTAL32K_Pos = 27;
    constexpr uint32_t LPCLK_SEL_XTAL32K_Msk = LPCLK_SEL_XTAL32K::mask;

}  // namespace bt_lpck_div_frac

/// CPU_INTR_FROM_CPU_0 - CPU_INTR_FROM_CPU_0
namespace cpu_intr_from_cpu_0 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CPU_INTR_FROM_CPU_0 = BitField<0, 1>;
    constexpr uint32_t CPU_INTR_FROM_CPU_0_Pos = 0;
    constexpr uint32_t CPU_INTR_FROM_CPU_0_Msk = CPU_INTR_FROM_CPU_0::mask;

}  // namespace cpu_intr_from_cpu_0

/// CPU_INTR_FROM_CPU_1 - CPU_INTR_FROM_CPU_1
namespace cpu_intr_from_cpu_1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CPU_INTR_FROM_CPU_1 = BitField<0, 1>;
    constexpr uint32_t CPU_INTR_FROM_CPU_1_Pos = 0;
    constexpr uint32_t CPU_INTR_FROM_CPU_1_Msk = CPU_INTR_FROM_CPU_1::mask;

}  // namespace cpu_intr_from_cpu_1

/// CPU_INTR_FROM_CPU_2 - CPU_INTR_FROM_CPU_2
namespace cpu_intr_from_cpu_2 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CPU_INTR_FROM_CPU_2 = BitField<0, 1>;
    constexpr uint32_t CPU_INTR_FROM_CPU_2_Pos = 0;
    constexpr uint32_t CPU_INTR_FROM_CPU_2_Msk = CPU_INTR_FROM_CPU_2::mask;

}  // namespace cpu_intr_from_cpu_2

/// CPU_INTR_FROM_CPU_3 - CPU_INTR_FROM_CPU_3
namespace cpu_intr_from_cpu_3 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CPU_INTR_FROM_CPU_3 = BitField<0, 1>;
    constexpr uint32_t CPU_INTR_FROM_CPU_3_Pos = 0;
    constexpr uint32_t CPU_INTR_FROM_CPU_3_Msk = CPU_INTR_FROM_CPU_3::mask;

}  // namespace cpu_intr_from_cpu_3

/// PRO_INTR_STATUS_0 - PRO_INTR_STATUS_0
namespace pro_intr_status_0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using PRO_INTR_STATUS_0 = BitField<0, 32>;
    constexpr uint32_t PRO_INTR_STATUS_0_Pos = 0;
    constexpr uint32_t PRO_INTR_STATUS_0_Msk = PRO_INTR_STATUS_0::mask;

}  // namespace pro_intr_status_0

/// PRO_INTR_STATUS_1 - PRO_INTR_STATUS_1
namespace pro_intr_status_1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using PRO_INTR_STATUS_1 = BitField<0, 32>;
    constexpr uint32_t PRO_INTR_STATUS_1_Pos = 0;
    constexpr uint32_t PRO_INTR_STATUS_1_Msk = PRO_INTR_STATUS_1::mask;

}  // namespace pro_intr_status_1

/// PRO_INTR_STATUS_2 - PRO_INTR_STATUS_2
namespace pro_intr_status_2 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using PRO_INTR_STATUS_2 = BitField<0, 32>;
    constexpr uint32_t PRO_INTR_STATUS_2_Pos = 0;
    constexpr uint32_t PRO_INTR_STATUS_2_Msk = PRO_INTR_STATUS_2::mask;

}  // namespace pro_intr_status_2

/// APP_INTR_STATUS_0 - APP_INTR_STATUS_0
namespace app_intr_status_0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using APP_INTR_STATUS_0 = BitField<0, 32>;
    constexpr uint32_t APP_INTR_STATUS_0_Pos = 0;
    constexpr uint32_t APP_INTR_STATUS_0_Msk = APP_INTR_STATUS_0::mask;

}  // namespace app_intr_status_0

/// APP_INTR_STATUS_1 - APP_INTR_STATUS_1
namespace app_intr_status_1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using APP_INTR_STATUS_1 = BitField<0, 32>;
    constexpr uint32_t APP_INTR_STATUS_1_Pos = 0;
    constexpr uint32_t APP_INTR_STATUS_1_Msk = APP_INTR_STATUS_1::mask;

}  // namespace app_intr_status_1

/// APP_INTR_STATUS_2 - APP_INTR_STATUS_2
namespace app_intr_status_2 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using APP_INTR_STATUS_2 = BitField<0, 32>;
    constexpr uint32_t APP_INTR_STATUS_2_Pos = 0;
    constexpr uint32_t APP_INTR_STATUS_2_Msk = APP_INTR_STATUS_2::mask;

}  // namespace app_intr_status_2

/// PRO_MAC_INTR_MAP - PRO_MAC_INTR_MAP
namespace pro_mac_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_MAC_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_MAC_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_MAC_INTR_MAP_Msk = PRO_MAC_INTR_MAP::mask;

}  // namespace pro_mac_intr_map

/// PRO_MAC_NMI_MAP - PRO_MAC_NMI_MAP
namespace pro_mac_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_MAC_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_MAC_NMI_MAP_Pos = 0;
    constexpr uint32_t PRO_MAC_NMI_MAP_Msk = PRO_MAC_NMI_MAP::mask;

}  // namespace pro_mac_nmi_map

/// PRO_BB_INT_MAP - PRO_BB_INT_MAP
namespace pro_bb_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_BB_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_BB_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_BB_INT_MAP_Msk = PRO_BB_INT_MAP::mask;

}  // namespace pro_bb_int_map

/// PRO_BT_MAC_INT_MAP - PRO_BT_MAC_INT_MAP
namespace pro_bt_mac_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_BT_MAC_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_BT_MAC_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_BT_MAC_INT_MAP_Msk = PRO_BT_MAC_INT_MAP::mask;

}  // namespace pro_bt_mac_int_map

/// PRO_BT_BB_INT_MAP - PRO_BT_BB_INT_MAP
namespace pro_bt_bb_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_BT_BB_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_BT_BB_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_BT_BB_INT_MAP_Msk = PRO_BT_BB_INT_MAP::mask;

}  // namespace pro_bt_bb_int_map

/// PRO_BT_BB_NMI_MAP - PRO_BT_BB_NMI_MAP
namespace pro_bt_bb_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_BT_BB_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_BT_BB_NMI_MAP_Pos = 0;
    constexpr uint32_t PRO_BT_BB_NMI_MAP_Msk = PRO_BT_BB_NMI_MAP::mask;

}  // namespace pro_bt_bb_nmi_map

/// PRO_RWBT_IRQ_MAP - PRO_RWBT_IRQ_MAP
namespace pro_rwbt_irq_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_RWBT_IRQ_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_RWBT_IRQ_MAP_Pos = 0;
    constexpr uint32_t PRO_RWBT_IRQ_MAP_Msk = PRO_RWBT_IRQ_MAP::mask;

}  // namespace pro_rwbt_irq_map

/// PRO_RWBLE_IRQ_MAP - PRO_RWBLE_IRQ_MAP
namespace pro_rwble_irq_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_RWBLE_IRQ_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_RWBLE_IRQ_MAP_Pos = 0;
    constexpr uint32_t PRO_RWBLE_IRQ_MAP_Msk = PRO_RWBLE_IRQ_MAP::mask;

}  // namespace pro_rwble_irq_map

/// PRO_RWBT_NMI_MAP - PRO_RWBT_NMI_MAP
namespace pro_rwbt_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_RWBT_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_RWBT_NMI_MAP_Pos = 0;
    constexpr uint32_t PRO_RWBT_NMI_MAP_Msk = PRO_RWBT_NMI_MAP::mask;

}  // namespace pro_rwbt_nmi_map

/// PRO_RWBLE_NMI_MAP - PRO_RWBLE_NMI_MAP
namespace pro_rwble_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_RWBLE_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_RWBLE_NMI_MAP_Pos = 0;
    constexpr uint32_t PRO_RWBLE_NMI_MAP_Msk = PRO_RWBLE_NMI_MAP::mask;

}  // namespace pro_rwble_nmi_map

/// PRO_SLC0_INTR_MAP - PRO_SLC0_INTR_MAP
namespace pro_slc0_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SLC0_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SLC0_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_SLC0_INTR_MAP_Msk = PRO_SLC0_INTR_MAP::mask;

}  // namespace pro_slc0_intr_map

/// PRO_SLC1_INTR_MAP - PRO_SLC1_INTR_MAP
namespace pro_slc1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SLC1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SLC1_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_SLC1_INTR_MAP_Msk = PRO_SLC1_INTR_MAP::mask;

}  // namespace pro_slc1_intr_map

/// PRO_UHCI0_INTR_MAP - PRO_UHCI0_INTR_MAP
namespace pro_uhci0_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_UHCI0_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_UHCI0_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_UHCI0_INTR_MAP_Msk = PRO_UHCI0_INTR_MAP::mask;

}  // namespace pro_uhci0_intr_map

/// PRO_UHCI1_INTR_MAP - PRO_UHCI1_INTR_MAP
namespace pro_uhci1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_UHCI1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_UHCI1_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_UHCI1_INTR_MAP_Msk = PRO_UHCI1_INTR_MAP::mask;

}  // namespace pro_uhci1_intr_map

/// PRO_TG_T0_LEVEL_INT_MAP - PRO_TG_T0_LEVEL_INT_MAP
namespace pro_tg_t0_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG_T0_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG_T0_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG_T0_LEVEL_INT_MAP_Msk = PRO_TG_T0_LEVEL_INT_MAP::mask;

}  // namespace pro_tg_t0_level_int_map

/// PRO_TG_T1_LEVEL_INT_MAP - PRO_TG_T1_LEVEL_INT_MAP
namespace pro_tg_t1_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG_T1_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG_T1_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG_T1_LEVEL_INT_MAP_Msk = PRO_TG_T1_LEVEL_INT_MAP::mask;

}  // namespace pro_tg_t1_level_int_map

/// PRO_TG_WDT_LEVEL_INT_MAP - PRO_TG_WDT_LEVEL_INT_MAP
namespace pro_tg_wdt_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG_WDT_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG_WDT_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG_WDT_LEVEL_INT_MAP_Msk = PRO_TG_WDT_LEVEL_INT_MAP::mask;

}  // namespace pro_tg_wdt_level_int_map

/// PRO_TG_LACT_LEVEL_INT_MAP - PRO_TG_LACT_LEVEL_INT_MAP
namespace pro_tg_lact_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG_LACT_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG_LACT_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG_LACT_LEVEL_INT_MAP_Msk = PRO_TG_LACT_LEVEL_INT_MAP::mask;

}  // namespace pro_tg_lact_level_int_map

/// PRO_TG1_T0_LEVEL_INT_MAP - PRO_TG1_T0_LEVEL_INT_MAP
namespace pro_tg1_t0_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG1_T0_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG1_T0_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG1_T0_LEVEL_INT_MAP_Msk = PRO_TG1_T0_LEVEL_INT_MAP::mask;

}  // namespace pro_tg1_t0_level_int_map

/// PRO_TG1_T1_LEVEL_INT_MAP - PRO_TG1_T1_LEVEL_INT_MAP
namespace pro_tg1_t1_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG1_T1_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG1_T1_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG1_T1_LEVEL_INT_MAP_Msk = PRO_TG1_T1_LEVEL_INT_MAP::mask;

}  // namespace pro_tg1_t1_level_int_map

/// PRO_TG1_WDT_LEVEL_INT_MAP - PRO_TG1_WDT_LEVEL_INT_MAP
namespace pro_tg1_wdt_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG1_WDT_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG1_WDT_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG1_WDT_LEVEL_INT_MAP_Msk = PRO_TG1_WDT_LEVEL_INT_MAP::mask;

}  // namespace pro_tg1_wdt_level_int_map

/// PRO_TG1_LACT_LEVEL_INT_MAP - PRO_TG1_LACT_LEVEL_INT_MAP
namespace pro_tg1_lact_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG1_LACT_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG1_LACT_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG1_LACT_LEVEL_INT_MAP_Msk = PRO_TG1_LACT_LEVEL_INT_MAP::mask;

}  // namespace pro_tg1_lact_level_int_map

/// PRO_GPIO_INTERRUPT_MAP - PRO_GPIO_INTERRUPT_MAP
namespace pro_gpio_interrupt_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_GPIO_INTERRUPT_PRO_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_GPIO_INTERRUPT_PRO_MAP_Pos = 0;
    constexpr uint32_t PRO_GPIO_INTERRUPT_PRO_MAP_Msk = PRO_GPIO_INTERRUPT_PRO_MAP::mask;

}  // namespace pro_gpio_interrupt_map

/// PRO_GPIO_INTERRUPT_NMI_MAP - PRO_GPIO_INTERRUPT_NMI_MAP
namespace pro_gpio_interrupt_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_GPIO_INTERRUPT_PRO_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_GPIO_INTERRUPT_PRO_NMI_MAP_Pos = 0;
    constexpr uint32_t PRO_GPIO_INTERRUPT_PRO_NMI_MAP_Msk = PRO_GPIO_INTERRUPT_PRO_NMI_MAP::mask;

}  // namespace pro_gpio_interrupt_nmi_map

/// PRO_CPU_INTR_FROM_CPU_0_MAP - PRO_CPU_INTR_FROM_CPU_0_MAP
namespace pro_cpu_intr_from_cpu_0_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_CPU_INTR_FROM_CPU_0_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_CPU_INTR_FROM_CPU_0_MAP_Pos = 0;
    constexpr uint32_t PRO_CPU_INTR_FROM_CPU_0_MAP_Msk = PRO_CPU_INTR_FROM_CPU_0_MAP::mask;

}  // namespace pro_cpu_intr_from_cpu_0_map

/// PRO_CPU_INTR_FROM_CPU_1_MAP - PRO_CPU_INTR_FROM_CPU_1_MAP
namespace pro_cpu_intr_from_cpu_1_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_CPU_INTR_FROM_CPU_1_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_CPU_INTR_FROM_CPU_1_MAP_Pos = 0;
    constexpr uint32_t PRO_CPU_INTR_FROM_CPU_1_MAP_Msk = PRO_CPU_INTR_FROM_CPU_1_MAP::mask;

}  // namespace pro_cpu_intr_from_cpu_1_map

/// PRO_CPU_INTR_FROM_CPU_2_MAP - PRO_CPU_INTR_FROM_CPU_2_MAP
namespace pro_cpu_intr_from_cpu_2_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_CPU_INTR_FROM_CPU_2_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_CPU_INTR_FROM_CPU_2_MAP_Pos = 0;
    constexpr uint32_t PRO_CPU_INTR_FROM_CPU_2_MAP_Msk = PRO_CPU_INTR_FROM_CPU_2_MAP::mask;

}  // namespace pro_cpu_intr_from_cpu_2_map

/// PRO_CPU_INTR_FROM_CPU_3_MAP - PRO_CPU_INTR_FROM_CPU_3_MAP
namespace pro_cpu_intr_from_cpu_3_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_CPU_INTR_FROM_CPU_3_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_CPU_INTR_FROM_CPU_3_MAP_Pos = 0;
    constexpr uint32_t PRO_CPU_INTR_FROM_CPU_3_MAP_Msk = PRO_CPU_INTR_FROM_CPU_3_MAP::mask;

}  // namespace pro_cpu_intr_from_cpu_3_map

/// PRO_SPI_INTR_0_MAP - PRO_SPI_INTR_0_MAP
namespace pro_spi_intr_0_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SPI_INTR_0_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SPI_INTR_0_MAP_Pos = 0;
    constexpr uint32_t PRO_SPI_INTR_0_MAP_Msk = PRO_SPI_INTR_0_MAP::mask;

}  // namespace pro_spi_intr_0_map

/// PRO_SPI_INTR_1_MAP - PRO_SPI_INTR_1_MAP
namespace pro_spi_intr_1_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SPI_INTR_1_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SPI_INTR_1_MAP_Pos = 0;
    constexpr uint32_t PRO_SPI_INTR_1_MAP_Msk = PRO_SPI_INTR_1_MAP::mask;

}  // namespace pro_spi_intr_1_map

/// PRO_SPI_INTR_2_MAP - PRO_SPI_INTR_2_MAP
namespace pro_spi_intr_2_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SPI_INTR_2_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SPI_INTR_2_MAP_Pos = 0;
    constexpr uint32_t PRO_SPI_INTR_2_MAP_Msk = PRO_SPI_INTR_2_MAP::mask;

}  // namespace pro_spi_intr_2_map

/// PRO_SPI_INTR_3_MAP - PRO_SPI_INTR_3_MAP
namespace pro_spi_intr_3_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SPI_INTR_3_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SPI_INTR_3_MAP_Pos = 0;
    constexpr uint32_t PRO_SPI_INTR_3_MAP_Msk = PRO_SPI_INTR_3_MAP::mask;

}  // namespace pro_spi_intr_3_map

/// PRO_I2S0_INT_MAP - PRO_I2S0_INT_MAP
namespace pro_i2s0_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_I2S0_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_I2S0_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_I2S0_INT_MAP_Msk = PRO_I2S0_INT_MAP::mask;

}  // namespace pro_i2s0_int_map

/// PRO_I2S1_INT_MAP - PRO_I2S1_INT_MAP
namespace pro_i2s1_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_I2S1_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_I2S1_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_I2S1_INT_MAP_Msk = PRO_I2S1_INT_MAP::mask;

}  // namespace pro_i2s1_int_map

/// PRO_UART_INTR_MAP - PRO_UART_INTR_MAP
namespace pro_uart_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_UART_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_UART_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_UART_INTR_MAP_Msk = PRO_UART_INTR_MAP::mask;

}  // namespace pro_uart_intr_map

/// PRO_UART1_INTR_MAP - PRO_UART1_INTR_MAP
namespace pro_uart1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_UART1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_UART1_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_UART1_INTR_MAP_Msk = PRO_UART1_INTR_MAP::mask;

}  // namespace pro_uart1_intr_map

/// PRO_UART2_INTR_MAP - PRO_UART2_INTR_MAP
namespace pro_uart2_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_UART2_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_UART2_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_UART2_INTR_MAP_Msk = PRO_UART2_INTR_MAP::mask;

}  // namespace pro_uart2_intr_map

/// PRO_SDIO_HOST_INTERRUPT_MAP - PRO_SDIO_HOST_INTERRUPT_MAP
namespace pro_sdio_host_interrupt_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SDIO_HOST_INTERRUPT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SDIO_HOST_INTERRUPT_MAP_Pos = 0;
    constexpr uint32_t PRO_SDIO_HOST_INTERRUPT_MAP_Msk = PRO_SDIO_HOST_INTERRUPT_MAP::mask;

}  // namespace pro_sdio_host_interrupt_map

/// PRO_EMAC_INT_MAP - PRO_EMAC_INT_MAP
namespace pro_emac_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_EMAC_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_EMAC_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_EMAC_INT_MAP_Msk = PRO_EMAC_INT_MAP::mask;

}  // namespace pro_emac_int_map

/// PRO_PWM0_INTR_MAP - PRO_PWM0_INTR_MAP
namespace pro_pwm0_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_PWM0_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_PWM0_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_PWM0_INTR_MAP_Msk = PRO_PWM0_INTR_MAP::mask;

}  // namespace pro_pwm0_intr_map

/// PRO_PWM1_INTR_MAP - PRO_PWM1_INTR_MAP
namespace pro_pwm1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_PWM1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_PWM1_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_PWM1_INTR_MAP_Msk = PRO_PWM1_INTR_MAP::mask;

}  // namespace pro_pwm1_intr_map

/// PRO_PWM2_INTR_MAP - PRO_PWM2_INTR_MAP
namespace pro_pwm2_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_PWM2_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_PWM2_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_PWM2_INTR_MAP_Msk = PRO_PWM2_INTR_MAP::mask;

}  // namespace pro_pwm2_intr_map

/// PRO_PWM3_INTR_MAP - PRO_PWM3_INTR_MAP
namespace pro_pwm3_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_PWM3_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_PWM3_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_PWM3_INTR_MAP_Msk = PRO_PWM3_INTR_MAP::mask;

}  // namespace pro_pwm3_intr_map

/// PRO_LEDC_INT_MAP - PRO_LEDC_INT_MAP
namespace pro_ledc_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_LEDC_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_LEDC_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_LEDC_INT_MAP_Msk = PRO_LEDC_INT_MAP::mask;

}  // namespace pro_ledc_int_map

/// PRO_EFUSE_INT_MAP - PRO_EFUSE_INT_MAP
namespace pro_efuse_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_EFUSE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_EFUSE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_EFUSE_INT_MAP_Msk = PRO_EFUSE_INT_MAP::mask;

}  // namespace pro_efuse_int_map

/// PRO_CAN_INT_MAP - PRO_CAN_INT_MAP
namespace pro_can_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_CAN_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_CAN_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_CAN_INT_MAP_Msk = PRO_CAN_INT_MAP::mask;

}  // namespace pro_can_int_map

/// PRO_RTC_CORE_INTR_MAP - PRO_RTC_CORE_INTR_MAP
namespace pro_rtc_core_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_RTC_CORE_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_RTC_CORE_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_RTC_CORE_INTR_MAP_Msk = PRO_RTC_CORE_INTR_MAP::mask;

}  // namespace pro_rtc_core_intr_map

/// PRO_RMT_INTR_MAP - PRO_RMT_INTR_MAP
namespace pro_rmt_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_RMT_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_RMT_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_RMT_INTR_MAP_Msk = PRO_RMT_INTR_MAP::mask;

}  // namespace pro_rmt_intr_map

/// PRO_PCNT_INTR_MAP - PRO_PCNT_INTR_MAP
namespace pro_pcnt_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_PCNT_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_PCNT_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_PCNT_INTR_MAP_Msk = PRO_PCNT_INTR_MAP::mask;

}  // namespace pro_pcnt_intr_map

/// PRO_I2C_EXT0_INTR_MAP - PRO_I2C_EXT0_INTR_MAP
namespace pro_i2c_ext0_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_I2C_EXT0_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_I2C_EXT0_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_I2C_EXT0_INTR_MAP_Msk = PRO_I2C_EXT0_INTR_MAP::mask;

}  // namespace pro_i2c_ext0_intr_map

/// PRO_I2C_EXT1_INTR_MAP - PRO_I2C_EXT1_INTR_MAP
namespace pro_i2c_ext1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_I2C_EXT1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_I2C_EXT1_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_I2C_EXT1_INTR_MAP_Msk = PRO_I2C_EXT1_INTR_MAP::mask;

}  // namespace pro_i2c_ext1_intr_map

/// PRO_RSA_INTR_MAP - PRO_RSA_INTR_MAP
namespace pro_rsa_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_RSA_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_RSA_INTR_MAP_Pos = 0;
    constexpr uint32_t PRO_RSA_INTR_MAP_Msk = PRO_RSA_INTR_MAP::mask;

}  // namespace pro_rsa_intr_map

/// PRO_SPI1_DMA_INT_MAP - PRO_SPI1_DMA_INT_MAP
namespace pro_spi1_dma_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SPI1_DMA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SPI1_DMA_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_SPI1_DMA_INT_MAP_Msk = PRO_SPI1_DMA_INT_MAP::mask;

}  // namespace pro_spi1_dma_int_map

/// PRO_SPI2_DMA_INT_MAP - PRO_SPI2_DMA_INT_MAP
namespace pro_spi2_dma_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SPI2_DMA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SPI2_DMA_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_SPI2_DMA_INT_MAP_Msk = PRO_SPI2_DMA_INT_MAP::mask;

}  // namespace pro_spi2_dma_int_map

/// PRO_SPI3_DMA_INT_MAP - PRO_SPI3_DMA_INT_MAP
namespace pro_spi3_dma_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_SPI3_DMA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_SPI3_DMA_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_SPI3_DMA_INT_MAP_Msk = PRO_SPI3_DMA_INT_MAP::mask;

}  // namespace pro_spi3_dma_int_map

/// PRO_WDG_INT_MAP - PRO_WDG_INT_MAP
namespace pro_wdg_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_WDG_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_WDG_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_WDG_INT_MAP_Msk = PRO_WDG_INT_MAP::mask;

}  // namespace pro_wdg_int_map

/// PRO_TIMER_INT1_MAP - PRO_TIMER_INT1_MAP
namespace pro_timer_int1_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TIMER_INT1_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TIMER_INT1_MAP_Pos = 0;
    constexpr uint32_t PRO_TIMER_INT1_MAP_Msk = PRO_TIMER_INT1_MAP::mask;

}  // namespace pro_timer_int1_map

/// PRO_TIMER_INT2_MAP - PRO_TIMER_INT2_MAP
namespace pro_timer_int2_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TIMER_INT2_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TIMER_INT2_MAP_Pos = 0;
    constexpr uint32_t PRO_TIMER_INT2_MAP_Msk = PRO_TIMER_INT2_MAP::mask;

}  // namespace pro_timer_int2_map

/// PRO_TG_T0_EDGE_INT_MAP - PRO_TG_T0_EDGE_INT_MAP
namespace pro_tg_t0_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG_T0_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG_T0_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG_T0_EDGE_INT_MAP_Msk = PRO_TG_T0_EDGE_INT_MAP::mask;

}  // namespace pro_tg_t0_edge_int_map

/// PRO_TG_T1_EDGE_INT_MAP - PRO_TG_T1_EDGE_INT_MAP
namespace pro_tg_t1_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG_T1_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG_T1_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG_T1_EDGE_INT_MAP_Msk = PRO_TG_T1_EDGE_INT_MAP::mask;

}  // namespace pro_tg_t1_edge_int_map

/// PRO_TG_WDT_EDGE_INT_MAP - PRO_TG_WDT_EDGE_INT_MAP
namespace pro_tg_wdt_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG_WDT_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG_WDT_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG_WDT_EDGE_INT_MAP_Msk = PRO_TG_WDT_EDGE_INT_MAP::mask;

}  // namespace pro_tg_wdt_edge_int_map

/// PRO_TG_LACT_EDGE_INT_MAP - PRO_TG_LACT_EDGE_INT_MAP
namespace pro_tg_lact_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG_LACT_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG_LACT_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG_LACT_EDGE_INT_MAP_Msk = PRO_TG_LACT_EDGE_INT_MAP::mask;

}  // namespace pro_tg_lact_edge_int_map

/// PRO_TG1_T0_EDGE_INT_MAP - PRO_TG1_T0_EDGE_INT_MAP
namespace pro_tg1_t0_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG1_T0_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG1_T0_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG1_T0_EDGE_INT_MAP_Msk = PRO_TG1_T0_EDGE_INT_MAP::mask;

}  // namespace pro_tg1_t0_edge_int_map

/// PRO_TG1_T1_EDGE_INT_MAP - PRO_TG1_T1_EDGE_INT_MAP
namespace pro_tg1_t1_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG1_T1_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG1_T1_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG1_T1_EDGE_INT_MAP_Msk = PRO_TG1_T1_EDGE_INT_MAP::mask;

}  // namespace pro_tg1_t1_edge_int_map

/// PRO_TG1_WDT_EDGE_INT_MAP - PRO_TG1_WDT_EDGE_INT_MAP
namespace pro_tg1_wdt_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG1_WDT_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG1_WDT_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG1_WDT_EDGE_INT_MAP_Msk = PRO_TG1_WDT_EDGE_INT_MAP::mask;

}  // namespace pro_tg1_wdt_edge_int_map

/// PRO_TG1_LACT_EDGE_INT_MAP - PRO_TG1_LACT_EDGE_INT_MAP
namespace pro_tg1_lact_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_TG1_LACT_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_TG1_LACT_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_TG1_LACT_EDGE_INT_MAP_Msk = PRO_TG1_LACT_EDGE_INT_MAP::mask;

}  // namespace pro_tg1_lact_edge_int_map

/// PRO_MMU_IA_INT_MAP - PRO_MMU_IA_INT_MAP
namespace pro_mmu_ia_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_MMU_IA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_MMU_IA_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_MMU_IA_INT_MAP_Msk = PRO_MMU_IA_INT_MAP::mask;

}  // namespace pro_mmu_ia_int_map

/// PRO_MPU_IA_INT_MAP - PRO_MPU_IA_INT_MAP
namespace pro_mpu_ia_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_MPU_IA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_MPU_IA_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_MPU_IA_INT_MAP_Msk = PRO_MPU_IA_INT_MAP::mask;

}  // namespace pro_mpu_ia_int_map

/// PRO_CACHE_IA_INT_MAP - PRO_CACHE_IA_INT_MAP
namespace pro_cache_ia_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using PRO_CACHE_IA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t PRO_CACHE_IA_INT_MAP_Pos = 0;
    constexpr uint32_t PRO_CACHE_IA_INT_MAP_Msk = PRO_CACHE_IA_INT_MAP::mask;

}  // namespace pro_cache_ia_int_map

/// APP_MAC_INTR_MAP - APP_MAC_INTR_MAP
namespace app_mac_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_MAC_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_MAC_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_MAC_INTR_MAP_Msk = APP_MAC_INTR_MAP::mask;

}  // namespace app_mac_intr_map

/// APP_MAC_NMI_MAP - APP_MAC_NMI_MAP
namespace app_mac_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_MAC_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t APP_MAC_NMI_MAP_Pos = 0;
    constexpr uint32_t APP_MAC_NMI_MAP_Msk = APP_MAC_NMI_MAP::mask;

}  // namespace app_mac_nmi_map

/// APP_BB_INT_MAP - APP_BB_INT_MAP
namespace app_bb_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_BB_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_BB_INT_MAP_Pos = 0;
    constexpr uint32_t APP_BB_INT_MAP_Msk = APP_BB_INT_MAP::mask;

}  // namespace app_bb_int_map

/// APP_BT_MAC_INT_MAP - APP_BT_MAC_INT_MAP
namespace app_bt_mac_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_BT_MAC_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_BT_MAC_INT_MAP_Pos = 0;
    constexpr uint32_t APP_BT_MAC_INT_MAP_Msk = APP_BT_MAC_INT_MAP::mask;

}  // namespace app_bt_mac_int_map

/// APP_BT_BB_INT_MAP - APP_BT_BB_INT_MAP
namespace app_bt_bb_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_BT_BB_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_BT_BB_INT_MAP_Pos = 0;
    constexpr uint32_t APP_BT_BB_INT_MAP_Msk = APP_BT_BB_INT_MAP::mask;

}  // namespace app_bt_bb_int_map

/// APP_BT_BB_NMI_MAP - APP_BT_BB_NMI_MAP
namespace app_bt_bb_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_BT_BB_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t APP_BT_BB_NMI_MAP_Pos = 0;
    constexpr uint32_t APP_BT_BB_NMI_MAP_Msk = APP_BT_BB_NMI_MAP::mask;

}  // namespace app_bt_bb_nmi_map

/// APP_RWBT_IRQ_MAP - APP_RWBT_IRQ_MAP
namespace app_rwbt_irq_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_RWBT_IRQ_MAP = BitField<0, 5>;
    constexpr uint32_t APP_RWBT_IRQ_MAP_Pos = 0;
    constexpr uint32_t APP_RWBT_IRQ_MAP_Msk = APP_RWBT_IRQ_MAP::mask;

}  // namespace app_rwbt_irq_map

/// APP_RWBLE_IRQ_MAP - APP_RWBLE_IRQ_MAP
namespace app_rwble_irq_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_RWBLE_IRQ_MAP = BitField<0, 5>;
    constexpr uint32_t APP_RWBLE_IRQ_MAP_Pos = 0;
    constexpr uint32_t APP_RWBLE_IRQ_MAP_Msk = APP_RWBLE_IRQ_MAP::mask;

}  // namespace app_rwble_irq_map

/// APP_RWBT_NMI_MAP - APP_RWBT_NMI_MAP
namespace app_rwbt_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_RWBT_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t APP_RWBT_NMI_MAP_Pos = 0;
    constexpr uint32_t APP_RWBT_NMI_MAP_Msk = APP_RWBT_NMI_MAP::mask;

}  // namespace app_rwbt_nmi_map

/// APP_RWBLE_NMI_MAP - APP_RWBLE_NMI_MAP
namespace app_rwble_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_RWBLE_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t APP_RWBLE_NMI_MAP_Pos = 0;
    constexpr uint32_t APP_RWBLE_NMI_MAP_Msk = APP_RWBLE_NMI_MAP::mask;

}  // namespace app_rwble_nmi_map

/// APP_SLC0_INTR_MAP - APP_SLC0_INTR_MAP
namespace app_slc0_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SLC0_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SLC0_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_SLC0_INTR_MAP_Msk = APP_SLC0_INTR_MAP::mask;

}  // namespace app_slc0_intr_map

/// APP_SLC1_INTR_MAP - APP_SLC1_INTR_MAP
namespace app_slc1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SLC1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SLC1_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_SLC1_INTR_MAP_Msk = APP_SLC1_INTR_MAP::mask;

}  // namespace app_slc1_intr_map

/// APP_UHCI0_INTR_MAP - APP_UHCI0_INTR_MAP
namespace app_uhci0_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_UHCI0_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_UHCI0_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_UHCI0_INTR_MAP_Msk = APP_UHCI0_INTR_MAP::mask;

}  // namespace app_uhci0_intr_map

/// APP_UHCI1_INTR_MAP - APP_UHCI1_INTR_MAP
namespace app_uhci1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_UHCI1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_UHCI1_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_UHCI1_INTR_MAP_Msk = APP_UHCI1_INTR_MAP::mask;

}  // namespace app_uhci1_intr_map

/// APP_TG_T0_LEVEL_INT_MAP - APP_TG_T0_LEVEL_INT_MAP
namespace app_tg_t0_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG_T0_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG_T0_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG_T0_LEVEL_INT_MAP_Msk = APP_TG_T0_LEVEL_INT_MAP::mask;

}  // namespace app_tg_t0_level_int_map

/// APP_TG_T1_LEVEL_INT_MAP - APP_TG_T1_LEVEL_INT_MAP
namespace app_tg_t1_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG_T1_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG_T1_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG_T1_LEVEL_INT_MAP_Msk = APP_TG_T1_LEVEL_INT_MAP::mask;

}  // namespace app_tg_t1_level_int_map

/// APP_TG_WDT_LEVEL_INT_MAP - APP_TG_WDT_LEVEL_INT_MAP
namespace app_tg_wdt_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG_WDT_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG_WDT_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG_WDT_LEVEL_INT_MAP_Msk = APP_TG_WDT_LEVEL_INT_MAP::mask;

}  // namespace app_tg_wdt_level_int_map

/// APP_TG_LACT_LEVEL_INT_MAP - APP_TG_LACT_LEVEL_INT_MAP
namespace app_tg_lact_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG_LACT_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG_LACT_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG_LACT_LEVEL_INT_MAP_Msk = APP_TG_LACT_LEVEL_INT_MAP::mask;

}  // namespace app_tg_lact_level_int_map

/// APP_TG1_T0_LEVEL_INT_MAP - APP_TG1_T0_LEVEL_INT_MAP
namespace app_tg1_t0_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG1_T0_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG1_T0_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG1_T0_LEVEL_INT_MAP_Msk = APP_TG1_T0_LEVEL_INT_MAP::mask;

}  // namespace app_tg1_t0_level_int_map

/// APP_TG1_T1_LEVEL_INT_MAP - APP_TG1_T1_LEVEL_INT_MAP
namespace app_tg1_t1_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG1_T1_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG1_T1_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG1_T1_LEVEL_INT_MAP_Msk = APP_TG1_T1_LEVEL_INT_MAP::mask;

}  // namespace app_tg1_t1_level_int_map

/// APP_TG1_WDT_LEVEL_INT_MAP - APP_TG1_WDT_LEVEL_INT_MAP
namespace app_tg1_wdt_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG1_WDT_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG1_WDT_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG1_WDT_LEVEL_INT_MAP_Msk = APP_TG1_WDT_LEVEL_INT_MAP::mask;

}  // namespace app_tg1_wdt_level_int_map

/// APP_TG1_LACT_LEVEL_INT_MAP - APP_TG1_LACT_LEVEL_INT_MAP
namespace app_tg1_lact_level_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG1_LACT_LEVEL_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG1_LACT_LEVEL_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG1_LACT_LEVEL_INT_MAP_Msk = APP_TG1_LACT_LEVEL_INT_MAP::mask;

}  // namespace app_tg1_lact_level_int_map

/// APP_GPIO_INTERRUPT_MAP - APP_GPIO_INTERRUPT_MAP
namespace app_gpio_interrupt_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_GPIO_INTERRUPT_APP_MAP = BitField<0, 5>;
    constexpr uint32_t APP_GPIO_INTERRUPT_APP_MAP_Pos = 0;
    constexpr uint32_t APP_GPIO_INTERRUPT_APP_MAP_Msk = APP_GPIO_INTERRUPT_APP_MAP::mask;

}  // namespace app_gpio_interrupt_map

/// APP_GPIO_INTERRUPT_NMI_MAP - APP_GPIO_INTERRUPT_NMI_MAP
namespace app_gpio_interrupt_nmi_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_GPIO_INTERRUPT_APP_NMI_MAP = BitField<0, 5>;
    constexpr uint32_t APP_GPIO_INTERRUPT_APP_NMI_MAP_Pos = 0;
    constexpr uint32_t APP_GPIO_INTERRUPT_APP_NMI_MAP_Msk = APP_GPIO_INTERRUPT_APP_NMI_MAP::mask;

}  // namespace app_gpio_interrupt_nmi_map

/// APP_CPU_INTR_FROM_CPU_0_MAP - APP_CPU_INTR_FROM_CPU_0_MAP
namespace app_cpu_intr_from_cpu_0_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_CPU_INTR_FROM_CPU_0_MAP = BitField<0, 5>;
    constexpr uint32_t APP_CPU_INTR_FROM_CPU_0_MAP_Pos = 0;
    constexpr uint32_t APP_CPU_INTR_FROM_CPU_0_MAP_Msk = APP_CPU_INTR_FROM_CPU_0_MAP::mask;

}  // namespace app_cpu_intr_from_cpu_0_map

/// APP_CPU_INTR_FROM_CPU_1_MAP - APP_CPU_INTR_FROM_CPU_1_MAP
namespace app_cpu_intr_from_cpu_1_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_CPU_INTR_FROM_CPU_1_MAP = BitField<0, 5>;
    constexpr uint32_t APP_CPU_INTR_FROM_CPU_1_MAP_Pos = 0;
    constexpr uint32_t APP_CPU_INTR_FROM_CPU_1_MAP_Msk = APP_CPU_INTR_FROM_CPU_1_MAP::mask;

}  // namespace app_cpu_intr_from_cpu_1_map

/// APP_CPU_INTR_FROM_CPU_2_MAP - APP_CPU_INTR_FROM_CPU_2_MAP
namespace app_cpu_intr_from_cpu_2_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_CPU_INTR_FROM_CPU_2_MAP = BitField<0, 5>;
    constexpr uint32_t APP_CPU_INTR_FROM_CPU_2_MAP_Pos = 0;
    constexpr uint32_t APP_CPU_INTR_FROM_CPU_2_MAP_Msk = APP_CPU_INTR_FROM_CPU_2_MAP::mask;

}  // namespace app_cpu_intr_from_cpu_2_map

/// APP_CPU_INTR_FROM_CPU_3_MAP - APP_CPU_INTR_FROM_CPU_3_MAP
namespace app_cpu_intr_from_cpu_3_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_CPU_INTR_FROM_CPU_3_MAP = BitField<0, 5>;
    constexpr uint32_t APP_CPU_INTR_FROM_CPU_3_MAP_Pos = 0;
    constexpr uint32_t APP_CPU_INTR_FROM_CPU_3_MAP_Msk = APP_CPU_INTR_FROM_CPU_3_MAP::mask;

}  // namespace app_cpu_intr_from_cpu_3_map

/// APP_SPI_INTR_0_MAP - APP_SPI_INTR_0_MAP
namespace app_spi_intr_0_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SPI_INTR_0_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SPI_INTR_0_MAP_Pos = 0;
    constexpr uint32_t APP_SPI_INTR_0_MAP_Msk = APP_SPI_INTR_0_MAP::mask;

}  // namespace app_spi_intr_0_map

/// APP_SPI_INTR_1_MAP - APP_SPI_INTR_1_MAP
namespace app_spi_intr_1_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SPI_INTR_1_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SPI_INTR_1_MAP_Pos = 0;
    constexpr uint32_t APP_SPI_INTR_1_MAP_Msk = APP_SPI_INTR_1_MAP::mask;

}  // namespace app_spi_intr_1_map

/// APP_SPI_INTR_2_MAP - APP_SPI_INTR_2_MAP
namespace app_spi_intr_2_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SPI_INTR_2_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SPI_INTR_2_MAP_Pos = 0;
    constexpr uint32_t APP_SPI_INTR_2_MAP_Msk = APP_SPI_INTR_2_MAP::mask;

}  // namespace app_spi_intr_2_map

/// APP_SPI_INTR_3_MAP - APP_SPI_INTR_3_MAP
namespace app_spi_intr_3_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SPI_INTR_3_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SPI_INTR_3_MAP_Pos = 0;
    constexpr uint32_t APP_SPI_INTR_3_MAP_Msk = APP_SPI_INTR_3_MAP::mask;

}  // namespace app_spi_intr_3_map

/// APP_I2S0_INT_MAP - APP_I2S0_INT_MAP
namespace app_i2s0_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_I2S0_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_I2S0_INT_MAP_Pos = 0;
    constexpr uint32_t APP_I2S0_INT_MAP_Msk = APP_I2S0_INT_MAP::mask;

}  // namespace app_i2s0_int_map

/// APP_I2S1_INT_MAP - APP_I2S1_INT_MAP
namespace app_i2s1_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_I2S1_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_I2S1_INT_MAP_Pos = 0;
    constexpr uint32_t APP_I2S1_INT_MAP_Msk = APP_I2S1_INT_MAP::mask;

}  // namespace app_i2s1_int_map

/// APP_UART_INTR_MAP - APP_UART_INTR_MAP
namespace app_uart_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_UART_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_UART_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_UART_INTR_MAP_Msk = APP_UART_INTR_MAP::mask;

}  // namespace app_uart_intr_map

/// APP_UART1_INTR_MAP - APP_UART1_INTR_MAP
namespace app_uart1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_UART1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_UART1_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_UART1_INTR_MAP_Msk = APP_UART1_INTR_MAP::mask;

}  // namespace app_uart1_intr_map

/// APP_UART2_INTR_MAP - APP_UART2_INTR_MAP
namespace app_uart2_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_UART2_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_UART2_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_UART2_INTR_MAP_Msk = APP_UART2_INTR_MAP::mask;

}  // namespace app_uart2_intr_map

/// APP_SDIO_HOST_INTERRUPT_MAP - APP_SDIO_HOST_INTERRUPT_MAP
namespace app_sdio_host_interrupt_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SDIO_HOST_INTERRUPT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SDIO_HOST_INTERRUPT_MAP_Pos = 0;
    constexpr uint32_t APP_SDIO_HOST_INTERRUPT_MAP_Msk = APP_SDIO_HOST_INTERRUPT_MAP::mask;

}  // namespace app_sdio_host_interrupt_map

/// APP_EMAC_INT_MAP - APP_EMAC_INT_MAP
namespace app_emac_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_EMAC_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_EMAC_INT_MAP_Pos = 0;
    constexpr uint32_t APP_EMAC_INT_MAP_Msk = APP_EMAC_INT_MAP::mask;

}  // namespace app_emac_int_map

/// APP_PWM0_INTR_MAP - APP_PWM0_INTR_MAP
namespace app_pwm0_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_PWM0_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_PWM0_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_PWM0_INTR_MAP_Msk = APP_PWM0_INTR_MAP::mask;

}  // namespace app_pwm0_intr_map

/// APP_PWM1_INTR_MAP - APP_PWM1_INTR_MAP
namespace app_pwm1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_PWM1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_PWM1_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_PWM1_INTR_MAP_Msk = APP_PWM1_INTR_MAP::mask;

}  // namespace app_pwm1_intr_map

/// APP_PWM2_INTR_MAP - APP_PWM2_INTR_MAP
namespace app_pwm2_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_PWM2_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_PWM2_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_PWM2_INTR_MAP_Msk = APP_PWM2_INTR_MAP::mask;

}  // namespace app_pwm2_intr_map

/// APP_PWM3_INTR_MAP - APP_PWM3_INTR_MAP
namespace app_pwm3_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_PWM3_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_PWM3_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_PWM3_INTR_MAP_Msk = APP_PWM3_INTR_MAP::mask;

}  // namespace app_pwm3_intr_map

/// APP_LEDC_INT_MAP - APP_LEDC_INT_MAP
namespace app_ledc_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_LEDC_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_LEDC_INT_MAP_Pos = 0;
    constexpr uint32_t APP_LEDC_INT_MAP_Msk = APP_LEDC_INT_MAP::mask;

}  // namespace app_ledc_int_map

/// APP_EFUSE_INT_MAP - APP_EFUSE_INT_MAP
namespace app_efuse_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_EFUSE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_EFUSE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_EFUSE_INT_MAP_Msk = APP_EFUSE_INT_MAP::mask;

}  // namespace app_efuse_int_map

/// APP_CAN_INT_MAP - APP_CAN_INT_MAP
namespace app_can_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_CAN_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_CAN_INT_MAP_Pos = 0;
    constexpr uint32_t APP_CAN_INT_MAP_Msk = APP_CAN_INT_MAP::mask;

}  // namespace app_can_int_map

/// APP_RTC_CORE_INTR_MAP - APP_RTC_CORE_INTR_MAP
namespace app_rtc_core_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_RTC_CORE_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_RTC_CORE_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_RTC_CORE_INTR_MAP_Msk = APP_RTC_CORE_INTR_MAP::mask;

}  // namespace app_rtc_core_intr_map

/// APP_RMT_INTR_MAP - APP_RMT_INTR_MAP
namespace app_rmt_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_RMT_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_RMT_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_RMT_INTR_MAP_Msk = APP_RMT_INTR_MAP::mask;

}  // namespace app_rmt_intr_map

/// APP_PCNT_INTR_MAP - APP_PCNT_INTR_MAP
namespace app_pcnt_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_PCNT_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_PCNT_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_PCNT_INTR_MAP_Msk = APP_PCNT_INTR_MAP::mask;

}  // namespace app_pcnt_intr_map

/// APP_I2C_EXT0_INTR_MAP - APP_I2C_EXT0_INTR_MAP
namespace app_i2c_ext0_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_I2C_EXT0_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_I2C_EXT0_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_I2C_EXT0_INTR_MAP_Msk = APP_I2C_EXT0_INTR_MAP::mask;

}  // namespace app_i2c_ext0_intr_map

/// APP_I2C_EXT1_INTR_MAP - APP_I2C_EXT1_INTR_MAP
namespace app_i2c_ext1_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_I2C_EXT1_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_I2C_EXT1_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_I2C_EXT1_INTR_MAP_Msk = APP_I2C_EXT1_INTR_MAP::mask;

}  // namespace app_i2c_ext1_intr_map

/// APP_RSA_INTR_MAP - APP_RSA_INTR_MAP
namespace app_rsa_intr_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_RSA_INTR_MAP = BitField<0, 5>;
    constexpr uint32_t APP_RSA_INTR_MAP_Pos = 0;
    constexpr uint32_t APP_RSA_INTR_MAP_Msk = APP_RSA_INTR_MAP::mask;

}  // namespace app_rsa_intr_map

/// APP_SPI1_DMA_INT_MAP - APP_SPI1_DMA_INT_MAP
namespace app_spi1_dma_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SPI1_DMA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SPI1_DMA_INT_MAP_Pos = 0;
    constexpr uint32_t APP_SPI1_DMA_INT_MAP_Msk = APP_SPI1_DMA_INT_MAP::mask;

}  // namespace app_spi1_dma_int_map

/// APP_SPI2_DMA_INT_MAP - APP_SPI2_DMA_INT_MAP
namespace app_spi2_dma_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SPI2_DMA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SPI2_DMA_INT_MAP_Pos = 0;
    constexpr uint32_t APP_SPI2_DMA_INT_MAP_Msk = APP_SPI2_DMA_INT_MAP::mask;

}  // namespace app_spi2_dma_int_map

/// APP_SPI3_DMA_INT_MAP - APP_SPI3_DMA_INT_MAP
namespace app_spi3_dma_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_SPI3_DMA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_SPI3_DMA_INT_MAP_Pos = 0;
    constexpr uint32_t APP_SPI3_DMA_INT_MAP_Msk = APP_SPI3_DMA_INT_MAP::mask;

}  // namespace app_spi3_dma_int_map

/// APP_WDG_INT_MAP - APP_WDG_INT_MAP
namespace app_wdg_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_WDG_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_WDG_INT_MAP_Pos = 0;
    constexpr uint32_t APP_WDG_INT_MAP_Msk = APP_WDG_INT_MAP::mask;

}  // namespace app_wdg_int_map

/// APP_TIMER_INT1_MAP - APP_TIMER_INT1_MAP
namespace app_timer_int1_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TIMER_INT1_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TIMER_INT1_MAP_Pos = 0;
    constexpr uint32_t APP_TIMER_INT1_MAP_Msk = APP_TIMER_INT1_MAP::mask;

}  // namespace app_timer_int1_map

/// APP_TIMER_INT2_MAP - APP_TIMER_INT2_MAP
namespace app_timer_int2_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TIMER_INT2_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TIMER_INT2_MAP_Pos = 0;
    constexpr uint32_t APP_TIMER_INT2_MAP_Msk = APP_TIMER_INT2_MAP::mask;

}  // namespace app_timer_int2_map

/// APP_TG_T0_EDGE_INT_MAP - APP_TG_T0_EDGE_INT_MAP
namespace app_tg_t0_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG_T0_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG_T0_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG_T0_EDGE_INT_MAP_Msk = APP_TG_T0_EDGE_INT_MAP::mask;

}  // namespace app_tg_t0_edge_int_map

/// APP_TG_T1_EDGE_INT_MAP - APP_TG_T1_EDGE_INT_MAP
namespace app_tg_t1_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG_T1_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG_T1_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG_T1_EDGE_INT_MAP_Msk = APP_TG_T1_EDGE_INT_MAP::mask;

}  // namespace app_tg_t1_edge_int_map

/// APP_TG_WDT_EDGE_INT_MAP - APP_TG_WDT_EDGE_INT_MAP
namespace app_tg_wdt_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG_WDT_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG_WDT_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG_WDT_EDGE_INT_MAP_Msk = APP_TG_WDT_EDGE_INT_MAP::mask;

}  // namespace app_tg_wdt_edge_int_map

/// APP_TG_LACT_EDGE_INT_MAP - APP_TG_LACT_EDGE_INT_MAP
namespace app_tg_lact_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG_LACT_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG_LACT_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG_LACT_EDGE_INT_MAP_Msk = APP_TG_LACT_EDGE_INT_MAP::mask;

}  // namespace app_tg_lact_edge_int_map

/// APP_TG1_T0_EDGE_INT_MAP - APP_TG1_T0_EDGE_INT_MAP
namespace app_tg1_t0_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG1_T0_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG1_T0_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG1_T0_EDGE_INT_MAP_Msk = APP_TG1_T0_EDGE_INT_MAP::mask;

}  // namespace app_tg1_t0_edge_int_map

/// APP_TG1_T1_EDGE_INT_MAP - APP_TG1_T1_EDGE_INT_MAP
namespace app_tg1_t1_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG1_T1_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG1_T1_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG1_T1_EDGE_INT_MAP_Msk = APP_TG1_T1_EDGE_INT_MAP::mask;

}  // namespace app_tg1_t1_edge_int_map

/// APP_TG1_WDT_EDGE_INT_MAP - APP_TG1_WDT_EDGE_INT_MAP
namespace app_tg1_wdt_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG1_WDT_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG1_WDT_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG1_WDT_EDGE_INT_MAP_Msk = APP_TG1_WDT_EDGE_INT_MAP::mask;

}  // namespace app_tg1_wdt_edge_int_map

/// APP_TG1_LACT_EDGE_INT_MAP - APP_TG1_LACT_EDGE_INT_MAP
namespace app_tg1_lact_edge_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_TG1_LACT_EDGE_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_TG1_LACT_EDGE_INT_MAP_Pos = 0;
    constexpr uint32_t APP_TG1_LACT_EDGE_INT_MAP_Msk = APP_TG1_LACT_EDGE_INT_MAP::mask;

}  // namespace app_tg1_lact_edge_int_map

/// APP_MMU_IA_INT_MAP - APP_MMU_IA_INT_MAP
namespace app_mmu_ia_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_MMU_IA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_MMU_IA_INT_MAP_Pos = 0;
    constexpr uint32_t APP_MMU_IA_INT_MAP_Msk = APP_MMU_IA_INT_MAP::mask;

}  // namespace app_mmu_ia_int_map

/// APP_MPU_IA_INT_MAP - APP_MPU_IA_INT_MAP
namespace app_mpu_ia_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_MPU_IA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_MPU_IA_INT_MAP_Pos = 0;
    constexpr uint32_t APP_MPU_IA_INT_MAP_Msk = APP_MPU_IA_INT_MAP::mask;

}  // namespace app_mpu_ia_int_map

/// APP_CACHE_IA_INT_MAP - APP_CACHE_IA_INT_MAP
namespace app_cache_ia_int_map {
    /// Position: 0, Width: 5
    /// Access: read-write
    using APP_CACHE_IA_INT_MAP = BitField<0, 5>;
    constexpr uint32_t APP_CACHE_IA_INT_MAP_Pos = 0;
    constexpr uint32_t APP_CACHE_IA_INT_MAP_Msk = APP_CACHE_IA_INT_MAP::mask;

}  // namespace app_cache_ia_int_map

/// AHBLITE_MPU_TABLE_UART - AHBLITE_MPU_TABLE_UART
namespace ahblite_mpu_table_uart {
    /// Position: 0, Width: 6
    /// Access: read-write
    using UART_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t UART_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t UART_ACCESS_GRANT_CONFIG_Msk = UART_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_uart

/// AHBLITE_MPU_TABLE_SPI1 - AHBLITE_MPU_TABLE_SPI1
namespace ahblite_mpu_table_spi1 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using SPI1_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t SPI1_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t SPI1_ACCESS_GRANT_CONFIG_Msk = SPI1_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_spi1

/// AHBLITE_MPU_TABLE_SPI0 - AHBLITE_MPU_TABLE_SPI0
namespace ahblite_mpu_table_spi0 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using SPI0_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t SPI0_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t SPI0_ACCESS_GRANT_CONFIG_Msk = SPI0_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_spi0

/// AHBLITE_MPU_TABLE_GPIO - AHBLITE_MPU_TABLE_GPIO
namespace ahblite_mpu_table_gpio {
    /// Position: 0, Width: 6
    /// Access: read-write
    using GPIO_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t GPIO_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t GPIO_ACCESS_GRANT_CONFIG_Msk = GPIO_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_gpio

/// AHBLITE_MPU_TABLE_FE2 - AHBLITE_MPU_TABLE_FE2
namespace ahblite_mpu_table_fe2 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using FE2_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t FE2_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t FE2_ACCESS_GRANT_CONFIG_Msk = FE2_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_fe2

/// AHBLITE_MPU_TABLE_FE - AHBLITE_MPU_TABLE_FE
namespace ahblite_mpu_table_fe {
    /// Position: 0, Width: 6
    /// Access: read-write
    using FE_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t FE_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t FE_ACCESS_GRANT_CONFIG_Msk = FE_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_fe

/// AHBLITE_MPU_TABLE_TIMER - AHBLITE_MPU_TABLE_TIMER
namespace ahblite_mpu_table_timer {
    /// Position: 0, Width: 6
    /// Access: read-write
    using TIMER_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t TIMER_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t TIMER_ACCESS_GRANT_CONFIG_Msk = TIMER_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_timer

/// AHBLITE_MPU_TABLE_RTC - AHBLITE_MPU_TABLE_RTC
namespace ahblite_mpu_table_rtc {
    /// Position: 0, Width: 6
    /// Access: read-write
    using RTC_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t RTC_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t RTC_ACCESS_GRANT_CONFIG_Msk = RTC_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_rtc

/// AHBLITE_MPU_TABLE_IO_MUX - AHBLITE_MPU_TABLE_IO_MUX
namespace ahblite_mpu_table_io_mux {
    /// Position: 0, Width: 6
    /// Access: read-write
    using IOMUX_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t IOMUX_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t IOMUX_ACCESS_GRANT_CONFIG_Msk = IOMUX_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_io_mux

/// AHBLITE_MPU_TABLE_WDG - AHBLITE_MPU_TABLE_WDG
namespace ahblite_mpu_table_wdg {
    /// Position: 0, Width: 6
    /// Access: read-write
    using WDG_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t WDG_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t WDG_ACCESS_GRANT_CONFIG_Msk = WDG_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_wdg

/// AHBLITE_MPU_TABLE_HINF - AHBLITE_MPU_TABLE_HINF
namespace ahblite_mpu_table_hinf {
    /// Position: 0, Width: 6
    /// Access: read-write
    using HINF_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t HINF_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t HINF_ACCESS_GRANT_CONFIG_Msk = HINF_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_hinf

/// AHBLITE_MPU_TABLE_UHCI1 - AHBLITE_MPU_TABLE_UHCI1
namespace ahblite_mpu_table_uhci1 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using UHCI1_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t UHCI1_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t UHCI1_ACCESS_GRANT_CONFIG_Msk = UHCI1_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_uhci1

/// AHBLITE_MPU_TABLE_MISC - AHBLITE_MPU_TABLE_MISC
namespace ahblite_mpu_table_misc {
    /// Position: 0, Width: 6
    /// Access: read-write
    using MISC_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t MISC_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t MISC_ACCESS_GRANT_CONFIG_Msk = MISC_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_misc

/// AHBLITE_MPU_TABLE_I2C - AHBLITE_MPU_TABLE_I2C
namespace ahblite_mpu_table_i2c {
    /// Position: 0, Width: 6
    /// Access: read-write
    using I2C_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t I2C_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t I2C_ACCESS_GRANT_CONFIG_Msk = I2C_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_i2c

/// AHBLITE_MPU_TABLE_I2S0 - AHBLITE_MPU_TABLE_I2S0
namespace ahblite_mpu_table_i2s0 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using I2S0_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t I2S0_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t I2S0_ACCESS_GRANT_CONFIG_Msk = I2S0_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_i2s0

/// AHBLITE_MPU_TABLE_UART1 - AHBLITE_MPU_TABLE_UART1
namespace ahblite_mpu_table_uart1 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using UART1_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t UART1_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t UART1_ACCESS_GRANT_CONFIG_Msk = UART1_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_uart1

/// AHBLITE_MPU_TABLE_BT - AHBLITE_MPU_TABLE_BT
namespace ahblite_mpu_table_bt {
    /// Position: 0, Width: 6
    /// Access: read-write
    using BT_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t BT_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t BT_ACCESS_GRANT_CONFIG_Msk = BT_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_bt

/// AHBLITE_MPU_TABLE_BT_BUFFER - AHBLITE_MPU_TABLE_BT_BUFFER
namespace ahblite_mpu_table_bt_buffer {
    /// Position: 0, Width: 6
    /// Access: read-write
    using BTBUFFER_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t BTBUFFER_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t BTBUFFER_ACCESS_GRANT_CONFIG_Msk = BTBUFFER_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_bt_buffer

/// AHBLITE_MPU_TABLE_I2C_EXT0 - AHBLITE_MPU_TABLE_I2C_EXT0
namespace ahblite_mpu_table_i2c_ext0 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using I2CEXT0_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t I2CEXT0_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t I2CEXT0_ACCESS_GRANT_CONFIG_Msk = I2CEXT0_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_i2c_ext0

/// AHBLITE_MPU_TABLE_UHCI0 - AHBLITE_MPU_TABLE_UHCI0
namespace ahblite_mpu_table_uhci0 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using UHCI0_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t UHCI0_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t UHCI0_ACCESS_GRANT_CONFIG_Msk = UHCI0_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_uhci0

/// AHBLITE_MPU_TABLE_SLCHOST - AHBLITE_MPU_TABLE_SLCHOST
namespace ahblite_mpu_table_slchost {
    /// Position: 0, Width: 6
    /// Access: read-write
    using SLCHOST_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t SLCHOST_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t SLCHOST_ACCESS_GRANT_CONFIG_Msk = SLCHOST_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_slchost

/// AHBLITE_MPU_TABLE_RMT - AHBLITE_MPU_TABLE_RMT
namespace ahblite_mpu_table_rmt {
    /// Position: 0, Width: 6
    /// Access: read-write
    using RMT_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t RMT_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t RMT_ACCESS_GRANT_CONFIG_Msk = RMT_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_rmt

/// AHBLITE_MPU_TABLE_PCNT - AHBLITE_MPU_TABLE_PCNT
namespace ahblite_mpu_table_pcnt {
    /// Position: 0, Width: 6
    /// Access: read-write
    using PCNT_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t PCNT_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t PCNT_ACCESS_GRANT_CONFIG_Msk = PCNT_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_pcnt

/// AHBLITE_MPU_TABLE_SLC - AHBLITE_MPU_TABLE_SLC
namespace ahblite_mpu_table_slc {
    /// Position: 0, Width: 6
    /// Access: read-write
    using SLC_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t SLC_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t SLC_ACCESS_GRANT_CONFIG_Msk = SLC_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_slc

/// AHBLITE_MPU_TABLE_LEDC - AHBLITE_MPU_TABLE_LEDC
namespace ahblite_mpu_table_ledc {
    /// Position: 0, Width: 6
    /// Access: read-write
    using LEDC_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t LEDC_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t LEDC_ACCESS_GRANT_CONFIG_Msk = LEDC_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_ledc

/// AHBLITE_MPU_TABLE_EFUSE - AHBLITE_MPU_TABLE_EFUSE
namespace ahblite_mpu_table_efuse {
    /// Position: 0, Width: 6
    /// Access: read-write
    using EFUSE_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t EFUSE_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t EFUSE_ACCESS_GRANT_CONFIG_Msk = EFUSE_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_efuse

/// AHBLITE_MPU_TABLE_SPI_ENCRYPT - AHBLITE_MPU_TABLE_SPI_ENCRYPT
namespace ahblite_mpu_table_spi_encrypt {
    /// Position: 0, Width: 6
    /// Access: read-write
    using SPI_ENCRYPY_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t SPI_ENCRYPY_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t SPI_ENCRYPY_ACCESS_GRANT_CONFIG_Msk = SPI_ENCRYPY_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_spi_encrypt

/// AHBLITE_MPU_TABLE_BB - AHBLITE_MPU_TABLE_BB
namespace ahblite_mpu_table_bb {
    /// Position: 0, Width: 6
    /// Access: read-write
    using BB_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t BB_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t BB_ACCESS_GRANT_CONFIG_Msk = BB_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_bb

/// AHBLITE_MPU_TABLE_PWM0 - AHBLITE_MPU_TABLE_PWM0
namespace ahblite_mpu_table_pwm0 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using PWM0_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t PWM0_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t PWM0_ACCESS_GRANT_CONFIG_Msk = PWM0_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_pwm0

/// AHBLITE_MPU_TABLE_TIMERGROUP - AHBLITE_MPU_TABLE_TIMERGROUP
namespace ahblite_mpu_table_timergroup {
    /// Position: 0, Width: 6
    /// Access: read-write
    using TIMERGROUP_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t TIMERGROUP_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t TIMERGROUP_ACCESS_GRANT_CONFIG_Msk = TIMERGROUP_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_timergroup

/// AHBLITE_MPU_TABLE_TIMERGROUP1 - AHBLITE_MPU_TABLE_TIMERGROUP1
namespace ahblite_mpu_table_timergroup1 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using TIMERGROUP1_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t TIMERGROUP1_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t TIMERGROUP1_ACCESS_GRANT_CONFIG_Msk = TIMERGROUP1_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_timergroup1

/// AHBLITE_MPU_TABLE_SPI2 - AHBLITE_MPU_TABLE_SPI2
namespace ahblite_mpu_table_spi2 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using SPI2_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t SPI2_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t SPI2_ACCESS_GRANT_CONFIG_Msk = SPI2_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_spi2

/// AHBLITE_MPU_TABLE_SPI3 - AHBLITE_MPU_TABLE_SPI3
namespace ahblite_mpu_table_spi3 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using SPI3_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t SPI3_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t SPI3_ACCESS_GRANT_CONFIG_Msk = SPI3_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_spi3

/// AHBLITE_MPU_TABLE_APB_CTRL - AHBLITE_MPU_TABLE_APB_CTRL
namespace ahblite_mpu_table_apb_ctrl {
    /// Position: 0, Width: 6
    /// Access: read-write
    using APBCTRL_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t APBCTRL_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t APBCTRL_ACCESS_GRANT_CONFIG_Msk = APBCTRL_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_apb_ctrl

/// AHBLITE_MPU_TABLE_I2C_EXT1 - AHBLITE_MPU_TABLE_I2C_EXT1
namespace ahblite_mpu_table_i2c_ext1 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using I2CEXT1_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t I2CEXT1_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t I2CEXT1_ACCESS_GRANT_CONFIG_Msk = I2CEXT1_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_i2c_ext1

/// AHBLITE_MPU_TABLE_SDIO_HOST - AHBLITE_MPU_TABLE_SDIO_HOST
namespace ahblite_mpu_table_sdio_host {
    /// Position: 0, Width: 6
    /// Access: read-write
    using SDIOHOST_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t SDIOHOST_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t SDIOHOST_ACCESS_GRANT_CONFIG_Msk = SDIOHOST_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_sdio_host

/// AHBLITE_MPU_TABLE_EMAC - AHBLITE_MPU_TABLE_EMAC
namespace ahblite_mpu_table_emac {
    /// Position: 0, Width: 6
    /// Access: read-write
    using EMAC_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t EMAC_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t EMAC_ACCESS_GRANT_CONFIG_Msk = EMAC_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_emac

/// AHBLITE_MPU_TABLE_CAN - AHBLITE_MPU_TABLE_CAN
namespace ahblite_mpu_table_can {
    /// Position: 0, Width: 6
    /// Access: read-write
    using CAN_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t CAN_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t CAN_ACCESS_GRANT_CONFIG_Msk = CAN_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_can

/// AHBLITE_MPU_TABLE_PWM1 - AHBLITE_MPU_TABLE_PWM1
namespace ahblite_mpu_table_pwm1 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using PWM1_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t PWM1_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t PWM1_ACCESS_GRANT_CONFIG_Msk = PWM1_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_pwm1

/// AHBLITE_MPU_TABLE_I2S1 - AHBLITE_MPU_TABLE_I2S1
namespace ahblite_mpu_table_i2s1 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using I2S1_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t I2S1_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t I2S1_ACCESS_GRANT_CONFIG_Msk = I2S1_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_i2s1

/// AHBLITE_MPU_TABLE_UART2 - AHBLITE_MPU_TABLE_UART2
namespace ahblite_mpu_table_uart2 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using UART2_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t UART2_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t UART2_ACCESS_GRANT_CONFIG_Msk = UART2_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_uart2

/// AHBLITE_MPU_TABLE_PWM2 - AHBLITE_MPU_TABLE_PWM2
namespace ahblite_mpu_table_pwm2 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using PWM2_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t PWM2_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t PWM2_ACCESS_GRANT_CONFIG_Msk = PWM2_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_pwm2

/// AHBLITE_MPU_TABLE_PWM3 - AHBLITE_MPU_TABLE_PWM3
namespace ahblite_mpu_table_pwm3 {
    /// Position: 0, Width: 6
    /// Access: read-write
    using PWM3_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t PWM3_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t PWM3_ACCESS_GRANT_CONFIG_Msk = PWM3_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_pwm3

/// AHBLITE_MPU_TABLE_RWBT - AHBLITE_MPU_TABLE_RWBT
namespace ahblite_mpu_table_rwbt {
    /// Position: 0, Width: 6
    /// Access: read-write
    using RWBT_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t RWBT_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t RWBT_ACCESS_GRANT_CONFIG_Msk = RWBT_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_rwbt

/// AHBLITE_MPU_TABLE_BTMAC - AHBLITE_MPU_TABLE_BTMAC
namespace ahblite_mpu_table_btmac {
    /// Position: 0, Width: 6
    /// Access: read-write
    using BTMAC_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t BTMAC_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t BTMAC_ACCESS_GRANT_CONFIG_Msk = BTMAC_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_btmac

/// AHBLITE_MPU_TABLE_WIFIMAC - AHBLITE_MPU_TABLE_WIFIMAC
namespace ahblite_mpu_table_wifimac {
    /// Position: 0, Width: 6
    /// Access: read-write
    using WIFIMAC_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t WIFIMAC_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t WIFIMAC_ACCESS_GRANT_CONFIG_Msk = WIFIMAC_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_wifimac

/// AHBLITE_MPU_TABLE_PWR - AHBLITE_MPU_TABLE_PWR
namespace ahblite_mpu_table_pwr {
    /// Position: 0, Width: 6
    /// Access: read-write
    using PWR_ACCESS_GRANT_CONFIG = BitField<0, 6>;
    constexpr uint32_t PWR_ACCESS_GRANT_CONFIG_Pos = 0;
    constexpr uint32_t PWR_ACCESS_GRANT_CONFIG_Msk = PWR_ACCESS_GRANT_CONFIG::mask;

}  // namespace ahblite_mpu_table_pwr

/// MEM_ACCESS_DBUG0 - MEM_ACCESS_DBUG0
namespace mem_access_dbug0 {
    /// Position: 0, Width: 1
    /// Access: read-only
    using PRO_ROM_MPU_AD = BitField<0, 1>;
    constexpr uint32_t PRO_ROM_MPU_AD_Pos = 0;
    constexpr uint32_t PRO_ROM_MPU_AD_Msk = PRO_ROM_MPU_AD::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using PRO_ROM_IA = BitField<1, 1>;
    constexpr uint32_t PRO_ROM_IA_Pos = 1;
    constexpr uint32_t PRO_ROM_IA_Msk = PRO_ROM_IA::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using APP_ROM_MPU_AD = BitField<2, 1>;
    constexpr uint32_t APP_ROM_MPU_AD_Pos = 2;
    constexpr uint32_t APP_ROM_MPU_AD_Msk = APP_ROM_MPU_AD::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using APP_ROM_IA = BitField<3, 1>;
    constexpr uint32_t APP_ROM_IA_Pos = 3;
    constexpr uint32_t APP_ROM_IA_Msk = APP_ROM_IA::mask;

    /// Position: 4, Width: 2
    /// Access: read-only
    using SHARE_ROM_MPU_AD = BitField<4, 2>;
    constexpr uint32_t SHARE_ROM_MPU_AD_Pos = 4;
    constexpr uint32_t SHARE_ROM_MPU_AD_Msk = SHARE_ROM_MPU_AD::mask;

    /// Position: 6, Width: 4
    /// Access: read-only
    using SHARE_ROM_IA = BitField<6, 4>;
    constexpr uint32_t SHARE_ROM_IA_Pos = 6;
    constexpr uint32_t SHARE_ROM_IA_Msk = SHARE_ROM_IA::mask;

    /// Position: 10, Width: 4
    /// Access: read-only
    using INTERNAL_SRAM_MMU_AD = BitField<10, 4>;
    constexpr uint32_t INTERNAL_SRAM_MMU_AD_Pos = 10;
    constexpr uint32_t INTERNAL_SRAM_MMU_AD_Msk = INTERNAL_SRAM_MMU_AD::mask;

    /// Position: 14, Width: 12
    /// Access: read-only
    using INTERNAL_SRAM_IA = BitField<14, 12>;
    constexpr uint32_t INTERNAL_SRAM_IA_Pos = 14;
    constexpr uint32_t INTERNAL_SRAM_IA_Msk = INTERNAL_SRAM_IA::mask;

    /// Position: 26, Width: 4
    /// Access: read-only
    using INTERNAL_SRAM_MMU_MULTI_HIT = BitField<26, 4>;
    constexpr uint32_t INTERNAL_SRAM_MMU_MULTI_HIT_Pos = 26;
    constexpr uint32_t INTERNAL_SRAM_MMU_MULTI_HIT_Msk = INTERNAL_SRAM_MMU_MULTI_HIT::mask;

}  // namespace mem_access_dbug0

/// MEM_ACCESS_DBUG1 - MEM_ACCESS_DBUG1
namespace mem_access_dbug1 {
    /// Position: 0, Width: 4
    /// Access: read-only
    using INTERNAL_SRAM_MMU_MISS = BitField<0, 4>;
    constexpr uint32_t INTERNAL_SRAM_MMU_MISS_Pos = 0;
    constexpr uint32_t INTERNAL_SRAM_MMU_MISS_Msk = INTERNAL_SRAM_MMU_MISS::mask;

    /// Position: 4, Width: 2
    /// Access: read-only
    using ARB_IA = BitField<4, 2>;
    constexpr uint32_t ARB_IA_Pos = 4;
    constexpr uint32_t ARB_IA_Msk = ARB_IA::mask;

    /// Position: 6, Width: 2
    /// Access: read-only
    using PIDGEN_IA = BitField<6, 2>;
    constexpr uint32_t PIDGEN_IA_Pos = 6;
    constexpr uint32_t PIDGEN_IA_Msk = PIDGEN_IA::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using AHB_ACCESS_DENY = BitField<8, 1>;
    constexpr uint32_t AHB_ACCESS_DENY_Pos = 8;
    constexpr uint32_t AHB_ACCESS_DENY_Msk = AHB_ACCESS_DENY::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using AHBLITE_ACCESS_DENY = BitField<9, 1>;
    constexpr uint32_t AHBLITE_ACCESS_DENY_Pos = 9;
    constexpr uint32_t AHBLITE_ACCESS_DENY_Msk = AHBLITE_ACCESS_DENY::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using AHBLITE_IA = BitField<10, 1>;
    constexpr uint32_t AHBLITE_IA_Pos = 10;
    constexpr uint32_t AHBLITE_IA_Msk = AHBLITE_IA::mask;

}  // namespace mem_access_dbug1

/// PRO_DCACHE_DBUG0 - PRO_DCACHE_DBUG0
namespace pro_dcache_dbug0 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_SLAVE_WDATA = BitField<0, 1>;
    constexpr uint32_t PRO_SLAVE_WDATA_Pos = 0;
    constexpr uint32_t PRO_SLAVE_WDATA_Msk = PRO_SLAVE_WDATA::mask;

    /// Position: 0, Width: 1
    /// Access: read-only
    using PRO_CACHE_MMU_IA = BitField<0, 1>;
    constexpr uint32_t PRO_CACHE_MMU_IA_Pos = 0;
    constexpr uint32_t PRO_CACHE_MMU_IA_Msk = PRO_CACHE_MMU_IA::mask;

    /// Position: 1, Width: 6
    /// Access: read-only
    using PRO_CACHE_IA = BitField<1, 6>;
    constexpr uint32_t PRO_CACHE_IA_Pos = 1;
    constexpr uint32_t PRO_CACHE_IA_Msk = PRO_CACHE_IA::mask;

    /// Position: 7, Width: 12
    /// Access: read-only
    using PRO_CACHE_STATE = BitField<7, 12>;
    constexpr uint32_t PRO_CACHE_STATE_Pos = 7;
    constexpr uint32_t PRO_CACHE_STATE_Msk = PRO_CACHE_STATE::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using PRO_WR_BAK_TO_READ = BitField<19, 1>;
    constexpr uint32_t PRO_WR_BAK_TO_READ_Pos = 19;
    constexpr uint32_t PRO_WR_BAK_TO_READ_Msk = PRO_WR_BAK_TO_READ::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using PRO_TX_END = BitField<20, 1>;
    constexpr uint32_t PRO_TX_END_Pos = 20;
    constexpr uint32_t PRO_TX_END_Msk = PRO_TX_END::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using PRO_SLAVE_WR = BitField<21, 1>;
    constexpr uint32_t PRO_SLAVE_WR_Pos = 21;
    constexpr uint32_t PRO_SLAVE_WR_Msk = PRO_SLAVE_WR::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using PRO_SLAVE_WDATA_V = BitField<22, 1>;
    constexpr uint32_t PRO_SLAVE_WDATA_V_Pos = 22;
    constexpr uint32_t PRO_SLAVE_WDATA_V_Msk = PRO_SLAVE_WDATA_V::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using PRO_RX_END = BitField<23, 1>;
    constexpr uint32_t PRO_RX_END_Pos = 23;
    constexpr uint32_t PRO_RX_END_Msk = PRO_RX_END::mask;

}  // namespace pro_dcache_dbug0

/// PRO_DCACHE_DBUG1 - PRO_DCACHE_DBUG1
namespace pro_dcache_dbug1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using PRO_CTAG_RAM_RDATA = BitField<0, 32>;
    constexpr uint32_t PRO_CTAG_RAM_RDATA_Pos = 0;
    constexpr uint32_t PRO_CTAG_RAM_RDATA_Msk = PRO_CTAG_RAM_RDATA::mask;

}  // namespace pro_dcache_dbug1

/// PRO_DCACHE_DBUG2 - PRO_DCACHE_DBUG2
namespace pro_dcache_dbug2 {
    /// Position: 0, Width: 27
    /// Access: read-only
    using PRO_CACHE_VADDR = BitField<0, 27>;
    constexpr uint32_t PRO_CACHE_VADDR_Pos = 0;
    constexpr uint32_t PRO_CACHE_VADDR_Msk = PRO_CACHE_VADDR::mask;

}  // namespace pro_dcache_dbug2

/// PRO_DCACHE_DBUG3 - PRO_DCACHE_DBUG3
namespace pro_dcache_dbug3 {
    /// Position: 0, Width: 9
    /// Access: read-only
    using PRO_MMU_RDATA = BitField<0, 9>;
    constexpr uint32_t PRO_MMU_RDATA_Pos = 0;
    constexpr uint32_t PRO_MMU_RDATA_Msk = PRO_MMU_RDATA::mask;

    /// Position: 9, Width: 6
    /// Access: read-only
    using PRO_CPU_DISABLED_CACHE_IA = BitField<9, 6>;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_Pos = 9;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_Msk = PRO_CPU_DISABLED_CACHE_IA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using PRO_CPU_DISABLED_CACHE_IA_OPPOSITE = BitField<9, 1>;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_Pos = 9;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_Msk = PRO_CPU_DISABLED_CACHE_IA_OPPOSITE::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using PRO_CPU_DISABLED_CACHE_IA_DRAM1 = BitField<10, 1>;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_DRAM1_Pos = 10;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_DRAM1_Msk = PRO_CPU_DISABLED_CACHE_IA_DRAM1::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using PRO_CPU_DISABLED_CACHE_IA_IROM0 = BitField<11, 1>;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_IROM0_Pos = 11;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_IROM0_Msk = PRO_CPU_DISABLED_CACHE_IA_IROM0::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using PRO_CPU_DISABLED_CACHE_IA_IRAM1 = BitField<12, 1>;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_IRAM1_Pos = 12;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_IRAM1_Msk = PRO_CPU_DISABLED_CACHE_IA_IRAM1::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using PRO_CPU_DISABLED_CACHE_IA_IRAM0 = BitField<13, 1>;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_IRAM0_Pos = 13;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_IRAM0_Msk = PRO_CPU_DISABLED_CACHE_IA_IRAM0::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using PRO_CPU_DISABLED_CACHE_IA_DROM0 = BitField<14, 1>;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_DROM0_Pos = 14;
    constexpr uint32_t PRO_CPU_DISABLED_CACHE_IA_DROM0_Msk = PRO_CPU_DISABLED_CACHE_IA_DROM0::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using PRO_CACHE_IRAM0_PID_ERROR = BitField<15, 1>;
    constexpr uint32_t PRO_CACHE_IRAM0_PID_ERROR_Pos = 15;
    constexpr uint32_t PRO_CACHE_IRAM0_PID_ERROR_Msk = PRO_CACHE_IRAM0_PID_ERROR::mask;

}  // namespace pro_dcache_dbug3

/// PRO_DCACHE_DBUG4 - PRO_DCACHE_DBUG4
namespace pro_dcache_dbug4 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using PRO_DRAM1ADDR0_IA = BitField<0, 20>;
    constexpr uint32_t PRO_DRAM1ADDR0_IA_Pos = 0;
    constexpr uint32_t PRO_DRAM1ADDR0_IA_Msk = PRO_DRAM1ADDR0_IA::mask;

}  // namespace pro_dcache_dbug4

/// PRO_DCACHE_DBUG5 - PRO_DCACHE_DBUG5
namespace pro_dcache_dbug5 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using PRO_DROM0ADDR0_IA = BitField<0, 20>;
    constexpr uint32_t PRO_DROM0ADDR0_IA_Pos = 0;
    constexpr uint32_t PRO_DROM0ADDR0_IA_Msk = PRO_DROM0ADDR0_IA::mask;

}  // namespace pro_dcache_dbug5

/// PRO_DCACHE_DBUG6 - PRO_DCACHE_DBUG6
namespace pro_dcache_dbug6 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using PRO_IRAM0ADDR_IA = BitField<0, 20>;
    constexpr uint32_t PRO_IRAM0ADDR_IA_Pos = 0;
    constexpr uint32_t PRO_IRAM0ADDR_IA_Msk = PRO_IRAM0ADDR_IA::mask;

}  // namespace pro_dcache_dbug6

/// PRO_DCACHE_DBUG7 - PRO_DCACHE_DBUG7
namespace pro_dcache_dbug7 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using PRO_IRAM1ADDR_IA = BitField<0, 20>;
    constexpr uint32_t PRO_IRAM1ADDR_IA_Pos = 0;
    constexpr uint32_t PRO_IRAM1ADDR_IA_Msk = PRO_IRAM1ADDR_IA::mask;

}  // namespace pro_dcache_dbug7

/// PRO_DCACHE_DBUG8 - PRO_DCACHE_DBUG8
namespace pro_dcache_dbug8 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using PRO_IROM0ADDR_IA = BitField<0, 20>;
    constexpr uint32_t PRO_IROM0ADDR_IA_Pos = 0;
    constexpr uint32_t PRO_IROM0ADDR_IA_Msk = PRO_IROM0ADDR_IA::mask;

}  // namespace pro_dcache_dbug8

/// PRO_DCACHE_DBUG9 - PRO_DCACHE_DBUG9
namespace pro_dcache_dbug9 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using PRO_OPSDRAMADDR_IA = BitField<0, 20>;
    constexpr uint32_t PRO_OPSDRAMADDR_IA_Pos = 0;
    constexpr uint32_t PRO_OPSDRAMADDR_IA_Msk = PRO_OPSDRAMADDR_IA::mask;

}  // namespace pro_dcache_dbug9

/// APP_DCACHE_DBUG0 - APP_DCACHE_DBUG0
namespace app_dcache_dbug0 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APP_SLAVE_WDATA = BitField<0, 1>;
    constexpr uint32_t APP_SLAVE_WDATA_Pos = 0;
    constexpr uint32_t APP_SLAVE_WDATA_Msk = APP_SLAVE_WDATA::mask;

    /// Position: 0, Width: 1
    /// Access: read-only
    using APP_CACHE_MMU_IA = BitField<0, 1>;
    constexpr uint32_t APP_CACHE_MMU_IA_Pos = 0;
    constexpr uint32_t APP_CACHE_MMU_IA_Msk = APP_CACHE_MMU_IA::mask;

    /// Position: 1, Width: 6
    /// Access: read-only
    using APP_CACHE_IA = BitField<1, 6>;
    constexpr uint32_t APP_CACHE_IA_Pos = 1;
    constexpr uint32_t APP_CACHE_IA_Msk = APP_CACHE_IA::mask;

    /// Position: 7, Width: 12
    /// Access: read-only
    using APP_CACHE_STATE = BitField<7, 12>;
    constexpr uint32_t APP_CACHE_STATE_Pos = 7;
    constexpr uint32_t APP_CACHE_STATE_Msk = APP_CACHE_STATE::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using APP_WR_BAK_TO_READ = BitField<19, 1>;
    constexpr uint32_t APP_WR_BAK_TO_READ_Pos = 19;
    constexpr uint32_t APP_WR_BAK_TO_READ_Msk = APP_WR_BAK_TO_READ::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using APP_TX_END = BitField<20, 1>;
    constexpr uint32_t APP_TX_END_Pos = 20;
    constexpr uint32_t APP_TX_END_Msk = APP_TX_END::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using APP_SLAVE_WR = BitField<21, 1>;
    constexpr uint32_t APP_SLAVE_WR_Pos = 21;
    constexpr uint32_t APP_SLAVE_WR_Msk = APP_SLAVE_WR::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using APP_SLAVE_WDATA_V = BitField<22, 1>;
    constexpr uint32_t APP_SLAVE_WDATA_V_Pos = 22;
    constexpr uint32_t APP_SLAVE_WDATA_V_Msk = APP_SLAVE_WDATA_V::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using APP_RX_END = BitField<23, 1>;
    constexpr uint32_t APP_RX_END_Pos = 23;
    constexpr uint32_t APP_RX_END_Msk = APP_RX_END::mask;

}  // namespace app_dcache_dbug0

/// APP_DCACHE_DBUG1 - APP_DCACHE_DBUG1
namespace app_dcache_dbug1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using APP_CTAG_RAM_RDATA = BitField<0, 32>;
    constexpr uint32_t APP_CTAG_RAM_RDATA_Pos = 0;
    constexpr uint32_t APP_CTAG_RAM_RDATA_Msk = APP_CTAG_RAM_RDATA::mask;

}  // namespace app_dcache_dbug1

/// APP_DCACHE_DBUG2 - APP_DCACHE_DBUG2
namespace app_dcache_dbug2 {
    /// Position: 0, Width: 27
    /// Access: read-only
    using APP_CACHE_VADDR = BitField<0, 27>;
    constexpr uint32_t APP_CACHE_VADDR_Pos = 0;
    constexpr uint32_t APP_CACHE_VADDR_Msk = APP_CACHE_VADDR::mask;

}  // namespace app_dcache_dbug2

/// APP_DCACHE_DBUG3 - APP_DCACHE_DBUG3
namespace app_dcache_dbug3 {
    /// Position: 0, Width: 9
    /// Access: read-only
    using APP_MMU_RDATA = BitField<0, 9>;
    constexpr uint32_t APP_MMU_RDATA_Pos = 0;
    constexpr uint32_t APP_MMU_RDATA_Msk = APP_MMU_RDATA::mask;

    /// Position: 9, Width: 6
    /// Access: read-only
    using APP_CPU_DISABLED_CACHE_IA = BitField<9, 6>;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_Pos = 9;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_Msk = APP_CPU_DISABLED_CACHE_IA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using APP_CPU_DISABLED_CACHE_IA_OPPOSITE = BitField<9, 1>;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_OPPOSITE_Pos = 9;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_OPPOSITE_Msk = APP_CPU_DISABLED_CACHE_IA_OPPOSITE::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using APP_CPU_DISABLED_CACHE_IA_DRAM1 = BitField<10, 1>;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_DRAM1_Pos = 10;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_DRAM1_Msk = APP_CPU_DISABLED_CACHE_IA_DRAM1::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using APP_CPU_DISABLED_CACHE_IA_IROM0 = BitField<11, 1>;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_IROM0_Pos = 11;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_IROM0_Msk = APP_CPU_DISABLED_CACHE_IA_IROM0::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using APP_CPU_DISABLED_CACHE_IA_IRAM1 = BitField<12, 1>;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_IRAM1_Pos = 12;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_IRAM1_Msk = APP_CPU_DISABLED_CACHE_IA_IRAM1::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using APP_CPU_DISABLED_CACHE_IA_IRAM0 = BitField<13, 1>;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_IRAM0_Pos = 13;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_IRAM0_Msk = APP_CPU_DISABLED_CACHE_IA_IRAM0::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using APP_CPU_DISABLED_CACHE_IA_DROM0 = BitField<14, 1>;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_DROM0_Pos = 14;
    constexpr uint32_t APP_CPU_DISABLED_CACHE_IA_DROM0_Msk = APP_CPU_DISABLED_CACHE_IA_DROM0::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using APP_CACHE_IRAM0_PID_ERROR = BitField<15, 1>;
    constexpr uint32_t APP_CACHE_IRAM0_PID_ERROR_Pos = 15;
    constexpr uint32_t APP_CACHE_IRAM0_PID_ERROR_Msk = APP_CACHE_IRAM0_PID_ERROR::mask;

}  // namespace app_dcache_dbug3

/// APP_DCACHE_DBUG4 - APP_DCACHE_DBUG4
namespace app_dcache_dbug4 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using APP_DRAM1ADDR0_IA = BitField<0, 20>;
    constexpr uint32_t APP_DRAM1ADDR0_IA_Pos = 0;
    constexpr uint32_t APP_DRAM1ADDR0_IA_Msk = APP_DRAM1ADDR0_IA::mask;

}  // namespace app_dcache_dbug4

/// APP_DCACHE_DBUG5 - APP_DCACHE_DBUG5
namespace app_dcache_dbug5 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using APP_DROM0ADDR0_IA = BitField<0, 20>;
    constexpr uint32_t APP_DROM0ADDR0_IA_Pos = 0;
    constexpr uint32_t APP_DROM0ADDR0_IA_Msk = APP_DROM0ADDR0_IA::mask;

}  // namespace app_dcache_dbug5

/// APP_DCACHE_DBUG6 - APP_DCACHE_DBUG6
namespace app_dcache_dbug6 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using APP_IRAM0ADDR_IA = BitField<0, 20>;
    constexpr uint32_t APP_IRAM0ADDR_IA_Pos = 0;
    constexpr uint32_t APP_IRAM0ADDR_IA_Msk = APP_IRAM0ADDR_IA::mask;

}  // namespace app_dcache_dbug6

/// APP_DCACHE_DBUG7 - APP_DCACHE_DBUG7
namespace app_dcache_dbug7 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using APP_IRAM1ADDR_IA = BitField<0, 20>;
    constexpr uint32_t APP_IRAM1ADDR_IA_Pos = 0;
    constexpr uint32_t APP_IRAM1ADDR_IA_Msk = APP_IRAM1ADDR_IA::mask;

}  // namespace app_dcache_dbug7

/// APP_DCACHE_DBUG8 - APP_DCACHE_DBUG8
namespace app_dcache_dbug8 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using APP_IROM0ADDR_IA = BitField<0, 20>;
    constexpr uint32_t APP_IROM0ADDR_IA_Pos = 0;
    constexpr uint32_t APP_IROM0ADDR_IA_Msk = APP_IROM0ADDR_IA::mask;

}  // namespace app_dcache_dbug8

/// APP_DCACHE_DBUG9 - APP_DCACHE_DBUG9
namespace app_dcache_dbug9 {
    /// Position: 0, Width: 20
    /// Access: read-only
    using APP_OPSDRAMADDR_IA = BitField<0, 20>;
    constexpr uint32_t APP_OPSDRAMADDR_IA_Pos = 0;
    constexpr uint32_t APP_OPSDRAMADDR_IA_Msk = APP_OPSDRAMADDR_IA::mask;

}  // namespace app_dcache_dbug9

/// PRO_CPU_RECORD_CTRL - PRO_CPU_RECORD_CTRL
namespace pro_cpu_record_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_CPU_RECORD_ENABLE = BitField<0, 1>;
    constexpr uint32_t PRO_CPU_RECORD_ENABLE_Pos = 0;
    constexpr uint32_t PRO_CPU_RECORD_ENABLE_Msk = PRO_CPU_RECORD_ENABLE::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using PRO_CPU_RECORD_DISABLE = BitField<4, 1>;
    constexpr uint32_t PRO_CPU_RECORD_DISABLE_Pos = 4;
    constexpr uint32_t PRO_CPU_RECORD_DISABLE_Msk = PRO_CPU_RECORD_DISABLE::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using PRO_CPU_PDEBUG_ENABLE = BitField<8, 1>;
    constexpr uint32_t PRO_CPU_PDEBUG_ENABLE_Pos = 8;
    constexpr uint32_t PRO_CPU_PDEBUG_ENABLE_Msk = PRO_CPU_PDEBUG_ENABLE::mask;

}  // namespace pro_cpu_record_ctrl

/// PRO_CPU_RECORD_STATUS - PRO_CPU_RECORD_STATUS
namespace pro_cpu_record_status {
    /// Position: 0, Width: 1
    /// Access: read-only
    using PRO_CPU_RECORDING = BitField<0, 1>;
    constexpr uint32_t PRO_CPU_RECORDING_Pos = 0;
    constexpr uint32_t PRO_CPU_RECORDING_Msk = PRO_CPU_RECORDING::mask;

}  // namespace pro_cpu_record_status

/// PRO_CPU_RECORD_PID - PRO_CPU_RECORD_PID
namespace pro_cpu_record_pid {
    /// Position: 0, Width: 3
    /// Access: read-only
    using RECORD_PRO_PID = BitField<0, 3>;
    constexpr uint32_t RECORD_PRO_PID_Pos = 0;
    constexpr uint32_t RECORD_PRO_PID_Msk = RECORD_PRO_PID::mask;

}  // namespace pro_cpu_record_pid

/// PRO_CPU_RECORD_PDEBUGINST - PRO_CPU_RECORD_PDEBUGINST
namespace pro_cpu_record_pdebuginst {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_PRO_PDEBUGINST = BitField<0, 32>;
    constexpr uint32_t RECORD_PRO_PDEBUGINST_Pos = 0;
    constexpr uint32_t RECORD_PRO_PDEBUGINST_Msk = RECORD_PRO_PDEBUGINST::mask;

    /// Position: 0, Width: 8
    /// Access: read-write
    using RECORD_PDEBUGINST_SZ = BitField<0, 8>;
    constexpr uint32_t RECORD_PDEBUGINST_SZ_Pos = 0;
    constexpr uint32_t RECORD_PDEBUGINST_SZ_Msk = RECORD_PDEBUGINST_SZ::mask;

    /// Position: 12, Width: 3
    /// Access: read-write
    using RECORD_PDEBUGINST_ISRC = BitField<12, 3>;
    constexpr uint32_t RECORD_PDEBUGINST_ISRC_Pos = 12;
    constexpr uint32_t RECORD_PDEBUGINST_ISRC_Msk = RECORD_PDEBUGINST_ISRC::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGINST_LOOP_REP = BitField<20, 1>;
    constexpr uint32_t RECORD_PDEBUGINST_LOOP_REP_Pos = 20;
    constexpr uint32_t RECORD_PDEBUGINST_LOOP_REP_Msk = RECORD_PDEBUGINST_LOOP_REP::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGINST_LOOP = BitField<21, 1>;
    constexpr uint32_t RECORD_PDEBUGINST_LOOP_Pos = 21;
    constexpr uint32_t RECORD_PDEBUGINST_LOOP_Msk = RECORD_PDEBUGINST_LOOP::mask;

    /// Position: 24, Width: 4
    /// Access: read-write
    using RECORD_PDEBUGINST_CINTL = BitField<24, 4>;
    constexpr uint32_t RECORD_PDEBUGINST_CINTL_Pos = 24;
    constexpr uint32_t RECORD_PDEBUGINST_CINTL_Msk = RECORD_PDEBUGINST_CINTL::mask;

}  // namespace pro_cpu_record_pdebuginst

/// PRO_CPU_RECORD_PDEBUGSTATUS - PRO_CPU_RECORD_PDEBUGSTATUS
namespace pro_cpu_record_pdebugstatus {
    /// Position: 0, Width: 8
    /// Access: read-only
    using RECORD_PRO_PDEBUGSTATUS = BitField<0, 8>;
    constexpr uint32_t RECORD_PRO_PDEBUGSTATUS_Pos = 0;
    constexpr uint32_t RECORD_PRO_PDEBUGSTATUS_Msk = RECORD_PRO_PDEBUGSTATUS::mask;

    /// Position: 0, Width: 6
    /// Access: read-write
    using RECORD_PDEBUGSTATUS_BBCAUSE = BitField<0, 6>;
    constexpr uint32_t RECORD_PDEBUGSTATUS_BBCAUSE_Pos = 0;
    constexpr uint32_t RECORD_PDEBUGSTATUS_BBCAUSE_Msk = RECORD_PDEBUGSTATUS_BBCAUSE::mask;

    /// Position: 0, Width: 6
    /// Access: read-write
    using RECORD_PDEBUGSTATUS_INSNTYPE = BitField<0, 6>;
    constexpr uint32_t RECORD_PDEBUGSTATUS_INSNTYPE_Pos = 0;
    constexpr uint32_t RECORD_PDEBUGSTATUS_INSNTYPE_Msk = RECORD_PDEBUGSTATUS_INSNTYPE::mask;

}  // namespace pro_cpu_record_pdebugstatus

/// PRO_CPU_RECORD_PDEBUGDATA - PRO_CPU_RECORD_PDEBUGDATA
namespace pro_cpu_record_pdebugdata {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_PRO_PDEBUGDATA = BitField<0, 32>;
    constexpr uint32_t RECORD_PRO_PDEBUGDATA_Pos = 0;
    constexpr uint32_t RECORD_PRO_PDEBUGDATA_Msk = RECORD_PRO_PDEBUGDATA::mask;

    /// Position: 0, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_DEP_OTHER = BitField<0, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_OTHER_Pos = 0;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_OTHER_Msk = RECORD_PDEBUGDATA_DEP_OTHER::mask;

    /// Position: 0, Width: 5
    /// Access: read-write
    using RECORD_PDEBUGDATA_EXCVEC = BitField<0, 5>;
    constexpr uint32_t RECORD_PDEBUGDATA_EXCVEC_Pos = 0;
    constexpr uint32_t RECORD_PDEBUGDATA_EXCVEC_Msk = RECORD_PDEBUGDATA_EXCVEC::mask;

    /// Position: 0, Width: 8
    /// Access: read-write
    using RECORD_PDEBUGDATA_INSNTYPE_SR = BitField<0, 8>;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_SR_Pos = 0;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_SR_Msk = RECORD_PDEBUGDATA_INSNTYPE_SR::mask;

    /// Position: 0, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_INSNTYPE_RER = BitField<0, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_RER_Pos = 0;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_RER_Msk = RECORD_PDEBUGDATA_INSNTYPE_RER::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_BUFF = BitField<1, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BUFF_Pos = 1;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BUFF_Msk = RECORD_PDEBUGDATA_STALL_BUFF::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_INSNTYPE_WER = BitField<1, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_WER_Pos = 1;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_WER_Msk = RECORD_PDEBUGDATA_INSNTYPE_WER::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_BUFFCONFL = BitField<2, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BUFFCONFL_Pos = 2;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BUFFCONFL_Msk = RECORD_PDEBUGDATA_STALL_BUFFCONFL::mask;

    /// Position: 2, Width: 12
    /// Access: read-write
    using RECORD_PDEBUGDATA_INSNTYPE_ER = BitField<2, 12>;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_ER_Pos = 2;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_ER_Msk = RECORD_PDEBUGDATA_INSNTYPE_ER::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_DCM = BitField<3, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_DCM_Pos = 3;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_DCM_Msk = RECORD_PDEBUGDATA_STALL_DCM::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_LSU = BitField<4, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_LSU_Pos = 4;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_LSU_Msk = RECORD_PDEBUGDATA_STALL_LSU::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_ICM = BitField<6, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_ICM_Pos = 6;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_ICM_Msk = RECORD_PDEBUGDATA_STALL_ICM::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_IRAMBUSY = BitField<7, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_IRAMBUSY_Pos = 7;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_IRAMBUSY_Msk = RECORD_PDEBUGDATA_STALL_IRAMBUSY::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_DEP_LSU = BitField<8, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_LSU_Pos = 8;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_LSU_Msk = RECORD_PDEBUGDATA_DEP_LSU::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_IPIF = BitField<8, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_IPIF_Pos = 8;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_IPIF_Msk = RECORD_PDEBUGDATA_STALL_IPIF::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_INSNTYPE_RSR = BitField<8, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_RSR_Pos = 8;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_RSR_Msk = RECORD_PDEBUGDATA_INSNTYPE_RSR::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_TIE = BitField<9, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_TIE_Pos = 9;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_TIE_Msk = RECORD_PDEBUGDATA_STALL_TIE::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_INSNTYPE_WSR = BitField<9, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_WSR_Pos = 9;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_WSR_Msk = RECORD_PDEBUGDATA_INSNTYPE_WSR::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_RUN = BitField<10, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_RUN_Pos = 10;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_RUN_Msk = RECORD_PDEBUGDATA_STALL_RUN::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_INSNTYPE_XSR = BitField<10, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_XSR_Pos = 10;
    constexpr uint32_t RECORD_PDEBUGDATA_INSNTYPE_XSR_Msk = RECORD_PDEBUGDATA_INSNTYPE_XSR::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_DEP_STR = BitField<11, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_STR_Pos = 11;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_STR_Msk = RECORD_PDEBUGDATA_DEP_STR::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_DEP = BitField<12, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_Pos = 12;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_Msk = RECORD_PDEBUGDATA_DEP::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_BPIFETCH = BitField<12, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BPIFETCH_Pos = 12;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BPIFETCH_Msk = RECORD_PDEBUGDATA_STALL_BPIFETCH::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_L32R = BitField<13, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_L32R_Pos = 13;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_L32R_Msk = RECORD_PDEBUGDATA_STALL_L32R::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_LSPROC = BitField<14, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_LSPROC_Pos = 14;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_LSPROC_Msk = RECORD_PDEBUGDATA_STALL_LSPROC::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_BPLOAD = BitField<15, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BPLOAD_Pos = 15;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BPLOAD_Msk = RECORD_PDEBUGDATA_STALL_BPLOAD::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_DEP_MEMW = BitField<16, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_MEMW_Pos = 16;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_MEMW_Msk = RECORD_PDEBUGDATA_DEP_MEMW::mask;

    /// Position: 16, Width: 6
    /// Access: read-write
    using RECORD_PDEBUGDATA_EXCCAUSE = BitField<16, 6>;
    constexpr uint32_t RECORD_PDEBUGDATA_EXCCAUSE_Pos = 16;
    constexpr uint32_t RECORD_PDEBUGDATA_EXCCAUSE_Msk = RECORD_PDEBUGDATA_EXCCAUSE::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_BANKCONFL = BitField<16, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BANKCONFL_Pos = 16;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_BANKCONFL_Msk = RECORD_PDEBUGDATA_STALL_BANKCONFL::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_DEP_HALT = BitField<17, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_HALT_Pos = 17;
    constexpr uint32_t RECORD_PDEBUGDATA_DEP_HALT_Msk = RECORD_PDEBUGDATA_DEP_HALT::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_ITERMUL = BitField<18, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_ITERMUL_Pos = 18;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_ITERMUL_Msk = RECORD_PDEBUGDATA_STALL_ITERMUL::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGDATA_STALL_ITERDIV = BitField<19, 1>;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_ITERDIV_Pos = 19;
    constexpr uint32_t RECORD_PDEBUGDATA_STALL_ITERDIV_Msk = RECORD_PDEBUGDATA_STALL_ITERDIV::mask;

}  // namespace pro_cpu_record_pdebugdata

/// PRO_CPU_RECORD_PDEBUGPC - PRO_CPU_RECORD_PDEBUGPC
namespace pro_cpu_record_pdebugpc {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_PRO_PDEBUGPC = BitField<0, 32>;
    constexpr uint32_t RECORD_PRO_PDEBUGPC_Pos = 0;
    constexpr uint32_t RECORD_PRO_PDEBUGPC_Msk = RECORD_PRO_PDEBUGPC::mask;

}  // namespace pro_cpu_record_pdebugpc

/// PRO_CPU_RECORD_PDEBUGLS0STAT - PRO_CPU_RECORD_PDEBUGLS0STAT
namespace pro_cpu_record_pdebugls0stat {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_PRO_PDEBUGLS0STAT = BitField<0, 32>;
    constexpr uint32_t RECORD_PRO_PDEBUGLS0STAT_Pos = 0;
    constexpr uint32_t RECORD_PRO_PDEBUGLS0STAT_Msk = RECORD_PRO_PDEBUGLS0STAT::mask;

    /// Position: 0, Width: 4
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_TYPE = BitField<0, 4>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_TYPE_Pos = 0;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_TYPE_Msk = RECORD_PDEBUGLS0STAT_TYPE::mask;

    /// Position: 4, Width: 4
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_SZ = BitField<4, 4>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_SZ_Pos = 4;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_SZ_Msk = RECORD_PDEBUGLS0STAT_SZ::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_DTLBM = BitField<8, 1>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_DTLBM_Pos = 8;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_DTLBM_Msk = RECORD_PDEBUGLS0STAT_DTLBM::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_DCM = BitField<9, 1>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_DCM_Pos = 9;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_DCM_Msk = RECORD_PDEBUGLS0STAT_DCM::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_DCH = BitField<10, 1>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_DCH_Pos = 10;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_DCH_Msk = RECORD_PDEBUGLS0STAT_DCH::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_UC = BitField<12, 1>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_UC_Pos = 12;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_UC_Msk = RECORD_PDEBUGLS0STAT_UC::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_WB = BitField<13, 1>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_WB_Pos = 13;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_WB_Msk = RECORD_PDEBUGLS0STAT_WB::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_COH = BitField<16, 1>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_COH_Pos = 16;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_COH_Msk = RECORD_PDEBUGLS0STAT_COH::mask;

    /// Position: 17, Width: 2
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_STCOH = BitField<17, 2>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_STCOH_Pos = 17;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_STCOH_Msk = RECORD_PDEBUGLS0STAT_STCOH::mask;

    /// Position: 20, Width: 4
    /// Access: read-write
    using RECORD_PDEBUGLS0STAT_TGT = BitField<20, 4>;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_TGT_Pos = 20;
    constexpr uint32_t RECORD_PDEBUGLS0STAT_TGT_Msk = RECORD_PDEBUGLS0STAT_TGT::mask;

}  // namespace pro_cpu_record_pdebugls0stat

/// PRO_CPU_RECORD_PDEBUGLS0ADDR - PRO_CPU_RECORD_PDEBUGLS0ADDR
namespace pro_cpu_record_pdebugls0addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_PRO_PDEBUGLS0ADDR = BitField<0, 32>;
    constexpr uint32_t RECORD_PRO_PDEBUGLS0ADDR_Pos = 0;
    constexpr uint32_t RECORD_PRO_PDEBUGLS0ADDR_Msk = RECORD_PRO_PDEBUGLS0ADDR::mask;

}  // namespace pro_cpu_record_pdebugls0addr

/// PRO_CPU_RECORD_PDEBUGLS0DATA - PRO_CPU_RECORD_PDEBUGLS0DATA
namespace pro_cpu_record_pdebugls0data {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_PRO_PDEBUGLS0DATA = BitField<0, 32>;
    constexpr uint32_t RECORD_PRO_PDEBUGLS0DATA_Pos = 0;
    constexpr uint32_t RECORD_PRO_PDEBUGLS0DATA_Msk = RECORD_PRO_PDEBUGLS0DATA::mask;

}  // namespace pro_cpu_record_pdebugls0data

/// APP_CPU_RECORD_CTRL - APP_CPU_RECORD_CTRL
namespace app_cpu_record_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APP_CPU_RECORD_ENABLE = BitField<0, 1>;
    constexpr uint32_t APP_CPU_RECORD_ENABLE_Pos = 0;
    constexpr uint32_t APP_CPU_RECORD_ENABLE_Msk = APP_CPU_RECORD_ENABLE::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using APP_CPU_RECORD_DISABLE = BitField<4, 1>;
    constexpr uint32_t APP_CPU_RECORD_DISABLE_Pos = 4;
    constexpr uint32_t APP_CPU_RECORD_DISABLE_Msk = APP_CPU_RECORD_DISABLE::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using APP_CPU_PDEBUG_ENABLE = BitField<8, 1>;
    constexpr uint32_t APP_CPU_PDEBUG_ENABLE_Pos = 8;
    constexpr uint32_t APP_CPU_PDEBUG_ENABLE_Msk = APP_CPU_PDEBUG_ENABLE::mask;

}  // namespace app_cpu_record_ctrl

/// APP_CPU_RECORD_STATUS - APP_CPU_RECORD_STATUS
namespace app_cpu_record_status {
    /// Position: 0, Width: 1
    /// Access: read-only
    using APP_CPU_RECORDING = BitField<0, 1>;
    constexpr uint32_t APP_CPU_RECORDING_Pos = 0;
    constexpr uint32_t APP_CPU_RECORDING_Msk = APP_CPU_RECORDING::mask;

}  // namespace app_cpu_record_status

/// APP_CPU_RECORD_PID - APP_CPU_RECORD_PID
namespace app_cpu_record_pid {
    /// Position: 0, Width: 3
    /// Access: read-only
    using RECORD_APP_PID = BitField<0, 3>;
    constexpr uint32_t RECORD_APP_PID_Pos = 0;
    constexpr uint32_t RECORD_APP_PID_Msk = RECORD_APP_PID::mask;

}  // namespace app_cpu_record_pid

/// APP_CPU_RECORD_PDEBUGINST - APP_CPU_RECORD_PDEBUGINST
namespace app_cpu_record_pdebuginst {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_APP_PDEBUGINST = BitField<0, 32>;
    constexpr uint32_t RECORD_APP_PDEBUGINST_Pos = 0;
    constexpr uint32_t RECORD_APP_PDEBUGINST_Msk = RECORD_APP_PDEBUGINST::mask;

}  // namespace app_cpu_record_pdebuginst

/// APP_CPU_RECORD_PDEBUGSTATUS - APP_CPU_RECORD_PDEBUGSTATUS
namespace app_cpu_record_pdebugstatus {
    /// Position: 0, Width: 8
    /// Access: read-only
    using RECORD_APP_PDEBUGSTATUS = BitField<0, 8>;
    constexpr uint32_t RECORD_APP_PDEBUGSTATUS_Pos = 0;
    constexpr uint32_t RECORD_APP_PDEBUGSTATUS_Msk = RECORD_APP_PDEBUGSTATUS::mask;

}  // namespace app_cpu_record_pdebugstatus

/// APP_CPU_RECORD_PDEBUGDATA - APP_CPU_RECORD_PDEBUGDATA
namespace app_cpu_record_pdebugdata {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_APP_PDEBUGDATA = BitField<0, 32>;
    constexpr uint32_t RECORD_APP_PDEBUGDATA_Pos = 0;
    constexpr uint32_t RECORD_APP_PDEBUGDATA_Msk = RECORD_APP_PDEBUGDATA::mask;

}  // namespace app_cpu_record_pdebugdata

/// APP_CPU_RECORD_PDEBUGPC - APP_CPU_RECORD_PDEBUGPC
namespace app_cpu_record_pdebugpc {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_APP_PDEBUGPC = BitField<0, 32>;
    constexpr uint32_t RECORD_APP_PDEBUGPC_Pos = 0;
    constexpr uint32_t RECORD_APP_PDEBUGPC_Msk = RECORD_APP_PDEBUGPC::mask;

}  // namespace app_cpu_record_pdebugpc

/// APP_CPU_RECORD_PDEBUGLS0STAT - APP_CPU_RECORD_PDEBUGLS0STAT
namespace app_cpu_record_pdebugls0stat {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_APP_PDEBUGLS0STAT = BitField<0, 32>;
    constexpr uint32_t RECORD_APP_PDEBUGLS0STAT_Pos = 0;
    constexpr uint32_t RECORD_APP_PDEBUGLS0STAT_Msk = RECORD_APP_PDEBUGLS0STAT::mask;

}  // namespace app_cpu_record_pdebugls0stat

/// APP_CPU_RECORD_PDEBUGLS0ADDR - APP_CPU_RECORD_PDEBUGLS0ADDR
namespace app_cpu_record_pdebugls0addr {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_APP_PDEBUGLS0ADDR = BitField<0, 32>;
    constexpr uint32_t RECORD_APP_PDEBUGLS0ADDR_Pos = 0;
    constexpr uint32_t RECORD_APP_PDEBUGLS0ADDR_Msk = RECORD_APP_PDEBUGLS0ADDR::mask;

}  // namespace app_cpu_record_pdebugls0addr

/// APP_CPU_RECORD_PDEBUGLS0DATA - APP_CPU_RECORD_PDEBUGLS0DATA
namespace app_cpu_record_pdebugls0data {
    /// Position: 0, Width: 32
    /// Access: read-only
    using RECORD_APP_PDEBUGLS0DATA = BitField<0, 32>;
    constexpr uint32_t RECORD_APP_PDEBUGLS0DATA_Pos = 0;
    constexpr uint32_t RECORD_APP_PDEBUGLS0DATA_Msk = RECORD_APP_PDEBUGLS0DATA::mask;

}  // namespace app_cpu_record_pdebugls0data

/// RSA_PD_CTRL - RSA_PD_CTRL
namespace rsa_pd_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using RSA_PD = BitField<0, 1>;
    constexpr uint32_t RSA_PD_Pos = 0;
    constexpr uint32_t RSA_PD_Msk = RSA_PD::mask;

}  // namespace rsa_pd_ctrl

/// ROM_MPU_TABLE0 - ROM_MPU_TABLE0
namespace rom_mpu_table0 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using ROM_MPU_TABLE0 = BitField<0, 2>;
    constexpr uint32_t ROM_MPU_TABLE0_Pos = 0;
    constexpr uint32_t ROM_MPU_TABLE0_Msk = ROM_MPU_TABLE0::mask;

}  // namespace rom_mpu_table0

/// ROM_MPU_TABLE1 - ROM_MPU_TABLE1
namespace rom_mpu_table1 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using ROM_MPU_TABLE1 = BitField<0, 2>;
    constexpr uint32_t ROM_MPU_TABLE1_Pos = 0;
    constexpr uint32_t ROM_MPU_TABLE1_Msk = ROM_MPU_TABLE1::mask;

}  // namespace rom_mpu_table1

/// ROM_MPU_TABLE2 - ROM_MPU_TABLE2
namespace rom_mpu_table2 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using ROM_MPU_TABLE2 = BitField<0, 2>;
    constexpr uint32_t ROM_MPU_TABLE2_Pos = 0;
    constexpr uint32_t ROM_MPU_TABLE2_Msk = ROM_MPU_TABLE2::mask;

}  // namespace rom_mpu_table2

/// ROM_MPU_TABLE3 - ROM_MPU_TABLE3
namespace rom_mpu_table3 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using ROM_MPU_TABLE3 = BitField<0, 2>;
    constexpr uint32_t ROM_MPU_TABLE3_Pos = 0;
    constexpr uint32_t ROM_MPU_TABLE3_Msk = ROM_MPU_TABLE3::mask;

}  // namespace rom_mpu_table3

/// SHROM_MPU_TABLE0 - SHROM_MPU_TABLE0
namespace shrom_mpu_table0 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE0 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE0_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE0_Msk = SHROM_MPU_TABLE0::mask;

}  // namespace shrom_mpu_table0

/// SHROM_MPU_TABLE1 - SHROM_MPU_TABLE1
namespace shrom_mpu_table1 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE1 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE1_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE1_Msk = SHROM_MPU_TABLE1::mask;

}  // namespace shrom_mpu_table1

/// SHROM_MPU_TABLE2 - SHROM_MPU_TABLE2
namespace shrom_mpu_table2 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE2 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE2_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE2_Msk = SHROM_MPU_TABLE2::mask;

}  // namespace shrom_mpu_table2

/// SHROM_MPU_TABLE3 - SHROM_MPU_TABLE3
namespace shrom_mpu_table3 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE3 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE3_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE3_Msk = SHROM_MPU_TABLE3::mask;

}  // namespace shrom_mpu_table3

/// SHROM_MPU_TABLE4 - SHROM_MPU_TABLE4
namespace shrom_mpu_table4 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE4 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE4_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE4_Msk = SHROM_MPU_TABLE4::mask;

}  // namespace shrom_mpu_table4

/// SHROM_MPU_TABLE5 - SHROM_MPU_TABLE5
namespace shrom_mpu_table5 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE5 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE5_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE5_Msk = SHROM_MPU_TABLE5::mask;

}  // namespace shrom_mpu_table5

/// SHROM_MPU_TABLE6 - SHROM_MPU_TABLE6
namespace shrom_mpu_table6 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE6 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE6_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE6_Msk = SHROM_MPU_TABLE6::mask;

}  // namespace shrom_mpu_table6

/// SHROM_MPU_TABLE7 - SHROM_MPU_TABLE7
namespace shrom_mpu_table7 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE7 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE7_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE7_Msk = SHROM_MPU_TABLE7::mask;

}  // namespace shrom_mpu_table7

/// SHROM_MPU_TABLE8 - SHROM_MPU_TABLE8
namespace shrom_mpu_table8 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE8 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE8_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE8_Msk = SHROM_MPU_TABLE8::mask;

}  // namespace shrom_mpu_table8

/// SHROM_MPU_TABLE9 - SHROM_MPU_TABLE9
namespace shrom_mpu_table9 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE9 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE9_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE9_Msk = SHROM_MPU_TABLE9::mask;

}  // namespace shrom_mpu_table9

/// SHROM_MPU_TABLE10 - SHROM_MPU_TABLE10
namespace shrom_mpu_table10 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE10 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE10_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE10_Msk = SHROM_MPU_TABLE10::mask;

}  // namespace shrom_mpu_table10

/// SHROM_MPU_TABLE11 - SHROM_MPU_TABLE11
namespace shrom_mpu_table11 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE11 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE11_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE11_Msk = SHROM_MPU_TABLE11::mask;

}  // namespace shrom_mpu_table11

/// SHROM_MPU_TABLE12 - SHROM_MPU_TABLE12
namespace shrom_mpu_table12 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE12 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE12_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE12_Msk = SHROM_MPU_TABLE12::mask;

}  // namespace shrom_mpu_table12

/// SHROM_MPU_TABLE13 - SHROM_MPU_TABLE13
namespace shrom_mpu_table13 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE13 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE13_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE13_Msk = SHROM_MPU_TABLE13::mask;

}  // namespace shrom_mpu_table13

/// SHROM_MPU_TABLE14 - SHROM_MPU_TABLE14
namespace shrom_mpu_table14 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE14 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE14_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE14_Msk = SHROM_MPU_TABLE14::mask;

}  // namespace shrom_mpu_table14

/// SHROM_MPU_TABLE15 - SHROM_MPU_TABLE15
namespace shrom_mpu_table15 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE15 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE15_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE15_Msk = SHROM_MPU_TABLE15::mask;

}  // namespace shrom_mpu_table15

/// SHROM_MPU_TABLE16 - SHROM_MPU_TABLE16
namespace shrom_mpu_table16 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE16 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE16_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE16_Msk = SHROM_MPU_TABLE16::mask;

}  // namespace shrom_mpu_table16

/// SHROM_MPU_TABLE17 - SHROM_MPU_TABLE17
namespace shrom_mpu_table17 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE17 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE17_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE17_Msk = SHROM_MPU_TABLE17::mask;

}  // namespace shrom_mpu_table17

/// SHROM_MPU_TABLE18 - SHROM_MPU_TABLE18
namespace shrom_mpu_table18 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE18 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE18_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE18_Msk = SHROM_MPU_TABLE18::mask;

}  // namespace shrom_mpu_table18

/// SHROM_MPU_TABLE19 - SHROM_MPU_TABLE19
namespace shrom_mpu_table19 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE19 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE19_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE19_Msk = SHROM_MPU_TABLE19::mask;

}  // namespace shrom_mpu_table19

/// SHROM_MPU_TABLE20 - SHROM_MPU_TABLE20
namespace shrom_mpu_table20 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE20 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE20_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE20_Msk = SHROM_MPU_TABLE20::mask;

}  // namespace shrom_mpu_table20

/// SHROM_MPU_TABLE21 - SHROM_MPU_TABLE21
namespace shrom_mpu_table21 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE21 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE21_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE21_Msk = SHROM_MPU_TABLE21::mask;

}  // namespace shrom_mpu_table21

/// SHROM_MPU_TABLE22 - SHROM_MPU_TABLE22
namespace shrom_mpu_table22 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE22 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE22_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE22_Msk = SHROM_MPU_TABLE22::mask;

}  // namespace shrom_mpu_table22

/// SHROM_MPU_TABLE23 - SHROM_MPU_TABLE23
namespace shrom_mpu_table23 {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SHROM_MPU_TABLE23 = BitField<0, 2>;
    constexpr uint32_t SHROM_MPU_TABLE23_Pos = 0;
    constexpr uint32_t SHROM_MPU_TABLE23_Msk = SHROM_MPU_TABLE23::mask;

}  // namespace shrom_mpu_table23

/// IMMU_TABLE0 - IMMU_TABLE0
namespace immu_table0 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE0 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE0_Pos = 0;
    constexpr uint32_t IMMU_TABLE0_Msk = IMMU_TABLE0::mask;

}  // namespace immu_table0

/// IMMU_TABLE1 - IMMU_TABLE1
namespace immu_table1 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE1 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE1_Pos = 0;
    constexpr uint32_t IMMU_TABLE1_Msk = IMMU_TABLE1::mask;

}  // namespace immu_table1

/// IMMU_TABLE2 - IMMU_TABLE2
namespace immu_table2 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE2 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE2_Pos = 0;
    constexpr uint32_t IMMU_TABLE2_Msk = IMMU_TABLE2::mask;

}  // namespace immu_table2

/// IMMU_TABLE3 - IMMU_TABLE3
namespace immu_table3 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE3 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE3_Pos = 0;
    constexpr uint32_t IMMU_TABLE3_Msk = IMMU_TABLE3::mask;

}  // namespace immu_table3

/// IMMU_TABLE4 - IMMU_TABLE4
namespace immu_table4 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE4 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE4_Pos = 0;
    constexpr uint32_t IMMU_TABLE4_Msk = IMMU_TABLE4::mask;

}  // namespace immu_table4

/// IMMU_TABLE5 - IMMU_TABLE5
namespace immu_table5 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE5 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE5_Pos = 0;
    constexpr uint32_t IMMU_TABLE5_Msk = IMMU_TABLE5::mask;

}  // namespace immu_table5

/// IMMU_TABLE6 - IMMU_TABLE6
namespace immu_table6 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE6 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE6_Pos = 0;
    constexpr uint32_t IMMU_TABLE6_Msk = IMMU_TABLE6::mask;

}  // namespace immu_table6

/// IMMU_TABLE7 - IMMU_TABLE7
namespace immu_table7 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE7 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE7_Pos = 0;
    constexpr uint32_t IMMU_TABLE7_Msk = IMMU_TABLE7::mask;

}  // namespace immu_table7

/// IMMU_TABLE8 - IMMU_TABLE8
namespace immu_table8 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE8 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE8_Pos = 0;
    constexpr uint32_t IMMU_TABLE8_Msk = IMMU_TABLE8::mask;

}  // namespace immu_table8

/// IMMU_TABLE9 - IMMU_TABLE9
namespace immu_table9 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE9 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE9_Pos = 0;
    constexpr uint32_t IMMU_TABLE9_Msk = IMMU_TABLE9::mask;

}  // namespace immu_table9

/// IMMU_TABLE10 - IMMU_TABLE10
namespace immu_table10 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE10 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE10_Pos = 0;
    constexpr uint32_t IMMU_TABLE10_Msk = IMMU_TABLE10::mask;

}  // namespace immu_table10

/// IMMU_TABLE11 - IMMU_TABLE11
namespace immu_table11 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE11 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE11_Pos = 0;
    constexpr uint32_t IMMU_TABLE11_Msk = IMMU_TABLE11::mask;

}  // namespace immu_table11

/// IMMU_TABLE12 - IMMU_TABLE12
namespace immu_table12 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE12 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE12_Pos = 0;
    constexpr uint32_t IMMU_TABLE12_Msk = IMMU_TABLE12::mask;

}  // namespace immu_table12

/// IMMU_TABLE13 - IMMU_TABLE13
namespace immu_table13 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE13 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE13_Pos = 0;
    constexpr uint32_t IMMU_TABLE13_Msk = IMMU_TABLE13::mask;

}  // namespace immu_table13

/// IMMU_TABLE14 - IMMU_TABLE14
namespace immu_table14 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE14 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE14_Pos = 0;
    constexpr uint32_t IMMU_TABLE14_Msk = IMMU_TABLE14::mask;

}  // namespace immu_table14

/// IMMU_TABLE15 - IMMU_TABLE15
namespace immu_table15 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using IMMU_TABLE15 = BitField<0, 7>;
    constexpr uint32_t IMMU_TABLE15_Pos = 0;
    constexpr uint32_t IMMU_TABLE15_Msk = IMMU_TABLE15::mask;

}  // namespace immu_table15

/// DMMU_TABLE0 - DMMU_TABLE0
namespace dmmu_table0 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE0 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE0_Pos = 0;
    constexpr uint32_t DMMU_TABLE0_Msk = DMMU_TABLE0::mask;

}  // namespace dmmu_table0

/// DMMU_TABLE1 - DMMU_TABLE1
namespace dmmu_table1 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE1 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE1_Pos = 0;
    constexpr uint32_t DMMU_TABLE1_Msk = DMMU_TABLE1::mask;

}  // namespace dmmu_table1

/// DMMU_TABLE2 - DMMU_TABLE2
namespace dmmu_table2 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE2 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE2_Pos = 0;
    constexpr uint32_t DMMU_TABLE2_Msk = DMMU_TABLE2::mask;

}  // namespace dmmu_table2

/// DMMU_TABLE3 - DMMU_TABLE3
namespace dmmu_table3 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE3 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE3_Pos = 0;
    constexpr uint32_t DMMU_TABLE3_Msk = DMMU_TABLE3::mask;

}  // namespace dmmu_table3

/// DMMU_TABLE4 - DMMU_TABLE4
namespace dmmu_table4 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE4 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE4_Pos = 0;
    constexpr uint32_t DMMU_TABLE4_Msk = DMMU_TABLE4::mask;

}  // namespace dmmu_table4

/// DMMU_TABLE5 - DMMU_TABLE5
namespace dmmu_table5 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE5 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE5_Pos = 0;
    constexpr uint32_t DMMU_TABLE5_Msk = DMMU_TABLE5::mask;

}  // namespace dmmu_table5

/// DMMU_TABLE6 - DMMU_TABLE6
namespace dmmu_table6 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE6 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE6_Pos = 0;
    constexpr uint32_t DMMU_TABLE6_Msk = DMMU_TABLE6::mask;

}  // namespace dmmu_table6

/// DMMU_TABLE7 - DMMU_TABLE7
namespace dmmu_table7 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE7 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE7_Pos = 0;
    constexpr uint32_t DMMU_TABLE7_Msk = DMMU_TABLE7::mask;

}  // namespace dmmu_table7

/// DMMU_TABLE8 - DMMU_TABLE8
namespace dmmu_table8 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE8 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE8_Pos = 0;
    constexpr uint32_t DMMU_TABLE8_Msk = DMMU_TABLE8::mask;

}  // namespace dmmu_table8

/// DMMU_TABLE9 - DMMU_TABLE9
namespace dmmu_table9 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE9 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE9_Pos = 0;
    constexpr uint32_t DMMU_TABLE9_Msk = DMMU_TABLE9::mask;

}  // namespace dmmu_table9

/// DMMU_TABLE10 - DMMU_TABLE10
namespace dmmu_table10 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE10 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE10_Pos = 0;
    constexpr uint32_t DMMU_TABLE10_Msk = DMMU_TABLE10::mask;

}  // namespace dmmu_table10

/// DMMU_TABLE11 - DMMU_TABLE11
namespace dmmu_table11 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE11 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE11_Pos = 0;
    constexpr uint32_t DMMU_TABLE11_Msk = DMMU_TABLE11::mask;

}  // namespace dmmu_table11

/// DMMU_TABLE12 - DMMU_TABLE12
namespace dmmu_table12 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE12 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE12_Pos = 0;
    constexpr uint32_t DMMU_TABLE12_Msk = DMMU_TABLE12::mask;

}  // namespace dmmu_table12

/// DMMU_TABLE13 - DMMU_TABLE13
namespace dmmu_table13 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE13 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE13_Pos = 0;
    constexpr uint32_t DMMU_TABLE13_Msk = DMMU_TABLE13::mask;

}  // namespace dmmu_table13

/// DMMU_TABLE14 - DMMU_TABLE14
namespace dmmu_table14 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE14 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE14_Pos = 0;
    constexpr uint32_t DMMU_TABLE14_Msk = DMMU_TABLE14::mask;

}  // namespace dmmu_table14

/// DMMU_TABLE15 - DMMU_TABLE15
namespace dmmu_table15 {
    /// Position: 0, Width: 7
    /// Access: read-write
    using DMMU_TABLE15 = BitField<0, 7>;
    constexpr uint32_t DMMU_TABLE15_Pos = 0;
    constexpr uint32_t DMMU_TABLE15_Msk = DMMU_TABLE15::mask;

}  // namespace dmmu_table15

/// PRO_INTRUSION_CTRL - PRO_INTRUSION_CTRL
namespace pro_intrusion_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using PRO_INTRUSION_RECORD_RESET_N = BitField<0, 1>;
    constexpr uint32_t PRO_INTRUSION_RECORD_RESET_N_Pos = 0;
    constexpr uint32_t PRO_INTRUSION_RECORD_RESET_N_Msk = PRO_INTRUSION_RECORD_RESET_N::mask;

}  // namespace pro_intrusion_ctrl

/// PRO_INTRUSION_STATUS - PRO_INTRUSION_STATUS
namespace pro_intrusion_status {
    /// Position: 0, Width: 4
    /// Access: read-only
    using PRO_INTRUSION_RECORD = BitField<0, 4>;
    constexpr uint32_t PRO_INTRUSION_RECORD_Pos = 0;
    constexpr uint32_t PRO_INTRUSION_RECORD_Msk = PRO_INTRUSION_RECORD::mask;

}  // namespace pro_intrusion_status

/// APP_INTRUSION_CTRL - APP_INTRUSION_CTRL
namespace app_intrusion_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using APP_INTRUSION_RECORD_RESET_N = BitField<0, 1>;
    constexpr uint32_t APP_INTRUSION_RECORD_RESET_N_Pos = 0;
    constexpr uint32_t APP_INTRUSION_RECORD_RESET_N_Msk = APP_INTRUSION_RECORD_RESET_N::mask;

}  // namespace app_intrusion_ctrl

/// APP_INTRUSION_STATUS - APP_INTRUSION_STATUS
namespace app_intrusion_status {
    /// Position: 0, Width: 4
    /// Access: read-only
    using APP_INTRUSION_RECORD = BitField<0, 4>;
    constexpr uint32_t APP_INTRUSION_RECORD_Pos = 0;
    constexpr uint32_t APP_INTRUSION_RECORD_Msk = APP_INTRUSION_RECORD::mask;

}  // namespace app_intrusion_status

/// FRONT_END_MEM_PD - FRONT_END_MEM_PD
namespace front_end_mem_pd {
    /// Position: 0, Width: 1
    /// Access: read-write
    using AGC_MEM_FORCE_PU = BitField<0, 1>;
    constexpr uint32_t AGC_MEM_FORCE_PU_Pos = 0;
    constexpr uint32_t AGC_MEM_FORCE_PU_Msk = AGC_MEM_FORCE_PU::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using AGC_MEM_FORCE_PD = BitField<1, 1>;
    constexpr uint32_t AGC_MEM_FORCE_PD_Pos = 1;
    constexpr uint32_t AGC_MEM_FORCE_PD_Msk = AGC_MEM_FORCE_PD::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using PBUS_MEM_FORCE_PU = BitField<2, 1>;
    constexpr uint32_t PBUS_MEM_FORCE_PU_Pos = 2;
    constexpr uint32_t PBUS_MEM_FORCE_PU_Msk = PBUS_MEM_FORCE_PU::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using PBUS_MEM_FORCE_PD = BitField<3, 1>;
    constexpr uint32_t PBUS_MEM_FORCE_PD_Pos = 3;
    constexpr uint32_t PBUS_MEM_FORCE_PD_Msk = PBUS_MEM_FORCE_PD::mask;

}  // namespace front_end_mem_pd

/// MMU_IA_INT_EN - MMU_IA_INT_EN
namespace mmu_ia_int_en {
    /// Position: 0, Width: 24
    /// Access: read-write
    using MMU_IA_INT_EN = BitField<0, 24>;
    constexpr uint32_t MMU_IA_INT_EN_Pos = 0;
    constexpr uint32_t MMU_IA_INT_EN_Msk = MMU_IA_INT_EN::mask;

}  // namespace mmu_ia_int_en

/// MPU_IA_INT_EN - MPU_IA_INT_EN
namespace mpu_ia_int_en {
    /// Position: 0, Width: 17
    /// Access: read-write
    using MPU_IA_INT_EN = BitField<0, 17>;
    constexpr uint32_t MPU_IA_INT_EN_Pos = 0;
    constexpr uint32_t MPU_IA_INT_EN_Msk = MPU_IA_INT_EN::mask;

}  // namespace mpu_ia_int_en

/// CACHE_IA_INT_EN - CACHE_IA_INT_EN
namespace cache_ia_int_en {
    /// Interrupt enable bits for various invalid cache access reasons
    /// Position: 0, Width: 28
    /// Access: read-write
    using CACHE_IA_INT_EN = BitField<0, 28>;
    constexpr uint32_t CACHE_IA_INT_EN_Pos = 0;
    constexpr uint32_t CACHE_IA_INT_EN_Msk = CACHE_IA_INT_EN::mask;

    /// APP CPU invalid access to DROM0 when cache is disabled
    /// Position: 0, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_APP_DROM0 = BitField<0, 1>;
    constexpr uint32_t CACHE_IA_INT_APP_DROM0_Pos = 0;
    constexpr uint32_t CACHE_IA_INT_APP_DROM0_Msk = CACHE_IA_INT_APP_DROM0::mask;

    /// APP CPU invalid access to IRAM0 when cache is disabled
    /// Position: 1, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_APP_IRAM0 = BitField<1, 1>;
    constexpr uint32_t CACHE_IA_INT_APP_IRAM0_Pos = 1;
    constexpr uint32_t CACHE_IA_INT_APP_IRAM0_Msk = CACHE_IA_INT_APP_IRAM0::mask;

    /// APP CPU invalid access to IRAM1 when cache is disabled
    /// Position: 2, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_APP_IRAM1 = BitField<2, 1>;
    constexpr uint32_t CACHE_IA_INT_APP_IRAM1_Pos = 2;
    constexpr uint32_t CACHE_IA_INT_APP_IRAM1_Msk = CACHE_IA_INT_APP_IRAM1::mask;

    /// APP CPU invalid access to IROM0 when cache is disabled
    /// Position: 3, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_APP_IROM0 = BitField<3, 1>;
    constexpr uint32_t CACHE_IA_INT_APP_IROM0_Pos = 3;
    constexpr uint32_t CACHE_IA_INT_APP_IROM0_Msk = CACHE_IA_INT_APP_IROM0::mask;

    /// APP CPU invalid access to DRAM1 when cache is disabled
    /// Position: 4, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_APP_DRAM1 = BitField<4, 1>;
    constexpr uint32_t CACHE_IA_INT_APP_DRAM1_Pos = 4;
    constexpr uint32_t CACHE_IA_INT_APP_DRAM1_Msk = CACHE_IA_INT_APP_DRAM1::mask;

    /// APP CPU invalid access to APP CPU cache when cache disabled
    /// Position: 5, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_APP_OPPOSITE = BitField<5, 1>;
    constexpr uint32_t CACHE_IA_INT_APP_OPPOSITE_Pos = 5;
    constexpr uint32_t CACHE_IA_INT_APP_OPPOSITE_Msk = CACHE_IA_INT_APP_OPPOSITE::mask;

    /// PRO CPU invalid access to DROM0 when cache is disabled
    /// Position: 14, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_PRO_DROM0 = BitField<14, 1>;
    constexpr uint32_t CACHE_IA_INT_PRO_DROM0_Pos = 14;
    constexpr uint32_t CACHE_IA_INT_PRO_DROM0_Msk = CACHE_IA_INT_PRO_DROM0::mask;

    /// PRO CPU invalid access to IRAM0 when cache is disabled
    /// Position: 15, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_PRO_IRAM0 = BitField<15, 1>;
    constexpr uint32_t CACHE_IA_INT_PRO_IRAM0_Pos = 15;
    constexpr uint32_t CACHE_IA_INT_PRO_IRAM0_Msk = CACHE_IA_INT_PRO_IRAM0::mask;

    /// PRO CPU invalid access to IRAM1 when cache is disabled
    /// Position: 16, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_PRO_IRAM1 = BitField<16, 1>;
    constexpr uint32_t CACHE_IA_INT_PRO_IRAM1_Pos = 16;
    constexpr uint32_t CACHE_IA_INT_PRO_IRAM1_Msk = CACHE_IA_INT_PRO_IRAM1::mask;

    /// PRO CPU invalid access to IROM0 when cache is disabled
    /// Position: 17, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_PRO_IROM0 = BitField<17, 1>;
    constexpr uint32_t CACHE_IA_INT_PRO_IROM0_Pos = 17;
    constexpr uint32_t CACHE_IA_INT_PRO_IROM0_Msk = CACHE_IA_INT_PRO_IROM0::mask;

    /// PRO CPU invalid access to DRAM1 when cache is disabled
    /// Position: 18, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_PRO_DRAM1 = BitField<18, 1>;
    constexpr uint32_t CACHE_IA_INT_PRO_DRAM1_Pos = 18;
    constexpr uint32_t CACHE_IA_INT_PRO_DRAM1_Msk = CACHE_IA_INT_PRO_DRAM1::mask;

    /// PRO CPU invalid access to APP CPU cache when cache disabled
    /// Position: 19, Width: 1
    /// Access: read-write
    using CACHE_IA_INT_PRO_OPPOSITE = BitField<19, 1>;
    constexpr uint32_t CACHE_IA_INT_PRO_OPPOSITE_Pos = 19;
    constexpr uint32_t CACHE_IA_INT_PRO_OPPOSITE_Msk = CACHE_IA_INT_PRO_OPPOSITE::mask;

}  // namespace cache_ia_int_en

/// SECURE_BOOT_CTRL - SECURE_BOOT_CTRL
namespace secure_boot_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using SW_BOOTLOADER_SEL = BitField<0, 1>;
    constexpr uint32_t SW_BOOTLOADER_SEL_Pos = 0;
    constexpr uint32_t SW_BOOTLOADER_SEL_Msk = SW_BOOTLOADER_SEL::mask;

}  // namespace secure_boot_ctrl

/// SPI_DMA_CHAN_SEL - SPI_DMA_CHAN_SEL
namespace spi_dma_chan_sel {
    /// Position: 0, Width: 2
    /// Access: read-write
    using SPI1_DMA_CHAN_SEL = BitField<0, 2>;
    constexpr uint32_t SPI1_DMA_CHAN_SEL_Pos = 0;
    constexpr uint32_t SPI1_DMA_CHAN_SEL_Msk = SPI1_DMA_CHAN_SEL::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using SPI2_DMA_CHAN_SEL = BitField<2, 2>;
    constexpr uint32_t SPI2_DMA_CHAN_SEL_Pos = 2;
    constexpr uint32_t SPI2_DMA_CHAN_SEL_Msk = SPI2_DMA_CHAN_SEL::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using SPI3_DMA_CHAN_SEL = BitField<4, 2>;
    constexpr uint32_t SPI3_DMA_CHAN_SEL_Pos = 4;
    constexpr uint32_t SPI3_DMA_CHAN_SEL_Msk = SPI3_DMA_CHAN_SEL::mask;

}  // namespace spi_dma_chan_sel

/// PRO_VECBASE_CTRL - PRO_VECBASE_CTRL
namespace pro_vecbase_ctrl {
    /// Position: 0, Width: 2
    /// Access: read-write
    using PRO_OUT_VECBASE_SEL = BitField<0, 2>;
    constexpr uint32_t PRO_OUT_VECBASE_SEL_Pos = 0;
    constexpr uint32_t PRO_OUT_VECBASE_SEL_Msk = PRO_OUT_VECBASE_SEL::mask;

}  // namespace pro_vecbase_ctrl

/// PRO_VECBASE_SET - PRO_VECBASE_SET
namespace pro_vecbase_set {
    /// Position: 0, Width: 22
    /// Access: read-write
    using PRO_OUT_VECBASE = BitField<0, 22>;
    constexpr uint32_t PRO_OUT_VECBASE_Pos = 0;
    constexpr uint32_t PRO_OUT_VECBASE_Msk = PRO_OUT_VECBASE::mask;

}  // namespace pro_vecbase_set

/// APP_VECBASE_CTRL - APP_VECBASE_CTRL
namespace app_vecbase_ctrl {
    /// Position: 0, Width: 2
    /// Access: read-write
    using APP_OUT_VECBASE_SEL = BitField<0, 2>;
    constexpr uint32_t APP_OUT_VECBASE_SEL_Pos = 0;
    constexpr uint32_t APP_OUT_VECBASE_SEL_Msk = APP_OUT_VECBASE_SEL::mask;

}  // namespace app_vecbase_ctrl

/// APP_VECBASE_SET - APP_VECBASE_SET
namespace app_vecbase_set {
    /// Position: 0, Width: 22
    /// Access: read-write
    using APP_OUT_VECBASE = BitField<0, 22>;
    constexpr uint32_t APP_OUT_VECBASE_Pos = 0;
    constexpr uint32_t APP_OUT_VECBASE_Msk = APP_OUT_VECBASE::mask;

}  // namespace app_vecbase_set

/// DATE - DATE
namespace date {
    /// Position: 0, Width: 28
    /// Access: read-write
    using DATE = BitField<0, 28>;
    constexpr uint32_t DATE_Pos = 0;
    constexpr uint32_t DATE_Msk = DATE::mask;

}  // namespace date

}  // namespace alloy::hal::espressif::esp32::esp32::dport
