# ğŸ” AES Accelerator

Thiáº¿t káº¿ lÃµi IP mÃ£ hÃ³a AES vá»›i Caravel Platform

## ğŸ“š TÃ i Liá»‡u Äáº§y Äá»§

**[ğŸ“– Xem TÃ i Liá»‡u Chi Tiáº¿t](docs/README.md)** - Trang chá»§ vá»›i táº¥t cáº£ tÃ i liá»‡u

## ğŸš€ Main flow

* [Step 1 - Theory](docs/01_theory.md) - LÃ½ thuyáº¿t AES vÃ  Caravel Platform
* [Step 2 - RTL design](docs/02_rtl_design.md) - Kiáº¿n trÃºc RTL vÃ  luá»“ng thá»±c thi CPU
* [Step 3 - RTL testbench](docs/03_rtl_testbench.md) - Tá»•ng quan testbench vÃ  káº¿t quáº£
* [Step 4 - Openlane2 flow](docs/04_openlane2_flow.md) - Quy trÃ¬nh OpenLane2 cho ASIC
* [Step 5 - Future devs](docs/05_future_devs.md) - HÆ°á»›ng phÃ¡t triá»ƒn tÆ°Æ¡ng lai
* [Step 6 - References](docs/06_references.md) - TÃ i liá»‡u tham kháº£o vÃ  nguá»“n


## ğŸ¯ TÃ­nh NÄƒng ChÃ­nh

- âœ… **AES-128/256**: Há»— trá»£ khÃ³a 128-bit vÃ  256-bit
- âœ… **NIST FIPS 197**: TuÃ¢n thá»§ chuáº©n quá»‘c táº¿
- âœ… **Wishbone Bus**: Giao diá»‡n bus chuáº©n
- âœ… **Caravel Integration**: TÃ­ch há»£p vá»›i Caravel Platform
- âœ… **Open Source**: MÃ£ nguá»“n má»Ÿ hoÃ n toÃ n
