// Seed: 4120576922
module module_0 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    output tri id_5
);
  wire id_7, id_8;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10
    , id_13,
    input wand id_11
);
  module_0(
      id_0, id_5, id_8, id_3, id_11, id_2
  );
  assign id_13 = 1'b0 == id_11;
  assign id_0  = id_5 == id_7 + 1;
  assign id_2  = id_8;
  wire id_14;
  assign id_14 = (id_14);
  uwire id_15 = 1'b0;
endmodule
