// Generated by CIRCT firtool-1.56.0
module SimTop(	// @[<stdin>:1267:3]
  input         clock,	// @[<stdin>:1268:11]
                reset,	// @[<stdin>:1269:11]
  output [4:0]  io_debug_waddr,	// @[playground/src/SimTop.scala:6:14]
  output [31:0] io_debug_wdata,	// @[playground/src/SimTop.scala:6:14]
  output        io_debug_wen	// @[playground/src/SimTop.scala:6:14]
);

  wire [4:0]  _WB_stage_WB_to_id_waddr;	// @[playground/src/SimTop.scala:15:24]
  wire [31:0] _WB_stage_WB_to_id_wdata;	// @[playground/src/SimTop.scala:15:24]
  wire        _WB_stage_WB_to_id_wen;	// @[playground/src/SimTop.scala:15:24]
  wire [31:0] _WB_stage_WB_to_if_csr_epc;	// @[playground/src/SimTop.scala:15:24]
  wire        _WB_stage_WB_to_if_epc_wen;	// @[playground/src/SimTop.scala:15:24]
  wire        _LS_stage_LS_to_wb_bits_pc_sel;	// @[playground/src/SimTop.scala:14:24]
  wire [11:0] _LS_stage_LS_to_wb_bits_csr_addr;	// @[playground/src/SimTop.scala:14:24]
  wire [4:0]  _LS_stage_LS_to_wb_bits_csr_cmd;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_ebreak_flag;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_wen;	// @[playground/src/SimTop.scala:14:24]
  wire [4:0]  _LS_stage_LS_to_wb_bits_rd;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_result;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_nextpc;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_pc;	// @[playground/src/SimTop.scala:14:24]
  wire        _EX_stage_EX_to_ls_bits_pc_sel;	// @[playground/src/SimTop.scala:13:24]
  wire [11:0] _EX_stage_EX_to_ls_bits_csr_addr;	// @[playground/src/SimTop.scala:13:24]
  wire [4:0]  _EX_stage_EX_to_ls_bits_csr_cmd;	// @[playground/src/SimTop.scala:13:24]
  wire [7:0]  _EX_stage_EX_to_ls_bits_st_type;	// @[playground/src/SimTop.scala:13:24]
  wire [2:0]  _EX_stage_EX_to_ls_bits_ld_type;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_ebreak_flag;	// @[playground/src/SimTop.scala:13:24]
  wire [1:0]  _EX_stage_EX_to_ls_bits_wb_sel;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_wen;	// @[playground/src/SimTop.scala:13:24]
  wire [4:0]  _EX_stage_EX_to_ls_bits_rd;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_rdata2;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_result;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_nextpc;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_pc;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_br_bus_is_jump;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_br_bus_dnpc;	// @[playground/src/SimTop.scala:13:24]
  wire        _ID_stage_ID_to_ex_bits_pc_sel;	// @[playground/src/SimTop.scala:12:24]
  wire [11:0] _ID_stage_ID_to_ex_bits_csr_addr;	// @[playground/src/SimTop.scala:12:24]
  wire [4:0]  _ID_stage_ID_to_ex_bits_csr_cmd;	// @[playground/src/SimTop.scala:12:24]
  wire [7:0]  _ID_stage_ID_to_ex_bits_st_type;	// @[playground/src/SimTop.scala:12:24]
  wire [2:0]  _ID_stage_ID_to_ex_bits_ld_type;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_ex_bits_ebreak_flag;	// @[playground/src/SimTop.scala:12:24]
  wire [1:0]  _ID_stage_ID_to_ex_bits_wb_sel;	// @[playground/src/SimTop.scala:12:24]
  wire [3:0]  _ID_stage_ID_to_ex_bits_br_type;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_ex_bits_wen;	// @[playground/src/SimTop.scala:12:24]
  wire [4:0]  _ID_stage_ID_to_ex_bits_rd;	// @[playground/src/SimTop.scala:12:24]
  wire [3:0]  _ID_stage_ID_to_ex_bits_alu_op;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_src1;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_src2;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_rdata1;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_rdata2;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_nextpc;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_pc;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_inst;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _IF_stage_IF_IO_bits_nextpc;	// @[playground/src/SimTop.scala:11:24]
  wire [31:0] _IF_stage_IF_IO_bits_pc;	// @[playground/src/SimTop.scala:11:24]
  wire [31:0] _IF_stage_IF_IO_bits_inst;	// @[playground/src/SimTop.scala:11:24]
  IF_stage IF_stage (	// @[playground/src/SimTop.scala:11:24]
    .clock              (clock),
    .reset              (reset),
    .IF_br_bus_is_jump  (_EX_stage_EX_br_bus_is_jump),	// @[playground/src/SimTop.scala:13:24]
    .IF_br_bus_dnpc     (_EX_stage_EX_br_bus_dnpc),	// @[playground/src/SimTop.scala:13:24]
    .IF_epc_bus_csr_epc (_WB_stage_WB_to_if_csr_epc),	// @[playground/src/SimTop.scala:15:24]
    .IF_epc_bus_epc_wen (_WB_stage_WB_to_if_epc_wen),	// @[playground/src/SimTop.scala:15:24]
    .IF_IO_bits_nextpc  (_IF_stage_IF_IO_bits_nextpc),
    .IF_IO_bits_pc      (_IF_stage_IF_IO_bits_pc),
    .IF_IO_bits_inst    (_IF_stage_IF_IO_bits_inst)
  );
  ID_stage ID_stage (	// @[playground/src/SimTop.scala:12:24]
    .clock                     (clock),
    .reset                     (reset),
    .ID_IO_bits_nextpc         (_IF_stage_IF_IO_bits_nextpc),	// @[playground/src/SimTop.scala:11:24]
    .ID_IO_bits_pc             (_IF_stage_IF_IO_bits_pc),	// @[playground/src/SimTop.scala:11:24]
    .ID_IO_bits_inst           (_IF_stage_IF_IO_bits_inst),	// @[playground/src/SimTop.scala:11:24]
    .ID_wb_bus_waddr           (_WB_stage_WB_to_id_waddr),	// @[playground/src/SimTop.scala:15:24]
    .ID_wb_bus_wdata           (_WB_stage_WB_to_id_wdata),	// @[playground/src/SimTop.scala:15:24]
    .ID_wb_bus_wen             (_WB_stage_WB_to_id_wen),	// @[playground/src/SimTop.scala:15:24]
    .ID_to_ex_bits_pc_sel      (_ID_stage_ID_to_ex_bits_pc_sel),
    .ID_to_ex_bits_csr_addr    (_ID_stage_ID_to_ex_bits_csr_addr),
    .ID_to_ex_bits_csr_cmd     (_ID_stage_ID_to_ex_bits_csr_cmd),
    .ID_to_ex_bits_st_type     (_ID_stage_ID_to_ex_bits_st_type),
    .ID_to_ex_bits_ld_type     (_ID_stage_ID_to_ex_bits_ld_type),
    .ID_to_ex_bits_ebreak_flag (_ID_stage_ID_to_ex_bits_ebreak_flag),
    .ID_to_ex_bits_wb_sel      (_ID_stage_ID_to_ex_bits_wb_sel),
    .ID_to_ex_bits_br_type     (_ID_stage_ID_to_ex_bits_br_type),
    .ID_to_ex_bits_wen         (_ID_stage_ID_to_ex_bits_wen),
    .ID_to_ex_bits_rd          (_ID_stage_ID_to_ex_bits_rd),
    .ID_to_ex_bits_alu_op      (_ID_stage_ID_to_ex_bits_alu_op),
    .ID_to_ex_bits_src1        (_ID_stage_ID_to_ex_bits_src1),
    .ID_to_ex_bits_src2        (_ID_stage_ID_to_ex_bits_src2),
    .ID_to_ex_bits_rdata1      (_ID_stage_ID_to_ex_bits_rdata1),
    .ID_to_ex_bits_rdata2      (_ID_stage_ID_to_ex_bits_rdata2),
    .ID_to_ex_bits_nextpc      (_ID_stage_ID_to_ex_bits_nextpc),
    .ID_to_ex_bits_pc          (_ID_stage_ID_to_ex_bits_pc),
    .ID_to_ex_bits_inst        (_ID_stage_ID_to_ex_bits_inst)
  );
  EX_stage EX_stage (	// @[playground/src/SimTop.scala:13:24]
    .clock                     (clock),
    .reset                     (reset),
    .EX_IO_bits_pc_sel         (_ID_stage_ID_to_ex_bits_pc_sel),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_csr_addr       (_ID_stage_ID_to_ex_bits_csr_addr),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_csr_cmd        (_ID_stage_ID_to_ex_bits_csr_cmd),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_st_type        (_ID_stage_ID_to_ex_bits_st_type),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_ld_type        (_ID_stage_ID_to_ex_bits_ld_type),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_ebreak_flag    (_ID_stage_ID_to_ex_bits_ebreak_flag),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_wb_sel         (_ID_stage_ID_to_ex_bits_wb_sel),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_br_type        (_ID_stage_ID_to_ex_bits_br_type),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_wen            (_ID_stage_ID_to_ex_bits_wen),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_rd             (_ID_stage_ID_to_ex_bits_rd),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_alu_op         (_ID_stage_ID_to_ex_bits_alu_op),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_src1           (_ID_stage_ID_to_ex_bits_src1),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_src2           (_ID_stage_ID_to_ex_bits_src2),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_rdata1         (_ID_stage_ID_to_ex_bits_rdata1),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_rdata2         (_ID_stage_ID_to_ex_bits_rdata2),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_nextpc         (_ID_stage_ID_to_ex_bits_nextpc),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_pc             (_ID_stage_ID_to_ex_bits_pc),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_inst           (_ID_stage_ID_to_ex_bits_inst),	// @[playground/src/SimTop.scala:12:24]
    .EX_to_ls_bits_pc_sel      (_EX_stage_EX_to_ls_bits_pc_sel),
    .EX_to_ls_bits_csr_addr    (_EX_stage_EX_to_ls_bits_csr_addr),
    .EX_to_ls_bits_csr_cmd     (_EX_stage_EX_to_ls_bits_csr_cmd),
    .EX_to_ls_bits_st_type     (_EX_stage_EX_to_ls_bits_st_type),
    .EX_to_ls_bits_ld_type     (_EX_stage_EX_to_ls_bits_ld_type),
    .EX_to_ls_bits_ebreak_flag (_EX_stage_EX_to_ls_bits_ebreak_flag),
    .EX_to_ls_bits_wb_sel      (_EX_stage_EX_to_ls_bits_wb_sel),
    .EX_to_ls_bits_wen         (_EX_stage_EX_to_ls_bits_wen),
    .EX_to_ls_bits_rd          (_EX_stage_EX_to_ls_bits_rd),
    .EX_to_ls_bits_rdata2      (_EX_stage_EX_to_ls_bits_rdata2),
    .EX_to_ls_bits_result      (_EX_stage_EX_to_ls_bits_result),
    .EX_to_ls_bits_nextpc      (_EX_stage_EX_to_ls_bits_nextpc),
    .EX_to_ls_bits_pc          (_EX_stage_EX_to_ls_bits_pc),
    .EX_br_bus_is_jump         (_EX_stage_EX_br_bus_is_jump),
    .EX_br_bus_dnpc            (_EX_stage_EX_br_bus_dnpc)
  );
  LS_stage LS_stage (	// @[playground/src/SimTop.scala:14:24]
    .clock                     (clock),
    .reset                     (reset),
    .LS_IO_bits_pc_sel         (_EX_stage_EX_to_ls_bits_pc_sel),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_csr_addr       (_EX_stage_EX_to_ls_bits_csr_addr),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_csr_cmd        (_EX_stage_EX_to_ls_bits_csr_cmd),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_st_type        (_EX_stage_EX_to_ls_bits_st_type),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_ld_type        (_EX_stage_EX_to_ls_bits_ld_type),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_ebreak_flag    (_EX_stage_EX_to_ls_bits_ebreak_flag),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_wb_sel         (_EX_stage_EX_to_ls_bits_wb_sel),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_wen            (_EX_stage_EX_to_ls_bits_wen),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_rd             (_EX_stage_EX_to_ls_bits_rd),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_rdata2         (_EX_stage_EX_to_ls_bits_rdata2),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_result         (_EX_stage_EX_to_ls_bits_result),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_nextpc         (_EX_stage_EX_to_ls_bits_nextpc),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_pc             (_EX_stage_EX_to_ls_bits_pc),	// @[playground/src/SimTop.scala:13:24]
    .LS_to_wb_bits_pc_sel      (_LS_stage_LS_to_wb_bits_pc_sel),
    .LS_to_wb_bits_csr_addr    (_LS_stage_LS_to_wb_bits_csr_addr),
    .LS_to_wb_bits_csr_cmd     (_LS_stage_LS_to_wb_bits_csr_cmd),
    .LS_to_wb_bits_ebreak_flag (_LS_stage_LS_to_wb_bits_ebreak_flag),
    .LS_to_wb_bits_wen         (_LS_stage_LS_to_wb_bits_wen),
    .LS_to_wb_bits_rd          (_LS_stage_LS_to_wb_bits_rd),
    .LS_to_wb_bits_result      (_LS_stage_LS_to_wb_bits_result),
    .LS_to_wb_bits_nextpc      (_LS_stage_LS_to_wb_bits_nextpc),
    .LS_to_wb_bits_pc          (_LS_stage_LS_to_wb_bits_pc)
  );
  WB_stage WB_stage (	// @[playground/src/SimTop.scala:15:24]
    .clock                  (clock),
    .reset                  (reset),
    .WB_IO_bits_pc_sel      (_LS_stage_LS_to_wb_bits_pc_sel),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_csr_addr    (_LS_stage_LS_to_wb_bits_csr_addr),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_csr_cmd     (_LS_stage_LS_to_wb_bits_csr_cmd),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_ebreak_flag (_LS_stage_LS_to_wb_bits_ebreak_flag),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_wen         (_LS_stage_LS_to_wb_bits_wen),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_rd          (_LS_stage_LS_to_wb_bits_rd),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_result      (_LS_stage_LS_to_wb_bits_result),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_nextpc      (_LS_stage_LS_to_wb_bits_nextpc),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_pc          (_LS_stage_LS_to_wb_bits_pc),	// @[playground/src/SimTop.scala:14:24]
    .WB_to_id_waddr         (_WB_stage_WB_to_id_waddr),
    .WB_to_id_wdata         (_WB_stage_WB_to_id_wdata),
    .WB_to_id_wen           (_WB_stage_WB_to_id_wen),
    .WB_to_if_csr_epc       (_WB_stage_WB_to_if_csr_epc),
    .WB_to_if_epc_wen       (_WB_stage_WB_to_if_epc_wen),
    .WB_debug_waddr         (io_debug_waddr),
    .WB_debug_wdata         (io_debug_wdata),
    .WB_debug_wen           (io_debug_wen)
  );
endmodule

