module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_8;
  id_9 id_10 (
      .id_6(id_3),
      .id_8(id_4)
  );
  id_11 id_12 (
      .id_3(id_1),
      .id_7(id_4),
      .id_4(id_8),
      .id_4(id_10),
      .id_2(id_3)
  );
  id_13 id_14 (
      .id_7(id_5),
      .id_1(id_8),
      .id_1(1),
      .id_1(id_4)
  );
  assign id_1 = id_8;
  id_15 id_16 (
      .id_7 (1'd0),
      .id_10(id_14),
      .id_8 (id_5)
  );
  id_17 id_18 (
      .id_2 (id_16),
      .id_2 (1),
      .id_12(id_16),
      .id_10(id_8),
      .id_8 (id_10),
      .id_14(id_16),
      .id_2 (id_10),
      .id_14(id_12),
      .id_2 (id_7),
      .id_7 (id_3),
      .id_3 (id_14),
      .id_3 (id_2),
      .id_16(id_10),
      .id_10(id_2)
  );
  logic id_19;
  id_20 id_21;
endmodule
