/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [5:0] _04_;
  wire [5:0] _05_;
  wire [8:0] _06_;
  wire [15:0] _07_;
  wire [4:0] _08_;
  wire [4:0] _09_;
  wire [2:0] _10_;
  wire [6:0] _11_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~in_data[133];
  assign celloutsig_1_12z = ~celloutsig_1_3z;
  assign celloutsig_0_1z = ~in_data[18];
  assign celloutsig_0_24z = ~celloutsig_0_14z[10];
  assign celloutsig_0_28z = ~celloutsig_0_14z[3];
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | _00_) & celloutsig_1_3z);
  assign celloutsig_1_14z = ~((celloutsig_1_10z | _01_) & celloutsig_1_10z);
  assign celloutsig_1_19z = ~((celloutsig_1_2z | celloutsig_1_4z[4]) & celloutsig_1_4z[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_5z | celloutsig_0_1z) & in_data[18]);
  assign celloutsig_0_17z = ~((celloutsig_0_9z | celloutsig_0_0z[3]) & _02_);
  assign celloutsig_0_26z = ~((celloutsig_0_2z | celloutsig_0_15z) & 1'h1);
  assign celloutsig_1_1z = ~((_03_ | in_data[149]) & in_data[107]);
  assign celloutsig_0_0z = in_data[20:17] + in_data[41:38];
  assign celloutsig_1_4z = { _04_[5:2], celloutsig_1_2z, celloutsig_1_1z } + { _05_[5:2], _03_, _05_[0] };
  assign celloutsig_1_6z = { in_data[173:172], celloutsig_1_1z, celloutsig_1_2z } + { in_data[161:159], celloutsig_1_5z };
  assign celloutsig_1_11z = { _05_[5:2], _03_, _05_[0], _06_[2], _04_[5:4] } + { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_11z[4:2], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_4z } + { _05_[5:2], _03_, _05_[0], _06_[2], _04_[5:2], _00_, _07_[3:2], _01_, _07_[0] };
  assign celloutsig_1_18z = { celloutsig_1_15z[12:6], celloutsig_1_2z } + { celloutsig_1_11z[3:0], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_0z[2:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } + { in_data[46:44], celloutsig_0_2z, celloutsig_0_5z, in_data[18] };
  assign celloutsig_0_14z = { in_data[47:35], in_data[18], celloutsig_0_4z, celloutsig_0_7z } + { in_data[45:32], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_20z = { _08_[4:1], celloutsig_0_6z } + { _09_[4:3], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_23z = { celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_7z } + { _08_[4:3], celloutsig_0_4z, celloutsig_0_21z, 2'h3, in_data[18], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_0_30z = in_data[28:24] + celloutsig_0_23z[9:5];
  reg [2:0] _36_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _36_ <= 3'h0;
    else _36_ <= { in_data[83:82], celloutsig_0_11z };
  assign { _09_[4:3], _10_[0] } = _36_;
  reg [6:0] _37_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _37_ <= 7'h00;
    else _37_ <= { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_13z, _09_[4:3], _10_[0] };
  assign { _11_[6], _08_[4:1], _02_, _11_[0] } = _37_;
  reg [15:0] _38_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _38_ <= 16'h0000;
    else _38_ <= in_data[136:121];
  assign { _05_[5:2], _03_, _05_[0], _06_[2], _04_[5:2], _00_, _07_[3:2], _01_, _07_[0] } = _38_;
  assign celloutsig_0_4z = { in_data[16:15], celloutsig_0_1z } || celloutsig_0_0z[2:0];
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } || in_data[52:49];
  assign celloutsig_0_10z = { celloutsig_0_7z[4:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z } || { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } || { in_data[16], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[50:48] || { in_data[48:47], celloutsig_0_1z };
  assign celloutsig_0_25z = 1'h1 || { _09_[4:3], in_data[18], celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_19z, _09_[4:3], _10_[0], in_data[18], celloutsig_0_15z, celloutsig_0_2z, _09_[4:3], _10_[0], in_data[18], celloutsig_0_9z, _11_[6], _08_[4:1], _02_, _11_[0] };
  assign celloutsig_1_8z = & in_data[122:112];
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[3:1] };
  assign celloutsig_0_15z = & { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, in_data[29:28], in_data[18] };
  assign celloutsig_0_31z = & { celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_9z = | { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[30:25] };
  assign celloutsig_0_13z = | { _09_[4:3], _10_[0], celloutsig_0_6z, in_data[77:71] };
  assign celloutsig_0_19z = | { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[30:25], celloutsig_0_0z };
  assign celloutsig_0_21z = | { _09_[4:3], celloutsig_0_14z, _10_[0], celloutsig_0_6z, in_data[77:71] };
  assign celloutsig_0_27z = | { celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[30:25], celloutsig_0_0z };
  assign celloutsig_1_2z = | { _06_[2], _05_[4:2], _05_[0], _04_[5:2], _03_, celloutsig_1_1z };
  assign _04_[1:0] = { celloutsig_1_2z, celloutsig_1_1z };
  assign _05_[1] = _03_;
  assign { _06_[8:3], _06_[1:0] } = { _05_[5:2], _03_, _05_[0], _04_[5:4] };
  assign { _07_[15:4], _07_[1] } = { _05_[5:2], _03_, _05_[0], _06_[2], _04_[5:2], _00_, _01_ };
  assign _08_[0] = celloutsig_0_6z;
  assign _09_[2:0] = { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_17z };
  assign _10_[2:1] = _09_[4:3];
  assign _11_[5:1] = { _08_[4:1], _02_ };
  assign { out_data[135:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
