#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep 11 16:50:27 2023
# Process ID: 9958
# Current directory: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.runs/design_1_TestAXI_IP_0_0_synth_1
# Command line: vivado -log design_1_TestAXI_IP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TestAXI_IP_0_0.tcl
# Log file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.runs/design_1_TestAXI_IP_0_0_synth_1/design_1_TestAXI_IP_0_0.vds
# Journal file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.runs/design_1_TestAXI_IP_0_0_synth_1/vivado.jou
# Running On: harigovind-MS-7C91, OS: Linux, CPU Frequency: 3718.896 MHz, CPU Physical cores: 12, Host memory: 16686 MB
#-----------------------------------------------------------
source design_1_TestAXI_IP_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/TestAXI_IP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TestAXI_IP_0_0
Command: synth_design -top design_1_TestAXI_IP_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/a0ce/hdl/TestAXI_IP_v1_0_S01_AXI.v:598]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2416.406 ; gain = 369.801 ; free physical = 778 ; free virtual = 9828
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3395.391; parent = 2422.348; children = 973.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_TestAXI_IP_0_0' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_TestAXI_IP_0_0/synth/design_1_TestAXI_IP_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'TestAXI_IP_v1_0' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/a0ce/hdl/TestAXI_IP_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'TestAXI_IP_v1_0_S00_AXI' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/a0ce/hdl/TestAXI_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TestAXI_IP_v1_0_S00_AXI' (0#1) [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/a0ce/hdl/TestAXI_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'TestAXI_IP_v1_0_S01_AXI' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/a0ce/hdl/TestAXI_IP_v1_0_S01_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TestAXI_IP_v1_0_S01_AXI' (0#1) [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/a0ce/hdl/TestAXI_IP_v1_0_S01_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TestAXI_IP_v1_0' (0#1) [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/a0ce/hdl/TestAXI_IP_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TestAXI_IP_0_0' (0#1) [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_TestAXI_IP_0_0/synth/design_1_TestAXI_IP_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[3] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[3] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[3] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[-1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[-1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLOCK in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[3] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[3] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[3] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[2] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[-1] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module TestAXI_IP_v1_0_S01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module TestAXI_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module TestAXI_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module TestAXI_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module TestAXI_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module TestAXI_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module TestAXI_IP_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.312 ; gain = 447.707 ; free physical = 916 ; free virtual = 9969
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3467.359; parent = 2494.316; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2509.156 ; gain = 462.551 ; free physical = 909 ; free virtual = 9962
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3482.203; parent = 2509.160; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2509.156 ; gain = 462.551 ; free physical = 908 ; free virtual = 9962
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3482.203; parent = 2509.160; children = 973.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2509.156 ; gain = 0.000 ; free physical = 901 ; free virtual = 9954
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.906 ; gain = 0.000 ; free physical = 707 ; free virtual = 9774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2665.906 ; gain = 0.000 ; free physical = 706 ; free virtual = 9773
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 811 ; free virtual = 9905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 808 ; free virtual = 9905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 806 ; free virtual = 9903
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 792 ; free virtual = 9894
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_TestAXI_IP_0_0 has port led_on_o driven by constant 1
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awsize[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awsize[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awsize[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awlock in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awcache[3] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awcache[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awcache[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awcache[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awprot[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awprot[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awprot[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awqos[3] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awqos[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awqos[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awqos[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awregion[3] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awregion[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awregion[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_awregion[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arsize[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arsize[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arsize[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arlock in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arcache[3] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arcache[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arcache[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arcache[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arprot[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arqos[3] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arqos[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arqos[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arqos[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arregion[3] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arregion[2] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arregion[1] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axi_arregion[0] in module design_1_TestAXI_IP_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 781 ; free virtual = 9860
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.836; parent = 1577.465; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------+-----------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name             | RTL Object                                                                  | Inference | Size (Depth x Width) | Primitives    | 
+------------------------+-----------------------------------------------------------------------------+-----------+----------------------+---------------+
|design_1_TestAXI_IP_0_0 | inst/TestAXI_IP_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_TestAXI_IP_0_0 | inst/TestAXI_IP_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_TestAXI_IP_0_0 | inst/TestAXI_IP_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_TestAXI_IP_0_0 | inst/TestAXI_IP_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
+------------------------+-----------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 479 ; free virtual = 9566
Synthesis current peak Physical Memory [PSS] (MB): peak = 1841.530; parent = 1672.243; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 474 ; free virtual = 9560
Synthesis current peak Physical Memory [PSS] (MB): peak = 1841.698; parent = 1672.411; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------+-----------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name             | RTL Object                                                                  | Inference | Size (Depth x Width) | Primitives    | 
+------------------------+-----------------------------------------------------------------------------+-----------+----------------------+---------------+
|design_1_TestAXI_IP_0_0 | inst/TestAXI_IP_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_TestAXI_IP_0_0 | inst/TestAXI_IP_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_TestAXI_IP_0_0 | inst/TestAXI_IP_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_TestAXI_IP_0_0 | inst/TestAXI_IP_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
+------------------------+-----------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 463 ; free virtual = 9550
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.058; parent = 1673.771; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 401 ; free virtual = 9488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.058; parent = 1673.771; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 401 ; free virtual = 9487
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.058; parent = 1673.771; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 400 ; free virtual = 9486
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.058; parent = 1673.771; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 399 ; free virtual = 9485
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.058; parent = 1673.771; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 398 ; free virtual = 9485
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.058; parent = 1673.771; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 398 ; free virtual = 9484
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.058; parent = 1673.771; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     6|
|3     |LUT2     |    43|
|4     |LUT3     |    20|
|5     |LUT4     |    38|
|6     |LUT5     |    72|
|7     |LUT6     |    64|
|8     |MUXF7    |    32|
|9     |RAM16X1S |    32|
|10    |FDRE     |   351|
|11    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 397 ; free virtual = 9483
Synthesis current peak Physical Memory [PSS] (MB): peak = 1843.058; parent = 1673.771; children = 169.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3606.938; parent = 2633.895; children = 973.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2665.906 ; gain = 462.551 ; free physical = 448 ; free virtual = 9534
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2665.906 ; gain = 619.301 ; free physical = 448 ; free virtual = 9535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2665.906 ; gain = 0.000 ; free physical = 564 ; free virtual = 9653
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.906 ; gain = 0.000 ; free physical = 417 ; free virtual = 9508
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

Synth Design complete, checksum: 6f52513f
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2665.906 ; gain = 924.699 ; free physical = 573 ; free virtual = 9665
INFO: [Common 17-1381] The checkpoint '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.runs/design_1_TestAXI_IP_0_0_synth_1/design_1_TestAXI_IP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_TestAXI_IP_0_0, cache-ID = f5fe6bbd6dd7ea05
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.runs/design_1_TestAXI_IP_0_0_synth_1/design_1_TestAXI_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_TestAXI_IP_0_0_utilization_synth.rpt -pb design_1_TestAXI_IP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 16:50:49 2023...
