Warnings in file C:\Users\NatalieAgus\Desktop\Alchitry Projects\CounterGame\source\au_top.luc:
    Line 58, Column 16 : The signal "gameMachine.p2_out" is wider than "io_led[1]" and the most significant bits will be dropped
    Line 11, Column 4 : "io_dip" was never used
    Line 56, Column 16 : The signal "gameMachine.debug_out" is wider than "io_led[2]" and the most significant bits will be dropped
    Line 57, Column 16 : The signal "gameMachine.p1_out" is wider than "io_led[0]" and the most significant bits will be dropped
Warnings in file C:\Users\NatalieAgus\Desktop\Alchitry Projects\CounterGame\source\variable_counter.luc:
    Line 38, Column 12 : The signal "random_number.num" is wider than "debug" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source {C:\Users\NatalieAgus\Desktop\Alchitry Projects\CounterGame\work\project.tcl}
# set projDir "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/vivado"
# set projName "CounterGame"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/au_top_0.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/multi_seven_seg_1.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/game_miniBeta_2.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/reset_conditioner_3.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/edge_detector_4.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/button_conditioner_5.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/multi_dec_ctr_6.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/counter_7.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/seven_seg_8.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/decoder_9.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/alu_10.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/game_CU_11.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/game_miniRegfiles_12.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/variable_counter_13.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/counter_14.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/pipeline_15.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/decimal_counter_16.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/adder_17.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/boolean_18.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/shifter_19.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/compare_20.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/edge_detector_21.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/counter_22.v" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/verilog/pn_gen_23.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/constraint/alchitry.xdc" "C:/Users/NatalieAgus/Desktop/Alchitry\ Projects/CounterGame/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
[Wed Sep  2 22:28:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Sep  2 22:28:49 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 768.590 ; gain = 234.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_1' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_7' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_7.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (1#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_8' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_8' (2#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_9' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decoder_9.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_9' (3#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decoder_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_1' (4#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_miniBeta_2' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniBeta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_17' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_17.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_17' (5#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_18' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_18' (6#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_19' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_19' (7#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_20' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_20' (8#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (9#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (10#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_CU_11' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:7]
	Parameter START_SET_TIMER_game_fsm bound to: 5'b00000 
	Parameter INC_COUNTER_game_fsm bound to: 5'b00001 
	Parameter IDLE_game_fsm bound to: 5'b00010 
	Parameter CHECK_P1BUTTONCOUNT_game_fsm bound to: 5'b00011 
	Parameter BRANCH_P1BUTTON_game_fsm bound to: 5'b00100 
	Parameter INCREASE_P1SCORE_game_fsm bound to: 5'b00101 
	Parameter INCREASE_P1BUTTONCOUNT_game_fsm bound to: 5'b00110 
	Parameter CHECK_P2BUTTONCOUNT_game_fsm bound to: 5'b00111 
	Parameter BRANCH_P2BUTTON_game_fsm bound to: 5'b01000 
	Parameter INCREASE_P2SCORE_game_fsm bound to: 5'b01001 
	Parameter INCREASE_P2BUTTONCOUNT_game_fsm bound to: 5'b01010 
	Parameter RESET_COUNTER_game_fsm bound to: 5'b01011 
	Parameter DECREASE_GAMETIMER_game_fsm bound to: 5'b01100 
	Parameter CHECK_GAMETIMER_game_fsm bound to: 5'b01101 
	Parameter BRANCH_GAMETIMER_game_fsm bound to: 5'b01110 
	Parameter CHECK_P1P2BUTTONCOUNT_game_fsm bound to: 5'b01111 
	Parameter BRANCHCHECK_P1P2BUTTONCOUNT_game_fsm bound to: 5'b10000 
	Parameter BRANCH_P1BUTTONCOUNT_game_fsm bound to: 5'b10001 
	Parameter CHECK_DRAW_game_fsm bound to: 5'b10010 
	Parameter BRANCH_DRAW_game_fsm bound to: 5'b10011 
	Parameter DRAW_game_fsm bound to: 5'b10100 
	Parameter CHECK_WINNER_game_fsm bound to: 5'b10101 
	Parameter BRANCH_WINNER_game_fsm bound to: 5'b10110 
	Parameter P1WINS_game_fsm bound to: 5'b10111 
	Parameter P2LOSE_game_fsm bound to: 5'b11000 
	Parameter P2WINS_game_fsm bound to: 5'b11001 
	Parameter P1LOSE_game_fsm bound to: 5'b11010 
	Parameter GAMEOVER_game_fsm bound to: 5'b11011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:80]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_11' (11#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfiles_12' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:44]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfiles_12' (12#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'variable_counter_13' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_21' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_21.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_21' (13#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_21.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_22' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_22.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_22' (14#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_22.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (15#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_23' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pn_gen_23.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_23' (16#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pn_gen_23.v:11]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_pointer_reg' and it is trimmed from '4' to '3' bits. [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:69]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_13' (17#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'game_miniBeta_2' (18#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniBeta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (19#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_15' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pipeline_15.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_15' (20#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pipeline_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (21#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_6' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_16' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decimal_counter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_16' (22#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decimal_counter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_6' (23#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (24#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[15]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[14]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[13]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[12]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[11]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[10]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[9]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[8]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[7]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[6]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[5]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[3]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[2]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[1]
WARNING: [Synth 8-3331] design boolean_18 has unconnected port alufn_signal[5]
WARNING: [Synth 8-3331] design boolean_18 has unconnected port alufn_signal[4]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[5]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[4]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[3]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[2]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.746 ; gain = 308.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.746 ; gain = 308.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.746 ; gain = 308.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 842.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 952.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 952.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_17.v:24]
INFO: [Synth 8-5546] ROM "asel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimal_counter_increase" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimal_counter_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debug" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_game_fsm_d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 6     
	  31 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 2     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 3     
	  30 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module multi_seven_seg_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module adder_17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module boolean_18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module shifter_19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module compare_20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module alu_10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module edge_detector_4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module game_CU_11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	  31 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 2     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 3     
	  30 Input      1 Bit        Muxes := 1     
Module game_miniRegfiles_12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 7     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 7     
Module edge_detector_21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pn_gen_23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module game_miniBeta_2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
Module reset_conditioner_3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pipeline_15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module decimal_counter_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'gameMachine/game_timer_detector/M_last_q_reg' into 'gameMachine/vc/edge_detector_rng/M_last_q_reg' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_4.v:42]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                          | Depth x Width | Implemented As | 
+------------+-----------------------------------------------------+---------------+----------------+
|game_CU_11  | regfile_read_address_b                              | 32x4          | LUT            | 
|au_top_0    | gameMachine/game_controlunit/regfile_read_address_b | 32x4          | LUT            | 
+------------+-----------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    17|
|4     |LUT2   |    55|
|5     |LUT3   |    27|
|6     |LUT4   |    39|
|7     |LUT5   |    50|
|8     |LUT6   |   181|
|9     |MUXF7  |     1|
|10    |FDRE   |   347|
|11    |FDSE   |    50|
|12    |IBUF   |     5|
|13    |OBUF   |    45|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------+------+
|      |Instance                           |Module                 |Cells |
+------+-----------------------------------+-----------------------+------+
|1     |top                                |                       |   854|
|2     |  btn_cond_p1                      |button_conditioner_5   |    36|
|3     |    sync                           |pipeline_15_7          |     3|
|4     |  btn_cond_p2                      |button_conditioner_5_0 |    36|
|5     |    sync                           |pipeline_15            |     3|
|6     |  dec_ctr                          |multi_dec_ctr_6        |    46|
|7     |    \dctr_gen_0[0].dctr            |decimal_counter_16     |    10|
|8     |    \dctr_gen_0[1].dctr            |decimal_counter_16_4   |    19|
|9     |    \dctr_gen_0[2].dctr            |decimal_counter_16_5   |     9|
|10    |    \dctr_gen_0[3].dctr            |decimal_counter_16_6   |     8|
|11    |  edge_dt_btn_p1                   |edge_detector_4        |     1|
|12    |  edge_dt_btn_p2                   |edge_detector_4_1      |     1|
|13    |  gameMachine                      |game_miniBeta_2        |   629|
|14    |    edge_detector_variableCounter  |edge_detector_4_2      |     1|
|15    |    game_alu                       |alu_10                 |     9|
|16    |    game_controlunit               |game_CU_11             |   214|
|17    |    players                        |game_miniRegfiles_12   |   136|
|18    |    vc                             |variable_counter_13    |   269|
|19    |      edge_detector_rng            |edge_detector_21       |     2|
|20    |      edge_detector_seed           |edge_detector_21_3     |     2|
|21    |      random_number                |pn_gen_23              |   178|
|22    |      slowclock_forvariablecounter |counter_22             |    29|
|23    |      slowerclock                  |counter_14             |    37|
|24    |  reset_cond                       |reset_conditioner_3    |     5|
|25    |  seg                              |multi_seven_seg_1      |    49|
|26    |    ctr                            |counter_7              |    49|
+------+-----------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1002.648 ; gain = 358.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1002.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1002.648 ; gain = 704.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  2 22:29:30 2020...
[Wed Sep  2 22:29:35 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 295.441 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep  2 22:29:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Sep  2 22:29:35 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 537.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 658.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 662.797 ; gain = 364.602
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.668 . Memory (MB): peak = 678.758 ; gain = 15.961

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16ca120a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.254 ; gain = 545.496

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11583532e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11583532e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e78daaeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 23 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: e78daaeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e78daaeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a27d187b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              23  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1416.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 73ce1193

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1416.156 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 73ce1193

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1416.156 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 73ce1193

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.156 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.156 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 73ce1193

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1416.156 ; gain = 753.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1416.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.156 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3c95475e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1416.156 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4186dfe7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.731 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c27eccfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c27eccfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.891 . Memory (MB): peak = 1416.156 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c27eccfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.894 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9469b609

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 7 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 3 new cells, deleted 3 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.156 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |              3  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |              3  |                     6  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12a708870

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1416.156 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: bbbca258

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1416.156 ; gain = 0.000
Phase 2 Global Placement | Checksum: bbbca258

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 50811e87

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12a1463b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 171e168c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11df5aaa2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 7d621fcb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19928b313

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c3822dfb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b5fd9361

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1416.156 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b5fd9361

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1416.156 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12f4ccc56

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12f4ccc56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.879 ; gain = 4.723
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.360. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 6b5daf91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.879 ; gain = 4.723
Phase 4.1 Post Commit Optimization | Checksum: 6b5daf91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.879 ; gain = 4.723

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6b5daf91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.879 ; gain = 4.723

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 6b5daf91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.879 ; gain = 4.723

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.879 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1222a15ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.879 ; gain = 4.723
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1222a15ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.879 ; gain = 4.723
Ending Placer Task | Checksum: 100e0a65e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.879 ; gain = 4.723
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1420.879 ; gain = 4.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.879 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1421.906 ; gain = 1.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1421.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1421.906 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1454.227 ; gain = 17.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 80d3014 ConstDB: 0 ShapeSum: f8d3764a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f1924508

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.578 ; gain = 79.313
Post Restoration Checksum: NetGraph: ed86a199 NumContArr: 40ba36f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f1924508

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.578 ; gain = 79.313

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f1924508

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1551.563 ; gain = 85.297

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f1924508

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1551.563 ; gain = 85.297
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 235605ad2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1557.547 ; gain = 91.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.639  | TNS=0.000  | WHS=-0.139 | THS=-5.055 |

Phase 2 Router Initialization | Checksum: 22e2035a5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1557.547 ; gain = 91.281

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 766
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 766
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 153fcbb72

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1557.820 ; gain = 91.555

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.006 | TNS=-0.011 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: edd96aee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1557.820 ; gain = 91.555

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.526 | TNS=-4.025 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 184487225

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.820 ; gain = 91.555
Phase 4 Rip-up And Reroute | Checksum: 184487225

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.820 ; gain = 91.555

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18794acd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.824 ; gain = 91.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.086  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18794acd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.824 ; gain = 91.559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18794acd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.824 ; gain = 91.559
Phase 5 Delay and Skew Optimization | Checksum: 18794acd3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.824 ; gain = 91.559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d2fce90f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.824 ; gain = 91.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.086  | TNS=0.000  | WHS=0.164  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d2fce90f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.824 ; gain = 91.559
Phase 6 Post Hold Fix | Checksum: 1d2fce90f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.824 ; gain = 91.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.248505 %
  Global Horizontal Routing Utilization  = 0.32418 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20660b817

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.824 ; gain = 91.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20660b817

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.836 ; gain = 93.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e2218b52

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.836 ; gain = 93.570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.086  | TNS=0.000  | WHS=0.164  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e2218b52

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.836 ; gain = 93.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.836 ; gain = 93.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.836 ; gain = 105.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1559.836 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1569.699 ; gain = 9.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14214720 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2009.137 ; gain = 404.875
INFO: [Common 17-206] Exiting Vivado at Wed Sep  2 22:30:53 2020...
[Wed Sep  2 22:30:56 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 295.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep  2 22:30:56 2020...

Finished building project.
