Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 11 14:30:24 2024
| Host         : C26-5CG2151M88 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: uut_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.004        0.000                      0                   32        0.280        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.004        0.000                      0                   32        0.280        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.828ns (20.903%)  route 3.133ns (79.097%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    uut_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uut_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.745     6.346    uut_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.470 r  uut_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.111    uut_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.235 r  uut_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.747     8.982    uut_inst/f_count[30]_i_3_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.106 r  uut_inst/f_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.106    uut_inst/f_count_0[2]
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[2]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.031    15.111    uut_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.828ns (20.913%)  route 3.131ns (79.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    uut_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uut_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.745     6.346    uut_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.470 r  uut_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.111    uut_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.235 r  uut_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.745     8.980    uut_inst/f_count[30]_i_3_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.104 r  uut_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.104    uut_inst/f_count_0[1]
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[1]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.029    15.109    uut_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.856ns (21.458%)  route 3.133ns (78.542%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    uut_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uut_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.745     6.346    uut_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.470 r  uut_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.111    uut_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.235 r  uut_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.747     8.982    uut_inst/f_count[30]_i_3_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     9.134 r  uut_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.134    uut_inst/f_count_0[4]
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[4]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.075    15.155    uut_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.856ns (21.469%)  route 3.131ns (78.531%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    uut_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uut_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.745     6.346    uut_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.470 r  uut_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.111    uut_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.235 r  uut_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.745     8.980    uut_inst/f_count[30]_i_3_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     9.132 r  uut_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.132    uut_inst/f_count_0[3]
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[3]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.075    15.155    uut_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.964ns (24.922%)  route 2.904ns (75.078%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.619     5.140    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  uut_inst/f_count_reg[8]/Q
                         net (fo=2, routed)           0.586     6.145    uut_inst/f_count[8]
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.297     6.442 r  uut_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.404     6.846    uut_inst/f_count[30]_i_9_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  uut_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          1.914     8.884    uut_inst/f_count[30]_i_4_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     9.008 r  uut_inst/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.008    uut_inst/f_count_0[29]
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.848    uut_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[29]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.031    15.116    uut_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.994ns (25.500%)  route 2.904ns (74.500%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.619     5.140    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  uut_inst/f_count_reg[8]/Q
                         net (fo=2, routed)           0.586     6.145    uut_inst/f_count[8]
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.297     6.442 r  uut_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.404     6.846    uut_inst/f_count[30]_i_9_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  uut_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          1.914     8.884    uut_inst/f_count[30]_i_4_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.154     9.038 r  uut_inst/f_count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.038    uut_inst/f_count_0[30]
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.848    uut_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[30]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.075    15.160    uut_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.964ns (25.383%)  route 2.834ns (74.617%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.619     5.140    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  uut_inst/f_count_reg[8]/Q
                         net (fo=2, routed)           0.586     6.145    uut_inst/f_count[8]
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.297     6.442 r  uut_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.404     6.846    uut_inst/f_count[30]_i_9_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  uut_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          1.843     8.814    uut_inst/f_count[30]_i_4_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.124     8.938 r  uut_inst/f_count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.938    uut_inst/f_count_0[21]
    SLICE_X63Y88         FDCE                                         r  uut_inst/f_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    uut_inst/CLK
    SLICE_X63Y88         FDCE                                         r  uut_inst/f_count_reg[21]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y88         FDCE (Setup_fdce_C_D)        0.029    15.113    uut_inst/f_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.828ns (21.840%)  route 2.963ns (78.160%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    uut_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uut_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.745     6.346    uut_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.470 r  uut_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.111    uut_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.235 r  uut_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.577     8.812    uut_inst/f_count[30]_i_3_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.936 r  uut_inst/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.936    uut_inst/f_count_0[5]
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.503    14.844    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[5]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y84         FDCE (Setup_fdce_C_D)        0.031    15.112    uut_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.856ns (22.413%)  route 2.963ns (77.587%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.145    uut_inst/CLK
    SLICE_X63Y89         FDCE                                         r  uut_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  uut_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           0.745     6.346    uut_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.470 r  uut_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.111    uut_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.235 r  uut_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.577     8.812    uut_inst/f_count[30]_i_3_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.152     8.964 r  uut_inst/f_count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.964    uut_inst/f_count_0[7]
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.503    14.844    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[7]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y84         FDCE (Setup_fdce_C_D)        0.075    15.156    uut_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 uut_inst/f_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.992ns (25.929%)  route 2.834ns (74.071%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.619     5.140    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  uut_inst/f_count_reg[8]/Q
                         net (fo=2, routed)           0.586     6.145    uut_inst/f_count[8]
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.297     6.442 r  uut_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.404     6.846    uut_inst/f_count[30]_i_9_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  uut_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          1.843     8.814    uut_inst/f_count[30]_i_4_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.152     8.966 r  uut_inst/f_count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.966    uut_inst/f_count_0[23]
    SLICE_X63Y88         FDCE                                         r  uut_inst/f_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.847    uut_inst/CLK
    SLICE_X63Y88         FDCE                                         r  uut_inst/f_count_reg[23]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y88         FDCE (Setup_fdce_C_D)        0.075    15.159    uut_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  6.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uut_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uut_inst/f_clk_reg/Q
                         net (fo=4, routed)           0.185     1.798    uut_inst/led_OBUF[0]
    SLICE_X63Y84         LUT4 (Prop_lut4_I3_O)        0.045     1.843 r  uut_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.843    uut_inst/f_clk_i_1_n_0
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.985    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_clk_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.091     1.563    uut_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  uut_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.244     1.858    uut_inst/f_count[0]
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.903 r  uut_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    uut_inst/f_count_0[0]
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.986    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.092     1.564    uut_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.277ns (48.070%)  route 0.299ns (51.930%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  uut_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.101     1.702    uut_inst/f_count[9]
    SLICE_X63Y85         LUT5 (Prop_lut5_I2_O)        0.098     1.800 r  uut_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.198     1.997    uut_inst/f_count[30]_i_5_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.051     2.048 r  uut_inst/f_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.048    uut_inst/f_count_0[8]
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.985    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[8]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.107     1.593    uut_inst/f_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.271ns (47.524%)  route 0.299ns (52.476%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  uut_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.101     1.702    uut_inst/f_count[9]
    SLICE_X63Y85         LUT5 (Prop_lut5_I2_O)        0.098     1.800 r  uut_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.198     1.997    uut_inst/f_count[30]_i_5_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I2_O)        0.045     2.042 r  uut_inst/f_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.042    uut_inst/f_count_0[6]
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.985    uut_inst/CLK
    SLICE_X63Y84         FDCE                                         r  uut_inst/f_count_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.092     1.578    uut_inst/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uut_inst/f_count_reg[11]/Q
                         net (fo=2, routed)           0.069     1.682    uut_inst/f_count[11]
    SLICE_X62Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.793 r  uut_inst/f_count0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.955    uut_inst/data0[11]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.108     2.063 r  uut_inst/f_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.063    uut_inst/f_count_0[11]
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.986    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.092     1.564    uut_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.234ns (37.790%)  route 0.385ns (62.210%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  uut_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.201     1.814    uut_inst/f_count[1]
    SLICE_X63Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.859 r  uut_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.184     2.042    uut_inst/f_count[30]_i_4_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I1_O)        0.048     2.090 r  uut_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.090    uut_inst/f_count_0[3]
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.984    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.107     1.578    uut_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.235ns (37.829%)  route 0.386ns (62.171%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  uut_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.201     1.814    uut_inst/f_count[1]
    SLICE_X63Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.859 r  uut_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.185     2.043    uut_inst/f_count[30]_i_4_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I1_O)        0.049     2.092 r  uut_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.092    uut_inst/f_count_0[4]
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.984    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.107     1.578    uut_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.270ns (43.045%)  route 0.357ns (56.955%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  uut_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.101     1.702    uut_inst/f_count[9]
    SLICE_X63Y85         LUT5 (Prop_lut5_I2_O)        0.098     1.800 r  uut_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.256     2.055    uut_inst/f_count[30]_i_5_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.044     2.099 r  uut_inst/f_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.099    uut_inst/f_count_0[12]
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.986    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[12]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.107     1.579    uut_inst/f_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.271ns (43.204%)  route 0.356ns (56.796%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  uut_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.101     1.702    uut_inst/f_count[9]
    SLICE_X63Y85         LUT5 (Prop_lut5_I2_O)        0.098     1.800 r  uut_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.255     2.054    uut_inst/f_count[30]_i_5_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.045     2.099 r  uut_inst/f_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.099    uut_inst/f_count_0[9]
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.986    uut_inst/CLK
    SLICE_X63Y85         FDCE                                         r  uut_inst/f_count_reg[9]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.107     1.579    uut_inst/f_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 uut_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.487%)  route 0.385ns (62.513%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  uut_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.201     1.814    uut_inst/f_count[1]
    SLICE_X63Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.859 r  uut_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.184     2.042    uut_inst/f_count[30]_i_4_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I1_O)        0.045     2.087 r  uut_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.087    uut_inst/f_count_0[1]
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.984    uut_inst/CLK
    SLICE_X63Y83         FDCE                                         r  uut_inst/f_count_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.091     1.562    uut_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.525    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   uut_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   uut_inst/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   uut_inst/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   uut_inst/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   uut_inst/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   uut_inst/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   uut_inst/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   uut_inst/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   uut_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   uut_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   uut_inst/f_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   uut_inst/f_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   uut_inst/f_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   uut_inst/f_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   uut_inst/f_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   uut_inst/f_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   uut_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   uut_inst/f_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   uut_inst/f_count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   uut_inst/f_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   uut_inst/f_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   uut_inst/f_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   uut_inst/f_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   uut_inst/f_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   uut_inst/f_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   uut_inst/f_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   uut_inst/f_count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   uut_inst/f_count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   uut_inst/f_count_reg[16]/C



