Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri May  2 18:00:58 2025
| Host         : DESKTOP-S4I43KL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         576         
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-10  Warning           Missing property on synchronizer                                  1           
TIMING-18  Warning           Missing input or output delay                                     42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.609        0.000                      0                26310        0.017        0.000                      0                26286        3.000        0.000                       0                  9398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
PLL_INST/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out2_pll_ip_core  {0.000 5.000}      10.000          100.000         
  clkfbout_pll_ip_core  {0.000 5.000}      10.000          100.000         
clk                     {0.000 5.000}      10.000          100.000         
clk_int                 {0.000 5.000}      10.000          100.000         
p_clock                 {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PLL_INST/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_pll_ip_core        8.243        0.000                      0                    8        0.122        0.000                      0                    8        4.500        0.000                       0                    11  
  clkfbout_pll_ip_core                                                                                                                                                    7.845        0.000                       0                     3  
clk                           8.760        0.000                      0                    4        0.224        0.000                      0                    4        4.500        0.000                       0                     6  
clk_int                       0.609        0.000                      0                17363        0.017        0.000                      0                17363        3.750        0.000                       0                  9272  
p_clock                      35.437        0.000                      0                  138        0.121        0.000                      0                  138       19.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
p_clock       clk_int             4.538        0.000                      0                   14        0.948        0.000                      0                    2  
clk_int       p_clock             7.902        0.000                      0                   15        0.077        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_int            clk_int                  1.518        0.000                      0                 8721        0.449        0.000                      0                 8721  
**async_default**  clk_int            p_clock                  6.020        0.000                      0                    8        1.677        0.000                      0                    8  
**async_default**  p_clock            p_clock                 37.929        0.000                      0                   41        0.436        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk                   clk_int               
(none)                clk_int               clk_int               
(none)                p_clock               clk_int               
(none)                                      clk_out2_pll_ip_core  
(none)                clk                   clk_out2_pll_ip_core  
(none)                clk_int               p_clock               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk                                         
(none)                clk_int                                     
(none)                clkfbout_pll_ip_core                        
(none)                                      clk                   
(none)                                      clk_int               
(none)                                      p_clock               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PLL_INST/inst/clk_in1
  To Clock:  PLL_INST/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_INST/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL_INST/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_ip_core
  To Clock:  clk_out2_pll_ip_core

Setup :            0  Failing Endpoints,  Worst Slack        8.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.243ns  (required time - arrival time)
  Source:                 PLL_INST/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_ip_core rise@10.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.698%)  route 0.542ns (54.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.993ns = ( 5.007 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.115ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.253     1.253    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -6.006    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -5.879 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -5.115    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456    -4.659 r  PLL_INST/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.542    -4.117    PLL_INST/inst/seq_reg2[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  PLL_INST/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181    11.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     3.431 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576     5.007    PLL_INST/inst/clk_out2_pll_ip_core
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  PLL_INST/inst/clkout2_buf/I0
                         clock pessimism             -0.660     4.347    
                         clock uncertainty           -0.062     4.285    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     4.126    PLL_INST/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 PLL_INST/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_ip_core rise@10.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns = ( 5.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.253     1.253    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -6.006    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -5.879 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -5.115    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.419    -4.696 r  PLL_INST/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -4.089    PLL_INST/inst/seq_reg2[4]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181    11.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     3.431 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147     4.578    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.659 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724     5.383    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.498     4.885    
                         clock uncertainty           -0.062     4.823    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.266     4.557    PLL_INST/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          4.557    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 PLL_INST/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_ip_core rise@10.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns = ( 5.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.253     1.253    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -6.006    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -5.879 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -5.115    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.419    -4.696 r  PLL_INST/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.486    -4.209    PLL_INST/inst/seq_reg2[2]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181    11.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     3.431 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147     4.578    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.659 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724     5.383    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.498     4.885    
                         clock uncertainty           -0.062     4.823    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.265     4.558    PLL_INST/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.558    
                         arrival time                           4.209    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 PLL_INST/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_ip_core rise@10.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns = ( 5.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.253     1.253    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -6.006    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -5.879 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -5.115    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456    -4.659 r  PLL_INST/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.641    -4.018    PLL_INST/inst/seq_reg2[5]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181    11.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     3.431 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147     4.578    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.659 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724     5.383    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.498     4.885    
                         clock uncertainty           -0.062     4.823    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.040     4.783    PLL_INST/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 PLL_INST/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_ip_core rise@10.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns = ( 5.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.253     1.253    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -6.006    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -5.879 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -5.115    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456    -4.659 r  PLL_INST/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -4.023    PLL_INST/inst/seq_reg2[3]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181    11.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     3.431 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147     4.578    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.659 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724     5.383    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.498     4.885    
                         clock uncertainty           -0.062     4.823    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.043     4.780    PLL_INST/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          4.780    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 PLL_INST/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_ip_core rise@10.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns = ( 5.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.253     1.253    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -6.006    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -5.879 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -5.115    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.419    -4.696 r  PLL_INST/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -4.313    PLL_INST/inst/seq_reg2[1]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181    11.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     3.431 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147     4.578    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.659 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724     5.383    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.498     4.885    
                         clock uncertainty           -0.062     4.823    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.237     4.586    PLL_INST/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.586    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             9.094ns  (required time - arrival time)
  Source:                 PLL_INST/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_ip_core rise@10.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns = ( 5.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.253     1.253    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -6.006    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -5.879 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -5.115    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.419    -4.696 r  PLL_INST/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -4.538    PLL_INST/inst/seq_reg2[6]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181    11.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     3.431 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147     4.578    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.659 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724     5.383    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.498     4.885    
                         clock uncertainty           -0.062     4.823    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.267     4.556    PLL_INST/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          4.556    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  9.094    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 PLL_INST/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_ip_core rise@10.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns = ( 5.383 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.115ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.253     1.253    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -6.006    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -5.879 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -5.115    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456    -4.659 r  PLL_INST/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190    -4.469    PLL_INST/inst/seq_reg2[0]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181    11.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     3.431 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147     4.578    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.659 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724     5.383    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.498     4.885    
                         clock uncertainty           -0.062     4.823    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.047     4.776    PLL_INST/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.776    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  9.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 PLL_INST/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_ip_core rise@0.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.209ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.501    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.481 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.209    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141    -1.068 r  PLL_INST/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.012    PLL_INST/inst/seq_reg2[0]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.015    -1.209    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.075    -1.134    PLL_INST/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.134    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 PLL_INST/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_ip_core rise@0.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.209ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.501    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.481 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.209    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.128    -1.081 r  PLL_INST/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.026    PLL_INST/inst/seq_reg2[6]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.015    -1.209    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)        -0.006    -1.215    PLL_INST/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 PLL_INST/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_ip_core rise@0.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.209ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.501    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.481 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.209    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.128    -1.081 r  PLL_INST/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.962    PLL_INST/inst/seq_reg2[1]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.015    -1.209    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.017    -1.192    PLL_INST/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.192    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 PLL_INST/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_ip_core rise@0.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.209ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.501    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.481 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.209    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141    -1.068 r  PLL_INST/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.837    PLL_INST/inst/seq_reg2[5]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.015    -1.209    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.078    -1.131    PLL_INST/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.131    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 PLL_INST/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_ip_core rise@0.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.209ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.501    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.481 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.209    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141    -1.068 r  PLL_INST/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.837    PLL_INST/inst/seq_reg2[3]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.015    -1.209    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.076    -1.133    PLL_INST/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.133    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 PLL_INST/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_ip_core rise@0.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.209ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.501    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.481 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.209    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.128    -1.081 r  PLL_INST/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.911    PLL_INST/inst/seq_reg2[2]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.015    -1.209    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)        -0.006    -1.215    PLL_INST/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 PLL_INST/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_ip_core rise@0.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.612ns
    Source Clock Delay      (SCD):    -1.209ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.501    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.481 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.209    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141    -1.068 r  PLL_INST/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.217    -0.851    PLL_INST/inst/seq_reg2[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  PLL_INST/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.612    PLL_INST/inst/clk_out2_pll_ip_core
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  PLL_INST/inst/clkout2_buf/I0
                         clock pessimism              0.275    -1.337    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.178    PLL_INST/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 PLL_INST/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_ip_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_ip_core rise@0.000ns - clk_out2_pll_ip_core rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -1.209ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.501    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.481 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.209    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.128    -1.081 r  PLL_INST/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.853    PLL_INST/inst/seq_reg2[4]
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.015    -1.209    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)        -0.006    -1.215    PLL_INST/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_ip_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL_INST/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   PLL_INST/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         10.000      7.845      BUFHCE_X0Y0     PLL_INST/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X35Y45    PLL_INST/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_ip_core
  To Clock:  clkfbout_pll_ip_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_ip_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL_INST/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   PLL_INST/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLL_INST/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 pll_lock1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_lock2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (44.011%)  route 0.659ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  pll_lock1_reg/Q
                         net (fo=1, routed)           0.659     4.106    pll_lock1
    SLICE_X64Y41         FDCE                                         r  pll_lock2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267    12.655    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock2_reg/C
                         clock pessimism              0.274    12.929    
                         clock uncertainty           -0.035    12.894    
    SLICE_X64Y41         FDCE (Setup_fdce_C_D)       -0.028    12.866    pll_lock2_reg
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 PLL_RST_SYNC/rst_syn1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_RST_SYNC/rst_syn0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.456     3.385 r  PLL_RST_SYNC/rst_syn1_reg/Q
                         net (fo=1, routed)           0.568     3.953    PLL_RST_SYNC/rst_syn1
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267    12.655    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn0_reg/C
                         clock pessimism              0.274    12.929    
                         clock uncertainty           -0.035    12.894    
    SLICE_X65Y41         FDCE (Setup_fdce_C_D)       -0.067    12.827    PLL_RST_SYNC/rst_syn0_reg
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.935ns  (required time - arrival time)
  Source:                 PLL_RST_SYNC/rst_syn0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_RST_SYNC/rst_syn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.456     3.385 r  PLL_RST_SYNC/rst_syn0_reg/Q
                         net (fo=1, routed)           0.520     3.905    PLL_RST_SYNC/rst_syn0
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267    12.655    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
                         clock pessimism              0.252    12.907    
                         clock uncertainty           -0.035    12.872    
    SLICE_X64Y41         FDCE (Setup_fdce_C_D)       -0.031    12.841    PLL_RST_SYNC/rst_syn_reg
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                  8.935    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 pll_lock2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.941%)  route 0.332ns (39.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  pll_lock2_reg/Q
                         net (fo=1, routed)           0.332     3.779    pll_lock2
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267    12.655    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
                         clock pessimism              0.274    12.929    
                         clock uncertainty           -0.035    12.894    
    SLICE_X64Y41         FDCE (Setup_fdce_C_D)       -0.045    12.849    pll_en_reg
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  9.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 pll_lock2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  pll_lock2_reg/Q
                         net (fo=1, routed)           0.112     1.118    pll_lock2
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
                         clock pessimism             -0.286     0.842    
    SLICE_X64Y41         FDCE (Hold_fdce_C_D)         0.052     0.894    pll_en_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 PLL_RST_SYNC/rst_syn0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_RST_SYNC/rst_syn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.141     0.983 r  PLL_RST_SYNC/rst_syn0_reg/Q
                         net (fo=1, routed)           0.170     1.153    PLL_RST_SYNC/rst_syn0
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
                         clock pessimism             -0.273     0.855    
    SLICE_X64Y41         FDCE (Hold_fdce_C_D)         0.059     0.914    PLL_RST_SYNC/rst_syn_reg
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 PLL_RST_SYNC/rst_syn1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_RST_SYNC/rst_syn0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.141     0.983 r  PLL_RST_SYNC/rst_syn1_reg/Q
                         net (fo=1, routed)           0.176     1.159    PLL_RST_SYNC/rst_syn1
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn0_reg/C
                         clock pessimism             -0.286     0.842    
    SLICE_X65Y41         FDCE (Hold_fdce_C_D)         0.070     0.912    PLL_RST_SYNC/rst_syn0_reg
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 pll_lock1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_lock2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.267%)  route 0.329ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  pll_lock1_reg/Q
                         net (fo=1, routed)           0.329     1.335    pll_lock1
    SLICE_X64Y41         FDCE                                         r  pll_lock2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock2_reg/C
                         clock pessimism             -0.286     0.842    
    SLICE_X64Y41         FDCE (Hold_fdce_C_D)         0.063     0.905    pll_lock2_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41  pll_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41  pll_lock1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41  pll_lock2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y41  PLL_RST_SYNC/rst_syn0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y41  PLL_RST_SYNC/rst_syn1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41  PLL_RST_SYNC/rst_syn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_en_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_lock1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_lock1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_lock2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_lock2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y41  PLL_RST_SYNC/rst_syn0_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y41  PLL_RST_SYNC/rst_syn0_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y41  PLL_RST_SYNC/rst_syn1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y41  PLL_RST_SYNC/rst_syn1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_en_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_en_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_lock1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_lock1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_lock2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41  pll_lock2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y41  PLL_RST_SYNC/rst_syn0_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y41  PLL_RST_SYNC/rst_syn0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y41  PLL_RST_SYNC/rst_syn1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y41  PLL_RST_SYNC/rst_syn1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 CPU/MULT_UNIT/ctr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MULT_UNIT/ProductInterim_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 2.558ns (27.413%)  route 6.773ns (72.587%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.636     1.636    CPU/MULT_UNIT/clk_out2
    SLICE_X7Y49          FDCE                                         r  CPU/MULT_UNIT/ctr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     2.092 r  CPU/MULT_UNIT/ctr_r_reg[1]/Q
                         net (fo=212, routed)         1.666     3.758    CPU/MULT_UNIT/ctr_dup_r[1]
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.882 f  CPU/MULT_UNIT/CarryInterim[31]_i_25/O
                         net (fo=1, routed)           0.000     3.882    CPU/MULT_UNIT/CarryInterim[31]_i_25_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I0_O)      0.238     4.120 f  CPU/MULT_UNIT/CarryInterim_reg[31]_i_19/O
                         net (fo=1, routed)           0.000     4.120    CPU/MULT_UNIT/CarryInterim_reg[31]_i_19_n_0
    SLICE_X9Y32          MUXF8 (Prop_muxf8_I0_O)      0.104     4.224 f  CPU/MULT_UNIT/CarryInterim_reg[31]_i_8/O
                         net (fo=1, routed)           0.641     4.866    CPU/MULT_UNIT/CarryInterim_reg[31]_i_8_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.316     5.182 r  CPU/MULT_UNIT/CarryInterim[31]_i_4/O
                         net (fo=73, routed)          1.258     6.440    CPU/MULT_UNIT/CarryInterim[31]_i_4_n_0
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.153     6.593 r  CPU/MULT_UNIT/ProductInterim[30]_i_10/O
                         net (fo=4, routed)           0.944     7.537    CPU/MULT_UNIT/ProductInterim[30]_i_10_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I2_O)        0.331     7.868 r  CPU/MULT_UNIT/ProductInterim[30]_i_5/O
                         net (fo=2, routed)           1.143     9.011    CPU/MULT_UNIT/ProductInterim[30]_i_5_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.150     9.161 r  CPU/MULT_UNIT/ProductInterim[28]_i_4/O
                         net (fo=2, routed)           0.652     9.812    CPU/MULT_UNIT/ProductInterim[28]_i_4_n_0
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.354    10.166 r  CPU/MULT_UNIT/ProductInterim[28]_i_2/O
                         net (fo=2, routed)           0.469    10.636    CPU/MULT_UNIT/ProductInterim[28]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.332    10.968 r  CPU/MULT_UNIT/ProductInterim[28]_i_1/O
                         net (fo=1, routed)           0.000    10.968    CPU/MULT_UNIT/ProductInterim[28]_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.516    11.516    CPU/MULT_UNIT/clk_out2
    SLICE_X4Y41          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[28]/C
                         clock pessimism              0.093    11.609    
                         clock uncertainty           -0.062    11.548    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.029    11.577    CPU/MULT_UNIT/ProductInterim_reg[28]
  -------------------------------------------------------------------
                         required time                         11.577    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 CPU/MULT_UNIT/ProductInterim_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MULT_UNIT/ProductInterim_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 2.226ns (24.031%)  route 7.037ns (75.969%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.623     1.623    CPU/MULT_UNIT/clk_out2
    SLICE_X6Y54          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518     2.141 r  CPU/MULT_UNIT/ProductInterim_reg[49]/Q
                         net (fo=11, routed)          1.258     3.399    CPU/MULT_UNIT/ProductInterim_reg_n_0_[49]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.523 r  CPU/MULT_UNIT/CarryInterim[30]_i_9/O
                         net (fo=3, routed)           0.989     4.512    CPU/MULT_UNIT/CarryInterim[30]_i_9_n_0
    SLICE_X15Y47         LUT3 (Prop_lut3_I0_O)        0.153     4.665 r  CPU/MULT_UNIT/CarryInterim[26]_i_4/O
                         net (fo=2, routed)           0.551     5.216    CPU/MULT_UNIT/CarryInterim[26]_i_4_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.327     5.543 r  CPU/MULT_UNIT/CarryInterim[18]_i_2/O
                         net (fo=4, routed)           1.023     6.566    CPU/MULT_UNIT/CarryInterim[18]_i_2_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.150     6.716 f  CPU/MULT_UNIT/ProductInterim[49]_i_7/O
                         net (fo=5, routed)           0.998     7.714    CPU/MULT_UNIT/ProductInterim[49]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I2_O)        0.332     8.046 r  CPU/MULT_UNIT/ProductInterim[29]_i_7/O
                         net (fo=1, routed)           0.583     8.629    CPU/MULT_UNIT/ProductInterim[29]_i_7_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.124     8.753 r  CPU/MULT_UNIT/ProductInterim[29]_i_5/O
                         net (fo=3, routed)           0.973     9.726    CPU/MULT_UNIT/ProductInterim[29]_i_5_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.150     9.876 r  CPU/MULT_UNIT/ProductInterim[26]_i_3/O
                         net (fo=1, routed)           0.662    10.538    CPU/MULT_UNIT/ProductInterim[26]_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.348    10.886 r  CPU/MULT_UNIT/ProductInterim[26]_i_1/O
                         net (fo=1, routed)           0.000    10.886    CPU/MULT_UNIT/ProductInterim[26]_i_1_n_0
    SLICE_X2Y40          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.517    11.517    CPU/MULT_UNIT/clk_out2
    SLICE_X2Y40          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[26]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.062    11.456    
    SLICE_X2Y40          FDCE (Setup_fdce_C_D)        0.079    11.535    CPU/MULT_UNIT/ProductInterim_reg[26]
  -------------------------------------------------------------------
                         required time                         11.535    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.580ns (6.313%)  route 8.607ns (93.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.540     1.540    NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/clk_out2
    SLICE_X15Y72         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.456     1.996 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/Q
                         net (fo=198, routed)         8.607    10.603    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X31Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.727 r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b3/O
                         net (fo=1, routed)           0.000    10.727    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b3_n_0
    SLICE_X31Y44         FDRE                                         r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.445    11.445    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y44         FDRE                                         r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.062    11.384    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.029    11.413    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.580ns (6.314%)  route 8.606ns (93.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.540     1.540    NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/clk_out2
    SLICE_X15Y72         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.456     1.996 f  NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/Q
                         net (fo=198, routed)         8.606    10.602    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X31Y44         LUT3 (Prop_lut3_I1_O)        0.124    10.726 r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b5/O
                         net (fo=1, routed)           0.000    10.726    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b5_n_0
    SLICE_X31Y44         FDRE                                         r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.445    11.445    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y44         FDRE                                         r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.062    11.384    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.031    11.415    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 0.608ns (6.598%)  route 8.607ns (93.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.540     1.540    NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/clk_out2
    SLICE_X15Y72         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.456     1.996 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/Q
                         net (fo=198, routed)         8.607    10.603    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X31Y44         LUT3 (Prop_lut3_I1_O)        0.152    10.755 r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b4/O
                         net (fo=1, routed)           0.000    10.755    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b4_n_0
    SLICE_X31Y44         FDRE                                         r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.445    11.445    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y44         FDRE                                         r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.062    11.384    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.075    11.459    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 0.608ns (6.598%)  route 8.606ns (93.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.540     1.540    NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/clk_out2
    SLICE_X15Y72         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.456     1.996 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[0].u_neuron/u_npu_mac/bias_rd_addr_reg[1]/Q
                         net (fo=198, routed)         8.606    10.602    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X31Y44         LUT3 (Prop_lut3_I1_O)        0.152    10.754 r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b6/O
                         net (fo=1, routed)           0.000    10.754    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g0_b6_n_0
    SLICE_X31Y44         FDRE                                         r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.445    11.445    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y44         FDRE                                         r  NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.062    11.384    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.075    11.459    NPU/NPU_BIAS_ROM/u_bias_rom_14/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 CPU/MULT_UNIT/ProductInterim_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MULT_UNIT/ProductInterim_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.212ns (24.239%)  route 6.914ns (75.761%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.623     1.623    CPU/MULT_UNIT/clk_out2
    SLICE_X6Y54          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.518     2.141 r  CPU/MULT_UNIT/ProductInterim_reg[49]/Q
                         net (fo=11, routed)          1.258     3.399    CPU/MULT_UNIT/ProductInterim_reg_n_0_[49]
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.523 r  CPU/MULT_UNIT/CarryInterim[30]_i_9/O
                         net (fo=3, routed)           0.989     4.512    CPU/MULT_UNIT/CarryInterim[30]_i_9_n_0
    SLICE_X15Y47         LUT3 (Prop_lut3_I0_O)        0.153     4.665 r  CPU/MULT_UNIT/CarryInterim[26]_i_4/O
                         net (fo=2, routed)           0.551     5.216    CPU/MULT_UNIT/CarryInterim[26]_i_4_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.327     5.543 r  CPU/MULT_UNIT/CarryInterim[18]_i_2/O
                         net (fo=4, routed)           1.023     6.566    CPU/MULT_UNIT/CarryInterim[18]_i_2_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.150     6.716 f  CPU/MULT_UNIT/ProductInterim[49]_i_7/O
                         net (fo=5, routed)           0.998     7.714    CPU/MULT_UNIT/ProductInterim[49]_i_7_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I2_O)        0.332     8.046 r  CPU/MULT_UNIT/ProductInterim[29]_i_7/O
                         net (fo=1, routed)           0.583     8.629    CPU/MULT_UNIT/ProductInterim[29]_i_7_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.124     8.753 r  CPU/MULT_UNIT/ProductInterim[29]_i_5/O
                         net (fo=3, routed)           0.691     9.444    CPU/MULT_UNIT/ProductInterim[29]_i_5_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.152     9.596 r  CPU/MULT_UNIT/ProductInterim[29]_i_2/O
                         net (fo=2, routed)           0.821    10.417    CPU/MULT_UNIT/ProductInterim[29]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.332    10.749 r  CPU/MULT_UNIT/ProductInterim[29]_i_1/O
                         net (fo=1, routed)           0.000    10.749    CPU/MULT_UNIT/ProductInterim[29]_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.516    11.516    CPU/MULT_UNIT/clk_out2
    SLICE_X4Y41          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[29]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.062    11.455    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.031    11.486    CPU/MULT_UNIT/ProductInterim_reg[29]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/col_data_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.527ns (28.703%)  route 6.277ns (71.297%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.563     1.563    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/clk_out2
    SLICE_X35Y7          FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/col_data_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.456     2.019 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/col_data_ptr_reg[0]_rep/Q
                         net (fo=115, routed)         2.076     4.095    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/col_data_ptr_reg[0]_rep_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.219 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_105/O
                         net (fo=1, routed)           0.000     4.219    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_105_n_0
    SLICE_X2Y13          MUXF7 (Prop_muxf7_I1_O)      0.247     4.466 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][7]_i_47/O
                         net (fo=1, routed)           0.808     5.275    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][7]_i_47_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.298     5.573 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_19/O
                         net (fo=1, routed)           1.186     6.759    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_19_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_6/O
                         net (fo=1, routed)           0.000     6.883    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.396 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][7]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.513    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][11]_i_2_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.828 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][15]_i_2/O[3]
                         net (fo=2, routed)           0.940     8.768    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/in42[15]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.333     9.101 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[0][30][15]_i_1/O
                         net (fo=32, routed)          1.266    10.367    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[0][30][15]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.442    11.442    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/clk_out2
    SLICE_X42Y36         FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][1][15]/C
                         clock pessimism              0.008    11.450    
                         clock uncertainty           -0.062    11.389    
    SLICE_X42Y36         FDCE (Setup_fdce_C_D)       -0.247    11.142    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][1][15]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 CPU/MULT_UNIT/ctr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MULT_UNIT/ProductInterim_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 2.322ns (25.233%)  route 6.880ns (74.767%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.636     1.636    CPU/MULT_UNIT/clk_out2
    SLICE_X7Y49          FDCE                                         r  CPU/MULT_UNIT/ctr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     2.092 r  CPU/MULT_UNIT/ctr_r_reg[1]/Q
                         net (fo=212, routed)         1.666     3.758    CPU/MULT_UNIT/ctr_dup_r[1]
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.124     3.882 f  CPU/MULT_UNIT/CarryInterim[31]_i_25/O
                         net (fo=1, routed)           0.000     3.882    CPU/MULT_UNIT/CarryInterim[31]_i_25_n_0
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I0_O)      0.238     4.120 f  CPU/MULT_UNIT/CarryInterim_reg[31]_i_19/O
                         net (fo=1, routed)           0.000     4.120    CPU/MULT_UNIT/CarryInterim_reg[31]_i_19_n_0
    SLICE_X9Y32          MUXF8 (Prop_muxf8_I0_O)      0.104     4.224 f  CPU/MULT_UNIT/CarryInterim_reg[31]_i_8/O
                         net (fo=1, routed)           0.641     4.866    CPU/MULT_UNIT/CarryInterim_reg[31]_i_8_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.316     5.182 r  CPU/MULT_UNIT/CarryInterim[31]_i_4/O
                         net (fo=73, routed)          1.258     6.440    CPU/MULT_UNIT/CarryInterim[31]_i_4_n_0
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.153     6.593 r  CPU/MULT_UNIT/ProductInterim[30]_i_10/O
                         net (fo=4, routed)           0.944     7.537    CPU/MULT_UNIT/ProductInterim[30]_i_10_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I2_O)        0.331     7.868 r  CPU/MULT_UNIT/ProductInterim[30]_i_5/O
                         net (fo=2, routed)           1.143     9.011    CPU/MULT_UNIT/ProductInterim[30]_i_5_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.150     9.161 r  CPU/MULT_UNIT/ProductInterim[28]_i_4/O
                         net (fo=2, routed)           0.652     9.812    CPU/MULT_UNIT/ProductInterim[28]_i_4_n_0
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.326    10.138 r  CPU/MULT_UNIT/ProductInterim[26]_i_4/O
                         net (fo=2, routed)           0.576    10.715    CPU/MULT_UNIT/ProductInterim[26]_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.124    10.839 r  CPU/MULT_UNIT/ProductInterim[25]_i_1/O
                         net (fo=1, routed)           0.000    10.839    CPU/MULT_UNIT/ProductInterim[25]_i_1_n_0
    SLICE_X2Y40          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.517    11.517    CPU/MULT_UNIT/clk_out2
    SLICE_X2Y40          FDCE                                         r  CPU/MULT_UNIT/ProductInterim_reg[25]/C
                         clock pessimism              0.080    11.597    
                         clock uncertainty           -0.062    11.536    
    SLICE_X2Y40          FDCE (Setup_fdce_C_D)        0.081    11.617    CPU/MULT_UNIT/ProductInterim_reg[25]
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/col_data_ptr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][14][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 2.527ns (28.848%)  route 6.233ns (71.152%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.563     1.563    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/clk_out2
    SLICE_X35Y7          FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/col_data_ptr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.456     2.019 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/col_data_ptr_reg[0]_rep/Q
                         net (fo=115, routed)         2.076     4.095    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/col_data_ptr_reg[0]_rep_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.219 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_105/O
                         net (fo=1, routed)           0.000     4.219    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_105_n_0
    SLICE_X2Y13          MUXF7 (Prop_muxf7_I1_O)      0.247     4.466 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][7]_i_47/O
                         net (fo=1, routed)           0.808     5.275    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][7]_i_47_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.298     5.573 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_19/O
                         net (fo=1, routed)           1.186     6.759    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_19_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_6/O
                         net (fo=1, routed)           0.000     6.883    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[1][31][7]_i_6_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.396 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][7]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.513    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][11]_i_2_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.828 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[1][31][15]_i_2/O[3]
                         net (fo=2, routed)           0.940     8.768    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/in42[15]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.333     9.101 r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[0][30][15]_i_1/O
                         net (fo=32, routed)          1.222    10.323    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data[0][30][15]_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.443    11.443    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/clk_out2
    SLICE_X40Y37         FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][14][15]/C
                         clock pessimism              0.008    11.451    
                         clock uncertainty           -0.062    11.390    
    SLICE_X40Y37         FDCE (Setup_fdce_C_D)       -0.283    11.107    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][14][15]
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  0.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_mac/mac_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.457%)  route 0.182ns (52.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.569     0.569    NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_mac/clk_out2
    SLICE_X56Y49         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_mac/mac_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_mac/mac_out_reg[15]/Q
                         net (fo=1, routed)           0.182     0.914    NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[15]_1[15]
    SLICE_X54Y54         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.834     0.834    NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_maxpool_relu/clk_out2
    SLICE_X54Y54         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[15]/C
                         clock pessimism              0.000     0.834    
    SLICE_X54Y54         FDCE (Hold_fdce_C_D)         0.063     0.897    NPU/NPU_LAYER_UNIT/neuron_instantiation[8].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/start_addr_offset_per_ch_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.102%)  route 0.147ns (36.898%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.555     0.555    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/clk_out2
    SLICE_X37Y67         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/start_addr_offset_per_ch_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/start_addr_offset_per_ch_r_reg[10]/Q
                         net (fo=1, routed)           0.147     0.843    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/start_addr_offset_per_ch_r_reg_n_0_[10]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.954 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[11]_i_2__11/O[2]
                         net (fo=1, routed)           0.000     0.954    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[11]_i_2__11_n_5
    SLICE_X35Y67         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.820     0.820    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/clk_out2
    SLICE_X35Y67         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[10]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X35Y67         FDCE (Hold_fdce_C_D)         0.105     0.920    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/start_addr_offset_per_ch_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.256ns (63.348%)  route 0.148ns (36.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.555     0.555    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/clk_out2
    SLICE_X37Y67         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/start_addr_offset_per_ch_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/start_addr_offset_per_ch_r_reg[8]/Q
                         net (fo=1, routed)           0.148     0.844    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/start_addr_offset_per_ch_r_reg_n_0_[8]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.959 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[11]_i_2__11/O[0]
                         net (fo=1, routed)           0.000     0.959    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[11]_i_2__11_n_7
    SLICE_X35Y67         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.820     0.820    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/clk_out2
    SLICE_X35Y67         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[8]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X35Y67         FDCE (Hold_fdce_C_D)         0.105     0.920    NPU/NPU_LAYER_UNIT/neuron_instantiation[5].u_neuron/u_npu_maxpool_relu/hw_mem_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/partial_sum_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/mac_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.252ns (56.754%)  route 0.192ns (43.246%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.567     0.567    NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/clk_out2
    SLICE_X53Y49         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/partial_sum_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/partial_sum_r_reg[19]/Q
                         net (fo=3, routed)           0.192     0.900    NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/partial_sum_r[19]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.945 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/final_sum_c_carry__1_i_3__18/O
                         net (fo=1, routed)           0.000     0.945    NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/final_sum_c_carry__1_i_3__18_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.011 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/final_sum_c_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.011    NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/final_sum_c[9]
    SLICE_X54Y50         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/mac_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.835     0.835    NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/clk_out2
    SLICE_X54Y50         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/mac_out_reg[9]/C
                         clock pessimism              0.000     0.835    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.134     0.969    NPU/NPU_LAYER_UNIT/neuron_instantiation[12].u_neuron/u_npu_mac/mac_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/partial_sum_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/mac_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.270ns (60.456%)  route 0.177ns (39.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.567     0.567    NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/clk_out2
    SLICE_X13Y49         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/partial_sum_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/partial_sum_r_reg[14]/Q
                         net (fo=3, routed)           0.177     0.884    NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/partial_sum_r[14]
    SLICE_X14Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.013 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/final_sum_c_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.013    NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/final_sum_c[5]
    SLICE_X14Y51         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/mac_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.834     0.834    NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/clk_out2
    SLICE_X14Y51         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/mac_out_reg[5]/C
                         clock pessimism              0.000     0.834    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.134     0.968    NPU/NPU_LAYER_UNIT/neuron_instantiation[2].u_neuron/u_npu_mac/mac_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 NPU/SFTMAX/FINAL_STAGE/index_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/npu_class_predicted_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.098%)  route 0.220ns (60.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.562     0.562    NPU/SFTMAX/FINAL_STAGE/clk_out2
    SLICE_X36Y50         FDCE                                         r  NPU/SFTMAX/FINAL_STAGE/index_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  NPU/SFTMAX/FINAL_STAGE/index_o_reg[2]/Q
                         net (fo=1, routed)           0.220     0.922    NPU/NPU_CTRL/idx_out[2]
    SLICE_X30Y51         FDCE                                         r  NPU/NPU_CTRL/npu_class_predicted_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.830     0.830    NPU/NPU_CTRL/clk_out2
    SLICE_X30Y51         FDCE                                         r  NPU/NPU_CTRL/npu_class_predicted_reg[2]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.052     0.877    NPU/NPU_CTRL/npu_class_predicted_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 NPU/SFTMAX/FINAL_STAGE/index_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/npu_class_predicted_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.628%)  route 0.187ns (59.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.562     0.562    NPU/SFTMAX/FINAL_STAGE/clk_out2
    SLICE_X37Y50         FDCE                                         r  NPU/SFTMAX/FINAL_STAGE/index_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  NPU/SFTMAX/FINAL_STAGE/index_o_reg[1]/Q
                         net (fo=1, routed)           0.187     0.877    NPU/NPU_CTRL/idx_out[1]
    SLICE_X30Y51         FDCE                                         r  NPU/NPU_CTRL/npu_class_predicted_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.830     0.830    NPU/NPU_CTRL/clk_out2
    SLICE_X30Y51         FDCE                                         r  NPU/NPU_CTRL/npu_class_predicted_reg[1]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.005     0.830    NPU/NPU_CTRL/npu_class_predicted_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 NPU/NPU_IMG_ACT_CTRL/npu_act_mem_wr_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/ACTIVATION_MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.562     0.562    NPU/NPU_IMG_ACT_CTRL/clk_out2
    SLICE_X48Y61         FDCE                                         r  NPU/NPU_IMG_ACT_CTRL/npu_act_mem_wr_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  NPU/NPU_IMG_ACT_CTRL/npu_act_mem_wr_data_reg[14]/Q
                         net (fo=1, routed)           0.256     0.958    NPU/ACTIVATION_MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y13         RAMB36E1                                     r  NPU/ACTIVATION_MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    NPU/ACTIVATION_MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  NPU/ACTIVATION_MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.613    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.909    NPU/ACTIVATION_MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_mac/mac_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.562     0.562    NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_mac/clk_out2
    SLICE_X36Y42         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_mac/mac_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_mac/mac_out_reg[6]/Q
                         net (fo=1, routed)           0.245     0.947    NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_maxpool_relu/D[6]
    SLICE_X39Y50         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.830     0.830    NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_maxpool_relu/clk_out2
    SLICE_X39Y50         FDCE                                         r  NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[6]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.066     0.896    NPU/NPU_LAYER_UNIT/neuron_instantiation[10].u_neuron/u_npu_maxpool_relu/mac_plus_bias_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 CPU/ALUMEM/mem_wrdata_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.248%)  route 0.234ns (58.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.560     0.560    CPU/ALUMEM/clk_out2
    SLICE_X8Y32          FDCE                                         r  CPU/ALUMEM/mem_wrdata_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     0.724 r  CPU/ALUMEM/mem_wrdata_o_reg[19]/Q
                         net (fo=2, routed)           0.234     0.957    CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[3]
    RAMB36_X0Y5          RAMB36E1                                     r  CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.863     0.863    CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.609    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.905    CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL_INST/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   CPU/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  NPU/ACTIVATION_MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y23   CPU/DECODE_ISSUE/REGFILE/mem0_reg_r1_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  p_clock
  To Clock:  p_clock

Setup :            0  Failing Endpoints,  Worst Slack       35.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.437ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.644ns (39.221%)  route 2.548ns (60.779%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/Q
                         net (fo=2, routed)           1.153     6.754    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/RD_PNTR_WR[2]
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.878 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.878    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.428 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet_3
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.585 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.823     8.407    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.357     8.764 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.572     9.336    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X3Y5           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y5           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.273    45.119    
                         clock uncertainty           -0.035    45.083    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)       -0.310    44.773    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         44.773    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                 35.437    

Slack (MET) :             36.273ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.766ns (24.046%)  route 2.420ns (75.954%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 44.818 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.659 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/Q
                         net (fo=2, routed)           0.974     6.632    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     7.189    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.313 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.013     8.326    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492    44.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    45.077    
                         clock uncertainty           -0.035    45.042    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    44.599    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 36.273    

Slack (MET) :             36.350ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.644ns (45.415%)  route 1.976ns (54.585%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/Q
                         net (fo=2, routed)           1.153     6.754    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/RD_PNTR_WR[2]
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.878 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.878    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.428 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet_3
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.585 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.823     8.407    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.357     8.764 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     8.764    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X3Y5           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y5           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.273    45.119    
                         clock uncertainty           -0.035    45.083    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.031    45.114    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         45.114    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 36.350    

Slack (MET) :             36.367ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.966ns (26.809%)  route 2.637ns (73.191%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 44.847 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.419     5.564 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           1.178     6.741    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.299     7.040 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.887     7.927    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.124     8.051 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.573     8.624    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.124     8.748 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     8.748    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.520    44.847    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.273    45.120    
                         clock uncertainty           -0.035    45.084    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)        0.031    45.115    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         45.115    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 36.367    

Slack (MET) :             36.387ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.766ns (25.688%)  route 2.216ns (74.312%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 44.818 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.659 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/Q
                         net (fo=2, routed)           0.974     6.632    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     7.189    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.313 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          0.809     8.122    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492    44.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    45.077    
                         clock uncertainty           -0.035    45.042    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    44.510    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.510    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 36.387    

Slack (MET) :             36.486ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.660%)  route 2.471ns (76.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.659 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/Q
                         net (fo=2, routed)           0.974     6.632    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     7.189    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.313 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.065     8.378    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism              0.259    45.105    
                         clock uncertainty           -0.035    45.069    
    SLICE_X1Y4           FDCE (Setup_fdce_C_CE)      -0.205    44.864    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         44.864    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 36.486    

Slack (MET) :             36.486ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.660%)  route 2.471ns (76.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.659 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/Q
                         net (fo=2, routed)           0.974     6.632    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     7.189    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.313 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.065     8.378    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism              0.259    45.105    
                         clock uncertainty           -0.035    45.069    
    SLICE_X1Y4           FDCE (Setup_fdce_C_CE)      -0.205    44.864    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         44.864    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 36.486    

Slack (MET) :             36.486ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.660%)  route 2.471ns (76.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.659 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/Q
                         net (fo=2, routed)           0.974     6.632    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     7.189    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.313 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.065     8.378    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.259    45.105    
                         clock uncertainty           -0.035    45.069    
    SLICE_X1Y4           FDCE (Setup_fdce_C_CE)      -0.205    44.864    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         44.864    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 36.486    

Slack (MET) :             36.486ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.660%)  route 2.471ns (76.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.659 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/Q
                         net (fo=2, routed)           0.974     6.632    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     7.189    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.313 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.065     8.378    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.259    45.105    
                         clock uncertainty           -0.035    45.069    
    SLICE_X1Y4           FDCE (Setup_fdce_C_CE)      -0.205    44.864    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         44.864    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 36.486    

Slack (MET) :             36.486ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.660%)  route 2.471ns (76.340%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.659 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/Q
                         net (fo=2, routed)           0.974     6.632    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     7.189    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.313 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.065     8.378    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism              0.259    45.105    
                         clock uncertainty           -0.035    45.069    
    SLICE_X1Y4           FDCE (Setup_fdce_C_CE)      -0.205    44.864    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         44.864    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 36.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.595     1.461    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.602 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.657    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.076     1.537    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.595     1.461    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.602 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.657    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.075     1.536    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594     1.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.601 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.656    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.865     1.976    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.075     1.535    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.603 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.658    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.075     1.537    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.603 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.658    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X1Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X1Y2           FDPE (Hold_fdpe_C_D)         0.075     1.537    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593     1.459    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     1.600 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.059     1.658    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.516     1.459    
    SLICE_X4Y4           FDRE (Hold_fdre_C_D)         0.076     1.535    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.595     1.461    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.602 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.657    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.071     1.532    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.603 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.658    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.071     1.533    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593     1.459    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     1.600 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     1.657    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.516     1.459    
    SLICE_X4Y4           FDRE (Hold_fdre_C_D)         0.071     1.530    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.603 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.065     1.668    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X0Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.075     1.537    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         p_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { p_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  p_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y3     CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y2     CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  p_clock
  To Clock:  clk_int

Setup :            0  Failing Endpoints,  Worst Slack        4.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.518ns (32.944%)  route 1.054ns (67.056%))
  Logic Levels:           0  
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.636     5.142    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.518     5.660 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/Q
                         net (fo=2, routed)           1.054     6.714    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg
    SLICE_X8Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.451    11.451    CAMERA_UNIT/CAMERA_UNIT/CAMERA/clk_out2
    SLICE_X8Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_sync_reg/C
                         clock pessimism              0.000    11.451    
                         clock uncertainty           -0.141    11.310    
    SLICE_X8Y1           FDCE (Setup_fdce_C_D)       -0.058    11.252    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_sync_reg
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.478ns (34.712%)  route 0.899ns (65.288%))
  Logic Levels:           0  
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.636     5.142    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.478     5.620 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/Q
                         net (fo=1, routed)           0.899     6.519    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk
    SLICE_X8Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.451    11.451    CAMERA_UNIT/CAMERA_UNIT/CAMERA/clk_out2
    SLICE_X8Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_sync_reg/C
                         clock pessimism              0.000    11.451    
                         clock uncertainty           -0.141    11.310    
    SLICE_X8Y1           FDCE (Setup_fdce_C_D)       -0.234    11.076    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_sync_reg
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             38.501ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.229ns  (logic 0.478ns (38.891%)  route 0.751ns (61.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.751     1.229    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)       -0.270    39.730    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 38.501    

Slack (MET) :             38.617ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.288ns  (logic 0.518ns (40.212%)  route 0.770ns (59.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.770     1.288    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y0           FDRE (Setup_fdre_C_D)       -0.095    39.905    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                 38.617    

Slack (MET) :             38.692ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.158%)  route 0.624ns (59.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.624     1.043    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y0           FDRE (Setup_fdre_C_D)       -0.265    39.735    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 38.692    

Slack (MET) :             38.724ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.545%)  route 0.590ns (58.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.590     1.009    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X3Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)       -0.267    39.733    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.733    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.724    

Slack (MET) :             38.800ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.157ns  (logic 0.518ns (44.771%)  route 0.639ns (55.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.639     1.157    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)       -0.043    39.957    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                 38.800    

Slack (MET) :             38.833ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.436%)  route 0.619ns (57.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.619     1.075    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y0           FDRE (Setup_fdre_C_D)       -0.092    39.908    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.908    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 38.833    

Slack (MET) :             38.852ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.930ns  (logic 0.478ns (51.411%)  route 0.452ns (48.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.452     0.930    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)       -0.218    39.782    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 38.852    

Slack (MET) :             38.857ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.798%)  route 0.458ns (52.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.458     0.877    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X3Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)       -0.266    39.734    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 38.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.148ns (29.480%)  route 0.354ns (70.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594     1.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.148     1.608 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/Q
                         net (fo=1, routed)           0.354     1.962    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk
    SLICE_X8Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.837     0.837    CAMERA_UNIT/CAMERA_UNIT/CAMERA/clk_out2
    SLICE_X8Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_sync_reg/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.141     0.978    
    SLICE_X8Y1           FDCE (Hold_fdce_C_D)         0.036     1.014    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.164ns (27.780%)  route 0.426ns (72.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594     1.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     1.624 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/Q
                         net (fo=2, routed)           0.426     2.050    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg
    SLICE_X8Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.837     0.837    CAMERA_UNIT/CAMERA_UNIT/CAMERA/clk_out2
    SLICE_X8Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_sync_reg/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.141     0.978    
    SLICE_X8Y1           FDCE (Hold_fdce_C_D)         0.089     1.067    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.983    





---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  p_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        2.630ns  (logic 0.231ns (8.784%)  route 2.399ns (91.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 41.459 - 40.000 ) 
    Source Clock Delay      (SCD):    0.820ns = ( 30.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.820    30.820    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X15Y24         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.175    30.995 f  CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/Q
                         net (fo=3, routed)           2.399    33.393    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]_0[0]
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.056    33.449 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[2]_i_1/O
                         net (fo=1, routed)           0.000    33.449    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[2]_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206    40.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593    41.459    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
                         clock pessimism              0.000    41.459    
                         clock uncertainty           -0.141    41.317    
    SLICE_X6Y3           FDCE (Setup_fdce_C_D)        0.034    41.351    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]
  -------------------------------------------------------------------
                         required time                         41.351    
                         arrival time                         -33.449    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.910ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        2.623ns  (logic 0.231ns (8.807%)  route 2.392ns (91.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 41.459 - 40.000 ) 
    Source Clock Delay      (SCD):    0.820ns = ( 30.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.820    30.820    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X15Y24         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.175    30.995 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/Q
                         net (fo=3, routed)           2.392    33.386    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]_0[0]
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.056    33.442 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[1]_i_1/O
                         net (fo=1, routed)           0.000    33.442    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[1]_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206    40.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593    41.459    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
                         clock pessimism              0.000    41.459    
                         clock uncertainty           -0.141    41.317    
    SLICE_X6Y3           FDCE (Setup_fdce_C_D)        0.035    41.352    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]
  -------------------------------------------------------------------
                         required time                         41.352    
                         arrival time                         -33.442    
  -------------------------------------------------------------------
                         slack                                  7.910    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        2.448ns  (logic 0.175ns (7.149%)  route 2.273ns (92.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 41.460 - 40.000 ) 
    Source Clock Delay      (SCD):    0.818ns = ( 30.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.818    30.818    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X28Y23         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.175    30.993 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[5][0]/Q
                         net (fo=97, routed)          2.273    33.266    CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]_0[0]
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206    40.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634    40.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594    41.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/C
                         clock pessimism              0.000    41.460    
                         clock uncertainty           -0.141    41.318    
    SLICE_X6Y2           FDCE (Setup_fdce_C_D)       -0.043    41.275    CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         41.275    
                         arrival time                         -33.266    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.310ns  (logic 0.456ns (34.816%)  route 0.854ns (65.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.854     1.310    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)       -0.093     9.907    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.829%)  route 0.750ns (64.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.750     1.169    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)       -0.220     9.780    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.235%)  route 0.677ns (59.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.677     1.133    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.095     9.905    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.125ns  (logic 0.456ns (40.547%)  route 0.669ns (59.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.669     1.125    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)       -0.095     9.905    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.824ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.169%)  route 0.625ns (57.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.625     1.081    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)       -0.095     9.905    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  8.824    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.570%)  route 0.615ns (57.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.615     1.071    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X0Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.095     9.905    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.897ns  (logic 0.419ns (46.721%)  route 0.478ns (53.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3                                        0.000     0.000 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.478     0.897    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)       -0.265     9.735    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  8.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.367ns (8.843%)  route 3.783ns (91.157%))
  Logic Levels:           0  
  Clock Path Skew:        3.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.142ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.432     1.432    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X28Y23         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.367     1.799 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[5][0]/Q
                         net (fo=97, routed)          3.783     5.582    CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]_0[0]
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.636     5.142    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/C
                         clock pessimism              0.000     5.142    
                         clock uncertainty            0.141     5.283    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.223     5.506    CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                           5.582    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.467ns (10.476%)  route 3.991ns (89.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.141ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.433     1.433    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X15Y24         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/Q
                         net (fo=3, routed)           3.991     5.791    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]_0[0]
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.100     5.891 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.891    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[1]_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
                         clock pessimism              0.000     5.141    
                         clock uncertainty            0.141     5.282    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.333     5.615    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.615    
                         arrival time                           5.891    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             p_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.467ns (10.457%)  route 3.999ns (89.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.141ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.433     1.433    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X15Y24         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.367     1.800 f  CAMERA_UNIT/CSR_FILE/rw_reg_reg[6][0]/Q
                         net (fo=3, routed)           3.999     5.799    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]_0[0]
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.100     5.899 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.899    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[2]_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.635     5.141    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
                         clock pessimism              0.000     5.141    
                         clock uncertainty            0.141     5.282    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.330     5.612    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           5.899    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_int
  To Clock:  clk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/filter_col_cnt_r1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.580ns (7.299%)  route 7.367ns (92.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.814     9.514    NPU/NPU_CTRL/mac_last_p_reg_0
    SLICE_X3Y81          FDCE                                         f  NPU/NPU_CTRL/filter_col_cnt_r1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.499    11.499    NPU/NPU_CTRL/clk_out2
    SLICE_X3Y81          FDCE                                         r  NPU/NPU_CTRL/filter_col_cnt_r1_reg[1]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.062    11.437    
    SLICE_X3Y81          FDCE (Recov_fdce_C_CLR)     -0.405    11.032    NPU/NPU_CTRL/filter_col_cnt_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/filter_num_in_ch_cnt_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.580ns (7.330%)  route 7.333ns (92.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.780     9.480    NPU/NPU_CTRL/mac_last_p_reg_0
    SLICE_X5Y78          FDCE                                         f  NPU/NPU_CTRL/filter_num_in_ch_cnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.495    11.495    NPU/NPU_CTRL/clk_out2
    SLICE_X5Y78          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_r_reg[2]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.062    11.433    
    SLICE_X5Y78          FDCE (Recov_fdce_C_CLR)     -0.405    11.028    NPU/NPU_CTRL/filter_num_in_ch_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/filter_num_in_ch_cnt_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 0.580ns (7.330%)  route 7.333ns (92.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.780     9.480    NPU/NPU_CTRL/mac_last_p_reg_0
    SLICE_X5Y78          FDCE                                         f  NPU/NPU_CTRL/filter_num_in_ch_cnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.495    11.495    NPU/NPU_CTRL/clk_out2
    SLICE_X5Y78          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_r_reg[3]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.062    11.433    
    SLICE_X5Y78          FDCE (Recov_fdce_C_CLR)     -0.405    11.028    NPU/NPU_CTRL/filter_num_in_ch_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/g_data_reg[1][16][2]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 0.580ns (7.305%)  route 7.360ns (92.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.807     9.507    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/r_data_reg[1][31][15]_0
    SLICE_X47Y0          FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/g_data_reg[1][16][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.449    11.449    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/clk_out2
    SLICE_X47Y0          FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/g_data_reg[1][16][2]/C
                         clock pessimism              0.080    11.529    
                         clock uncertainty           -0.062    11.468    
    SLICE_X47Y0          FDCE (Recov_fdce_C_CLR)     -0.405    11.063    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/g_data_reg[1][16][2]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/mac_enable_reg[31]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 0.580ns (7.406%)  route 7.252ns (92.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 11.424 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.699     9.399    NPU/NPU_CTRL/mac_last_p_reg_0
    SLICE_X11Y74         FDCE                                         f  NPU/NPU_CTRL/mac_enable_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.424    11.424    NPU/NPU_CTRL/clk_out2
    SLICE_X11Y74         FDCE                                         r  NPU/NPU_CTRL/mac_enable_reg[31]/C
                         clock pessimism              0.000    11.424    
                         clock uncertainty           -0.062    11.362    
    SLICE_X11Y74         FDCE (Recov_fdce_C_CLR)     -0.405    10.957    NPU/NPU_CTRL/mac_enable_reg[31]
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/filter_row_cnt_r1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.580ns (7.299%)  route 7.367ns (92.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.814     9.514    NPU/NPU_CTRL/mac_last_p_reg_0
    SLICE_X2Y81          FDCE                                         f  NPU/NPU_CTRL/filter_row_cnt_r1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.499    11.499    NPU/NPU_CTRL/clk_out2
    SLICE_X2Y81          FDCE                                         r  NPU/NPU_CTRL/filter_row_cnt_r1_reg[0]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.062    11.437    
    SLICE_X2Y81          FDCE (Recov_fdce_C_CLR)     -0.361    11.076    NPU/NPU_CTRL/filter_row_cnt_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/filter_row_cnt_r1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.580ns (7.299%)  route 7.367ns (92.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.814     9.514    NPU/NPU_CTRL/mac_last_p_reg_0
    SLICE_X2Y81          FDCE                                         f  NPU/NPU_CTRL/filter_row_cnt_r1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.499    11.499    NPU/NPU_CTRL/clk_out2
    SLICE_X2Y81          FDCE                                         r  NPU/NPU_CTRL/filter_row_cnt_r1_reg[1]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.062    11.437    
    SLICE_X2Y81          FDCE (Recov_fdce_C_CLR)     -0.361    11.076    NPU/NPU_CTRL/filter_row_cnt_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][15][3]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 0.580ns (7.317%)  route 7.347ns (92.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.794     9.495    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/r_data_reg[1][31][15]_0
    SLICE_X43Y2          FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.448    11.448    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/clk_out2
    SLICE_X43Y2          FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][15][3]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.062    11.467    
    SLICE_X43Y2          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/b_data_reg[0][15][3]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/g_data_reg[0][15][2]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 0.580ns (7.317%)  route 7.347ns (92.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.794     9.495    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/r_data_reg[1][31][15]_0
    SLICE_X43Y2          FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/g_data_reg[0][15][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.448    11.448    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/clk_out2
    SLICE_X43Y2          FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/g_data_reg[0][15][2]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.062    11.467    
    SLICE_X43Y2          FDCE (Recov_fdce_C_CLR)     -0.405    11.062    CAMERA_UNIT/CAMERA_UNIT/PIXEL_BIN/g_data_reg[0][15][2]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NPU/NPU_CTRL/quad_op_row_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_int rise@10.000ns - clk_int rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 0.580ns (7.350%)  route 7.311ns (92.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.758     9.458    NPU/NPU_CTRL/mac_last_p_reg_0
    SLICE_X1Y76          FDCE                                         f  NPU/NPU_CTRL/quad_op_row_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    10.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.494    11.494    NPU/NPU_CTRL/clk_out2
    SLICE_X1Y76          FDCE                                         r  NPU/NPU_CTRL/quad_op_row_cnt_reg[0]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.062    11.432    
    SLICE_X1Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.027    NPU/NPU_CTRL/quad_op_row_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  1.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.507%)  route 0.188ns (59.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     0.912    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X1Y0           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X1Y0           FDCE (Remov_fdce_C_CLR)     -0.146     0.463    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.507%)  route 0.188ns (59.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     0.912    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X1Y0           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X1Y0           FDCE (Remov_fdce_C_CLR)     -0.146     0.463    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.507%)  route 0.188ns (59.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     0.912    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X1Y0           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.258     0.609    
    SLICE_X1Y0           FDPE (Remov_fdpe_C_PRE)     -0.149     0.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.577%)  route 0.259ns (53.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.589     0.589    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X1Y32          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.128     0.717 r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.086     0.802    CAMERA_UNIT/CLK_GENERATOR/reset_sync[1]
    SLICE_X1Y32          LUT1 (Prop_lut1_I0_O)        0.098     0.900 f  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync[3]_i_1/O
                         net (fo=5, routed)           0.174     1.074    CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync[3]_i_1_n_0
    SLICE_X3Y34          FDCE                                         f  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.860     0.860    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X3Y34          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.092     0.513    CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.577%)  route 0.259ns (53.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.589     0.589    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X1Y32          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.128     0.717 r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.086     0.802    CAMERA_UNIT/CLK_GENERATOR/reset_sync[1]
    SLICE_X1Y32          LUT1 (Prop_lut1_I0_O)        0.098     0.900 f  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync[3]_i_1/O
                         net (fo=5, routed)           0.174     1.074    CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync[3]_i_1_n_0
    SLICE_X3Y34          FDCE                                         f  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.860     0.860    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X3Y34          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[1]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.092     0.513    CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[2]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.577%)  route 0.259ns (53.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.589     0.589    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X1Y32          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.128     0.717 r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.086     0.802    CAMERA_UNIT/CLK_GENERATOR/reset_sync[1]
    SLICE_X1Y32          LUT1 (Prop_lut1_I0_O)        0.098     0.900 f  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync[3]_i_1/O
                         net (fo=5, routed)           0.174     1.074    CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync[3]_i_1_n_0
    SLICE_X3Y34          FDCE                                         f  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.860     0.860    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X3Y34          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[2]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.092     0.513    CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.252%)  route 0.358ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.141     0.737 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.358     1.095    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X9Y1           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.837     0.837    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X9Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.511    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.252%)  route 0.358ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.141     0.737 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.358     1.095    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X9Y1           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.837     0.837    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X9Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.511    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.252%)  route 0.358ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.141     0.737 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.358     1.095    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X9Y1           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.837     0.837    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X9Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.511    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_int rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.252%)  route 0.358ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.141     0.737 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.358     1.095    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X9Y1           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.837     0.837    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X9Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.511    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_int
  To Clock:  p_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        6.755ns  (logic 0.580ns (8.586%)  route 6.175ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 44.845 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 31.567 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567    31.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456    32.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553    33.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124    33.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.622    38.323    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.518    44.845    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
                         clock pessimism              0.000    44.845    
                         clock uncertainty           -0.141    44.704    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.361    44.343    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg
  -------------------------------------------------------------------
                         required time                         44.343    
                         arrival time                         -38.323    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        6.755ns  (logic 0.580ns (8.586%)  route 6.175ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 44.845 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 31.567 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567    31.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456    32.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553    33.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124    33.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.622    38.323    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.518    44.845    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/C
                         clock pessimism              0.000    44.845    
                         clock uncertainty           -0.141    44.704    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.361    44.343    CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         44.343    
                         arrival time                         -38.323    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        6.755ns  (logic 0.580ns (8.586%)  route 6.175ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 44.845 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 31.567 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567    31.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456    32.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553    33.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124    33.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.622    38.323    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.518    44.845    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/C
                         clock pessimism              0.000    44.845    
                         clock uncertainty           -0.141    44.704    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319    44.385    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]
  -------------------------------------------------------------------
                         required time                         44.385    
                         arrival time                         -38.323    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        6.755ns  (logic 0.580ns (8.586%)  route 6.175ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 44.845 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 31.567 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567    31.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456    32.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553    33.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124    33.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.622    38.323    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.518    44.845    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
                         clock pessimism              0.000    44.845    
                         clock uncertainty           -0.141    44.704    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319    44.385    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg
  -------------------------------------------------------------------
                         required time                         44.385    
                         arrival time                         -38.323    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        6.755ns  (logic 0.580ns (8.586%)  route 6.175ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 44.845 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 31.567 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567    31.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456    32.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553    33.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124    33.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.622    38.323    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.518    44.845    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]/C
                         clock pessimism              0.000    44.845    
                         clock uncertainty           -0.141    44.704    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319    44.385    CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         44.385    
                         arrival time                         -38.323    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        6.598ns  (logic 0.580ns (8.791%)  route 6.018ns (91.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 44.844 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 31.567 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567    31.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456    32.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553    33.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124    33.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.465    38.165    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.517    44.844    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
                         clock pessimism              0.000    44.844    
                         clock uncertainty           -0.141    44.703    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.319    44.384    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]
  -------------------------------------------------------------------
                         required time                         44.384    
                         arrival time                         -38.165    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        6.598ns  (logic 0.580ns (8.791%)  route 6.018ns (91.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 44.844 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 31.567 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567    31.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456    32.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553    33.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124    33.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.465    38.165    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.517    44.844    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
                         clock pessimism              0.000    44.844    
                         clock uncertainty           -0.141    44.703    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.319    44.384    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]
  -------------------------------------------------------------------
                         required time                         44.384    
                         arrival time                         -38.165    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (p_clock rise@40.000ns - clk_int rise@30.000ns)
  Data Path Delay:        6.598ns  (logic 0.580ns (8.791%)  route 6.018ns (91.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 44.844 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 31.567 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)   30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    30.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567    31.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456    32.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553    33.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124    33.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.465    38.165    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.517    44.844    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                         clock pessimism              0.000    44.844    
                         clock uncertainty           -0.141    44.703    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.319    44.384    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         44.384    
                         arrival time                         -38.165    
  -------------------------------------------------------------------
                         slack                                  6.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.186ns (5.882%)  route 2.976ns (94.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.283     3.726    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.141     2.116    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     2.049    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.186ns (5.882%)  route 2.976ns (94.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.283     3.726    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.141     2.116    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     2.049    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.186ns (5.882%)  route 2.976ns (94.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.283     3.726    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.141     2.116    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     2.049    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.186ns (5.765%)  route 3.040ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.347     3.790    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.865     1.976    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.141     2.117    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     2.050    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.186ns (5.765%)  route 3.040ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.347     3.790    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.865     1.976    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.141     2.117    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     2.050    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_busy_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.186ns (5.765%)  route 3.040ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.347     3.790    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.865     1.976    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.141     2.117    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     2.050    CAMERA_UNIT/CAMERA_UNIT/CAMERA/cam_vsync_trig_pclk_reg
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.186ns (5.765%)  route 3.040ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.347     3.790    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.865     1.976    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.141     2.117    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     2.050    CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - clk_int rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.186ns (5.765%)  route 3.040ns (94.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.347     3.790    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg_0
    SLICE_X6Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.865     1.976    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.141     2.117    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     2.050    CAMERA_UNIT/CAMERA_UNIT/CAMERA/start_en_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  1.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  p_clock
  To Clock:  p_clock

Setup :            0  Failing Endpoints,  Worst Slack       37.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.411%)  route 1.149ns (71.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          1.149     6.750    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X3Y5           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y5           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.273    45.119    
                         clock uncertainty           -0.035    45.083    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405    44.678    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         44.678    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.411%)  route 1.149ns (71.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          1.149     6.750    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X3Y5           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y5           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.273    45.119    
                         clock uncertainty           -0.035    45.083    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405    44.678    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         44.678    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.456ns (31.142%)  route 1.008ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          1.008     6.609    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y4           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism              0.273    45.119    
                         clock uncertainty           -0.035    45.083    
    SLICE_X2Y4           FDCE (Recov_fdce_C_CLR)     -0.361    44.722    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         44.722    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.456ns (31.142%)  route 1.008ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          1.008     6.609    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y4           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.273    45.119    
                         clock uncertainty           -0.035    45.083    
    SLICE_X2Y4           FDCE (Recov_fdce_C_CLR)     -0.361    44.722    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         44.722    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.456ns (31.142%)  route 1.008ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 44.846 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          1.008     6.609    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y4           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519    44.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.273    45.119    
                         clock uncertainty           -0.035    45.083    
    SLICE_X2Y4           FDCE (Recov_fdce_C_CLR)     -0.361    44.722    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         44.722    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.115ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.508%)  route 0.947ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 44.844 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.947     6.547    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.517    44.844    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.259    45.103    
                         clock uncertainty           -0.035    45.067    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    44.662    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         44.662    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                 38.115    

Slack (MET) :             38.115ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.508%)  route 0.947ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 44.844 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.947     6.547    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.517    44.844    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.259    45.103    
                         clock uncertainty           -0.035    45.067    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    44.662    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         44.662    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                 38.115    

Slack (MET) :             38.115ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.508%)  route 0.947ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 44.844 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.947     6.547    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.517    44.844    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.259    45.103    
                         clock uncertainty           -0.035    45.067    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    44.662    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         44.662    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                 38.115    

Slack (MET) :             38.115ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.508%)  route 0.947ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 44.844 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.947     6.547    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.517    44.844    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.259    45.103    
                         clock uncertainty           -0.035    45.067    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    44.662    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         44.662    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                 38.115    

Slack (MET) :             38.115ns  (required time - arrival time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (p_clock rise@40.000ns - p_clock rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.508%)  route 0.947ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 44.844 - 40.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.947     6.547    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y3           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)   40.000    40.000 r  
    N17                                               0.000    40.000 r  p_clock (IN)
                         net (fo=0)                   0.000    40.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367    41.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.517    44.844    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.259    45.103    
                         clock uncertainty           -0.035    45.067    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    44.662    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         44.662    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                 38.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.128     1.590 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.768    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y1           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X1Y1           FDCE (Remov_fdce_C_CLR)     -0.146     1.332    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.128     1.590 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.768    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y1           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X1Y1           FDCE (Remov_fdce_C_CLR)     -0.146     1.332    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.128     1.590 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.768    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y1           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.500     1.478    
    SLICE_X1Y1           FDPE (Remov_fdpe_C_PRE)     -0.149     1.329    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.886%)  route 0.263ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.263     1.866    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.411    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.886%)  route 0.263ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.263     1.866    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.411    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.886%)  route 0.263ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.263     1.866    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.411    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.886%)  route 0.263ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.263     1.866    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.411    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.886%)  route 0.263ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.263     1.866    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.411    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.886%)  route 0.263ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.263     1.866    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y2           FDCE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.411    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (p_clock rise@0.000ns - p_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.886%)  route 0.263ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.263     1.866    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y2           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X2Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     1.407    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.459    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk_int

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.518ns (13.369%)  route 3.357ns (86.631%))
  Logic Levels:           0  
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  pll_en_reg/Q
                         net (fo=5, routed)           3.357     6.803    CAMERA_UNIT/CLK_GENERATOR/pll_locked
    SLICE_X3Y34          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.513     1.513    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X3Y34          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn_reg/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 0.642ns (19.947%)  route 2.576ns (80.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           1.193     4.640    PLL_RST_SYNC/rst_syn
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.764 f  PLL_RST_SYNC/rst_syn1_i_1/O
                         net (fo=3, routed)           1.383     6.147    RST_SYNC/rst_syn_reg_1
    SLICE_X41Y47         FDCE                                         f  RST_SYNC/rst_syn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.448     1.448    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn0_reg/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.660ns  (logic 0.642ns (24.135%)  route 2.018ns (75.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           1.193     4.640    PLL_RST_SYNC/rst_syn
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.764 f  PLL_RST_SYNC/rst_syn1_i_1/O
                         net (fo=3, routed)           0.825     5.589    RST_SYNC/rst_syn_reg_1
    SLICE_X54Y45         FDCE                                         f  RST_SYNC/rst_syn0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.452     1.452    RST_SYNC/clk_out2
    SLICE_X54Y45         FDCE                                         r  RST_SYNC/rst_syn0_reg/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn1_reg/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 0.642ns (26.994%)  route 1.736ns (73.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           1.193     4.640    PLL_RST_SYNC/rst_syn
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.764 f  PLL_RST_SYNC/rst_syn1_i_1/O
                         net (fo=3, routed)           0.543     5.307    RST_SYNC/rst_syn_reg_1
    SLICE_X58Y45         FDCE                                         f  RST_SYNC/rst_syn1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.518     1.518    RST_SYNC/clk_out2
    SLICE_X58Y45         FDCE                                         r  RST_SYNC/rst_syn1_reg/C

Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.122ns  (logic 0.518ns (24.408%)  route 1.604ns (75.592%))
  Logic Levels:           0  
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  pll_en_reg/Q
                         net (fo=5, routed)           1.604     5.051    RST_SYNC/pll_locked
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.448     1.448    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C

Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn1_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.395ns  (logic 0.518ns (37.128%)  route 0.877ns (62.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  pll_en_reg/Q
                         net (fo=5, routed)           0.877     4.324    RST_SYNC/pll_locked
    SLICE_X58Y45         FDCE                                         r  RST_SYNC/rst_syn1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.518     1.518    RST_SYNC/clk_out2
    SLICE_X58Y45         FDCE                                         r  RST_SYNC/rst_syn1_reg/C

Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn0_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.383ns  (logic 0.518ns (37.463%)  route 0.865ns (62.537%))
  Logic Levels:           0  
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  pll_en_reg/Q
                         net (fo=5, routed)           0.865     4.312    RST_SYNC/pll_locked
    SLICE_X54Y45         FDCE                                         r  RST_SYNC/rst_syn0_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.452     1.452    RST_SYNC/clk_out2
    SLICE_X54Y45         FDCE                                         r  RST_SYNC/rst_syn0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn0_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.164ns (29.198%)  route 0.398ns (70.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  pll_en_reg/Q
                         net (fo=5, routed)           0.398     1.404    RST_SYNC/pll_locked
    SLICE_X54Y45         FDCE                                         r  RST_SYNC/rst_syn0_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.837     0.837    RST_SYNC/clk_out2
    SLICE_X54Y45         FDCE                                         r  RST_SYNC/rst_syn0_reg/C

Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn1_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.164ns (26.659%)  route 0.451ns (73.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  pll_en_reg/Q
                         net (fo=5, routed)           0.451     1.457    RST_SYNC/pll_locked
    SLICE_X58Y45         FDCE                                         r  RST_SYNC/rst_syn1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.864     0.864    RST_SYNC/clk_out2
    SLICE_X58Y45         FDCE                                         r  RST_SYNC/rst_syn1_reg/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn1_reg/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.902%)  route 0.630ns (75.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.442     1.448    PLL_RST_SYNC/rst_syn
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.493 f  PLL_RST_SYNC/rst_syn1_i_1/O
                         net (fo=3, routed)           0.188     1.681    RST_SYNC/rst_syn_reg_1
    SLICE_X58Y45         FDCE                                         f  RST_SYNC/rst_syn1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.864     0.864    RST_SYNC/clk_out2
    SLICE_X58Y45         FDCE                                         r  RST_SYNC/rst_syn1_reg/C

Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.164ns (18.257%)  route 0.734ns (81.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  pll_en_reg/Q
                         net (fo=5, routed)           0.734     1.740    RST_SYNC/pll_locked
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.834     0.834    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn0_reg/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.209ns (20.795%)  route 0.796ns (79.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.442     1.448    PLL_RST_SYNC/rst_syn
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.493 f  PLL_RST_SYNC/rst_syn1_i_1/O
                         net (fo=3, routed)           0.354     1.847    RST_SYNC/rst_syn_reg_1
    SLICE_X54Y45         FDCE                                         f  RST_SYNC/rst_syn0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.837     0.837    RST_SYNC/clk_out2
    SLICE_X54Y45         FDCE                                         r  RST_SYNC/rst_syn0_reg/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SYNC/rst_syn_reg/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.209ns (16.145%)  route 1.085ns (83.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.442     1.448    PLL_RST_SYNC/rst_syn
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.493 f  PLL_RST_SYNC/rst_syn1_i_1/O
                         net (fo=3, routed)           0.643     2.136    RST_SYNC/rst_syn_reg_1
    SLICE_X41Y47         FDCE                                         f  RST_SYNC/rst_syn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.834     0.834    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C

Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.164ns (9.633%)  route 1.539ns (90.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  pll_en_reg/Q
                         net (fo=5, routed)           1.539     2.544    CAMERA_UNIT/CLK_GENERATOR/pll_locked
    SLICE_X3Y34          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.860     0.860    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X3Y34          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/cam_clk_en_sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_int
  To Clock:  clk_int

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 0.580ns (7.464%)  route 7.191ns (92.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.638     9.338    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y0           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.520     1.520    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 0.580ns (7.464%)  route 7.191ns (92.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.638     9.338    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y0           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.520     1.520    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.792ns  (logic 0.580ns (8.540%)  route 6.212ns (91.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.658     8.359    CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]_0
    SLICE_X1Y32          FDCE                                         f  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.511     1.511    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X1Y32          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]/C

Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.792ns  (logic 0.580ns (8.540%)  route 6.212ns (91.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        4.658     8.359    CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]_0
    SLICE_X1Y32          FDCE                                         f  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.511     1.511    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X1Y32          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.231ns  (logic 0.186ns (5.757%)  route 3.045ns (94.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.351     3.794    CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]_0
    SLICE_X1Y32          FDCE                                         f  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.858     0.858    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X1Y32          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]/C

Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.231ns  (logic 0.186ns (5.757%)  route 3.045ns (94.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.351     3.794    CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[0]_0
    SLICE_X1Y32          FDCE                                         f  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.858     0.858    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X1Y32          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/reset_sync_reg[1]/C

Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.685ns  (logic 0.186ns (5.048%)  route 3.499ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.806     4.249    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y0           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.685ns  (logic 0.186ns (5.048%)  route 3.499ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.564     0.564    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          0.693     1.398    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        2.806     4.249    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y0           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  p_clock
  To Clock:  clk_int

Max Delay             1 Endpoint
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.920ns  (logic 0.456ns (49.551%)  route 0.464ns (50.449%))
  Logic Levels:           0  
  Clock Path Skew:        -3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.505 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.639     5.145    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.456     5.601 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.464     6.065    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.520     1.520    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.301%)  route 0.168ns (56.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594     1.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.128     1.588 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.168     1.755    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X3Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.149%)  route 0.158ns (52.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594     1.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.601 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.158     1.759    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.329%)  route 0.174ns (57.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593     1.459    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.128     1.587 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.174     1.761    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X4Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.853%)  route 0.175ns (54.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594     1.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148     1.608 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.175     1.782    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.484%)  route 0.183ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y1           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.603 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=40, routed)          0.183     1.786    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.382%)  route 0.208ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.603 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.208     1.811    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X4Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.118%)  route 0.226ns (63.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594     1.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.128     1.588 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.226     1.814    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.205%)  route 0.226ns (63.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.462    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.128     1.590 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.226     1.815    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X3Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.867     0.867    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.301%)  route 0.227ns (61.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.593     1.459    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     1.600 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.227     1.827    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X4Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.846%)  route 0.232ns (62.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.866 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.594     1.460    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.601 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.232     1.832    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y0           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_pll_ip_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_INST/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLL_INST/inst/seq_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.998ns  (logic 0.000ns (0.000%)  route 1.998ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLL_INST/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.998     1.998    PLL_INST/inst/locked
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_INST/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            PLL_INST/inst/seq_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.000ns (0.000%)  route 0.925ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLL_INST/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.925     0.925    PLL_INST/inst/locked
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk_out2_pll_ip_core

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.642ns (19.424%)  route 2.663ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           2.189     5.636    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.760 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.474     6.234    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[0]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.642ns (19.424%)  route 2.663ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           2.189     5.636    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.760 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.474     6.234    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[1]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.642ns (19.424%)  route 2.663ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           2.189     5.636    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.760 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.474     6.234    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[2]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.642ns (19.424%)  route 2.663ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           2.189     5.636    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.760 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.474     6.234    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[3]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.642ns (19.424%)  route 2.663ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           2.189     5.636    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.760 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.474     6.234    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[4]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.642ns (19.424%)  route 2.663ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           2.189     5.636    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.760 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.474     6.234    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[5]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.642ns (19.424%)  route 2.663ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           2.189     5.636    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.760 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.474     6.234    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[6]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 0.642ns (19.424%)  route 2.663ns (80.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.617ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           2.189     5.636    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.760 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.474     6.234    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -5.422    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -5.341 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    -4.617    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.209ns (15.964%)  route 1.100ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.942     1.948    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.993 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.158     2.151    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[0]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.209ns (15.964%)  route 1.100ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.942     1.948    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.993 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.158     2.151    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[1]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.209ns (15.964%)  route 1.100ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.942     1.948    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.993 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.158     2.151    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[2]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.209ns (15.964%)  route 1.100ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.942     1.948    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.993 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.158     2.151    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[3]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.209ns (15.964%)  route 1.100ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.942     1.948    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.993 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.158     2.151    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[4]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.209ns (15.964%)  route 1.100ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.942     1.948    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.993 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.158     2.151    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[5]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.209ns (15.964%)  route 1.100ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.942     1.948    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.993 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.158     2.151    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[6]/C

Slack:                    inf
  Source:                 PLL_RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/seq_reg2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_pll_ip_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.209ns (15.964%)  route 1.100ns (84.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    0.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  PLL_RST_SYNC/rst_syn_reg/Q
                         net (fo=3, routed)           0.942     1.948    PLL_INST/inst/resetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.993 f  PLL_INST/inst/plle2_adv_inst_i_1/O
                         net (fo=8, routed)           0.158     2.151    PLL_INST/inst/reset_high
    SLICE_X35Y45         FDCE                                         f  PLL_INST/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.481    PLL_INST/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  PLL_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.734    PLL_INST/inst/clk_out2_pll_ip_core
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.691 r  PLL_INST/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.194    PLL_INST/inst/clk_out2_pll_ip_core_en_clk
    SLICE_X35Y45         FDCE                                         r  PLL_INST/inst/seq_reg2_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_int
  To Clock:  p_clock

Max Delay             3 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 0.580ns (8.082%)  route 6.597ns (91.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.044     8.744    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y2           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.520     4.847    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 RST_SYNC/rst_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 0.580ns (8.082%)  route 6.597ns (91.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.567     1.567    RST_SYNC/clk_out2
    SLICE_X41Y47         FDCE                                         r  RST_SYNC/rst_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  RST_SYNC/rst_syn_reg/Q
                         net (fo=34, routed)          1.553     3.577    RST_SYNC/resetn_int
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.701 f  RST_SYNC/byte_counter[1]_i_2/O
                         net (fo=8693, routed)        5.044     8.744    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y2           FDPE                                         f  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.520     4.847    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y2           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.951%)  route 0.476ns (51.049%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.639     1.639    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.456     2.095 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.476     2.571    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X2Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.520     4.847    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X2Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.301%)  route 0.168ns (56.699%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.593     0.593    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.128     0.721 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.168     0.888    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.691%)  route 0.172ns (57.309%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.593     0.593    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.128     0.721 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.172     0.892    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.833%)  route 0.171ns (57.167%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.594     0.594    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.128     0.722 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.171     0.892    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.050%)  route 0.184ns (58.950%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.593     0.593    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.128     0.721 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.184     0.904    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.593     0.593    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     0.734 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.177     0.910    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.021%)  route 0.195ns (57.979%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y0           FDPE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=46, routed)          0.195     0.931    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X2Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X2Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.577%)  route 0.206ns (59.423%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.593     0.593    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     0.734 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.206     0.940    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y4           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.911%)  route 0.221ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.596     0.596    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     0.737 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.221     0.958    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.867     1.978    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y2           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.074%)  route 0.229ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.594     0.594    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.229     0.964    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.865     1.976    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.551%)  route 0.256ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.593     0.593    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     0.734 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.256     0.989    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y3           FDRE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.845ns  (logic 5.484ns (39.614%)  route 8.360ns (60.386%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           2.579     4.032    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          1.289     5.445    SSD_INTERFACE/seg1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.569 r  SSD_INTERFACE/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.890     6.459    SSD_INTERFACE/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.583 r  SSD_INTERFACE/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.572     7.154    SSD_INTERFACE/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  SSD_INTERFACE/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.031    10.309    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.845 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.845    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.519ns  (logic 5.577ns (41.251%)  route 7.942ns (58.749%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           2.579     4.032    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          1.368     5.524    SSD_INTERFACE/seg1
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.153     5.677 r  SSD_INTERFACE/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.817     6.493    SSD_INTERFACE/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.327     6.820 r  SSD_INTERFACE/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.179     9.999    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.519 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.519    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.437ns  (logic 5.716ns (42.540%)  route 7.721ns (57.460%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           2.579     4.032    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          1.004     5.160    SSD_INTERFACE/seg1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.284 r  SSD_INTERFACE/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.094     6.378    SSD_INTERFACE/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.502 r  SSD_INTERFACE/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.502    SSD_INTERFACE/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     6.714 r  SSD_INTERFACE/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.044     9.758    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    13.437 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.437    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.102ns  (logic 5.743ns (43.834%)  route 7.359ns (56.166%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           2.579     4.032    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.932     5.088    SSD_INTERFACE/seg1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.212 r  SSD_INTERFACE/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.576     5.788    SSD_INTERFACE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  SSD_INTERFACE/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.912    SSD_INTERFACE/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     6.124 r  SSD_INTERFACE/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.272     9.396    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.706    13.102 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.102    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.065ns  (logic 5.460ns (41.789%)  route 7.605ns (58.211%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           2.579     4.032    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.754     4.910    SSD_INTERFACE/seg1
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.034 r  SSD_INTERFACE/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.641     5.676    SSD_INTERFACE/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124     5.800 r  SSD_INTERFACE/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.806     6.606    SSD_INTERFACE/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.730 r  SSD_INTERFACE/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.824     9.554    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.065 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.065    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.886ns  (logic 5.360ns (41.595%)  route 7.526ns (58.405%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           2.579     4.032    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          1.368     5.524    SSD_INTERFACE/seg1
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124     5.648 r  SSD_INTERFACE/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.586     6.234    SSD_INTERFACE/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.358 r  SSD_INTERFACE/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.993     9.351    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.886 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.886    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.772ns  (logic 5.478ns (42.892%)  route 7.294ns (57.108%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           2.579     4.032    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     4.156 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.846     5.002    SSD_INTERFACE/seg1
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.126 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.621     5.747    SSD_INTERFACE/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.871 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.409     6.279    SSD_INTERFACE/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.403 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.839     9.243    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.772 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.772    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.558ns  (logic 5.076ns (48.077%)  route 5.482ns (51.923%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.028    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.124     4.152 r  SSD_INTERFACE/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.907     7.059    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.558 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.558    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.573ns  (logic 1.466ns (41.034%)  route 2.107ns (58.966%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.190     1.411    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.456 r  SSD_INTERFACE/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.917     2.373    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.573 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.573    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.214ns  (logic 1.541ns (36.569%)  route 2.673ns (63.431%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.412    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.457 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.550     2.008    SSD_INTERFACE/seg1
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.053 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.931     2.984    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.214 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.214    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.267ns  (logic 1.592ns (37.320%)  route 2.674ns (62.680%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.412    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.457 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.396     1.854    SSD_INTERFACE/seg1
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.899 r  SSD_INTERFACE/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.082     1.981    SSD_INTERFACE/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.026 r  SSD_INTERFACE/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.005     3.030    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.267 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.267    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.325ns  (logic 1.568ns (36.247%)  route 2.757ns (63.753%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.412    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.457 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.477     1.935    SSD_INTERFACE/seg1
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.980 r  SSD_INTERFACE/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.155     2.135    SSD_INTERFACE/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.180 r  SSD_INTERFACE/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.933     3.113    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.325 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.325    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.334ns  (logic 1.645ns (37.947%)  route 2.689ns (62.053%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.412    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.457 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.466     1.923    SSD_INTERFACE/seg1
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  SSD_INTERFACE/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.968    SSD_INTERFACE/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     2.033 r  SSD_INTERFACE/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.032     3.065    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.269     4.334 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.334    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.430ns  (logic 1.577ns (35.596%)  route 2.853ns (64.404%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.412    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.457 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.331     1.788    SSD_INTERFACE/seg1
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  SSD_INTERFACE/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.252     2.085    SSD_INTERFACE/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.130 r  SSD_INTERFACE/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.079     3.209    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.430 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.430    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.439ns  (logic 1.637ns (36.879%)  route 2.802ns (63.121%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.412    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.457 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.246     1.703    SSD_INTERFACE/seg1
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  SSD_INTERFACE/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.188     1.936    SSD_INTERFACE/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.981 r  SSD_INTERFACE/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.186     2.167    SSD_INTERFACE/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.212 r  SSD_INTERFACE/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.991     3.203    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.439 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.439    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.453ns  (logic 1.671ns (37.532%)  route 2.782ns (62.468%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           1.191     1.412    SSD_INTERFACE/SW0_IBUF
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.457 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.466     1.923    SSD_INTERFACE/seg1
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.968 r  SSD_INTERFACE/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.968    SSD_INTERFACE/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     2.033 r  SSD_INTERFACE/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.125     3.158    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.295     4.453 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.453    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_locked
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.039ns (54.744%)  route 3.339ns (45.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.471     2.929    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  pll_en_reg/Q
                         net (fo=5, routed)           3.339     6.786    pll_locked_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.308 r  pll_locked_OBUF_inst/O
                         net (fo=0)                   0.000    10.308    pll_locked
    L1                                                                r  pll_locked (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_locked
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.386ns (56.203%)  route 1.080ns (43.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.616     0.842    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.164     1.006 r  pll_en_reg/Q
                         net (fo=5, routed)           1.080     2.086    pll_locked_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.309 r  pll_locked_OBUF_inst/O
                         net (fo=0)                   0.000     3.309    pll_locked
    L1                                                                r  pll_locked (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_int
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_INTERFACE/display_value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 4.623ns (39.424%)  route 7.103ns (60.576%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.559     1.559    SSD_INTERFACE/clk_out2
    SLICE_X35Y36         FDPE                                         r  SSD_INTERFACE/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.419     1.978 f  SSD_INTERFACE/display_value_reg[3]/Q
                         net (fo=17, routed)          1.322     3.300    SSD_INTERFACE/display_value[3]
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.296     3.596 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          1.289     4.885    SSD_INTERFACE/seg1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  SSD_INTERFACE/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.890     5.899    SSD_INTERFACE/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  SSD_INTERFACE/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.572     6.594    SSD_INTERFACE/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.718 r  SSD_INTERFACE/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.031     9.749    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.285 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.285    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/display_value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.400ns  (logic 4.715ns (41.360%)  route 6.685ns (58.640%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.559     1.559    SSD_INTERFACE/clk_out2
    SLICE_X35Y36         FDPE                                         r  SSD_INTERFACE/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.419     1.978 f  SSD_INTERFACE/display_value_reg[3]/Q
                         net (fo=17, routed)          1.322     3.300    SSD_INTERFACE/display_value[3]
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.296     3.596 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          1.368     4.964    SSD_INTERFACE/seg1
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.153     5.117 r  SSD_INTERFACE/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.817     5.933    SSD_INTERFACE/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.327     6.260 r  SSD_INTERFACE/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.179     9.439    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.959 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.959    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/display_value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.318ns  (logic 4.854ns (42.891%)  route 6.464ns (57.109%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.559     1.559    SSD_INTERFACE/clk_out2
    SLICE_X35Y36         FDPE                                         r  SSD_INTERFACE/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.419     1.978 f  SSD_INTERFACE/display_value_reg[3]/Q
                         net (fo=17, routed)          1.322     3.300    SSD_INTERFACE/display_value[3]
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.296     3.596 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          1.004     4.600    SSD_INTERFACE/seg1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  SSD_INTERFACE/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.094     5.818    SSD_INTERFACE/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124     5.942 r  SSD_INTERFACE/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.942    SSD_INTERFACE/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     6.154 r  SSD_INTERFACE/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.044     9.198    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    12.877 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.877    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/display_value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.983ns  (logic 4.881ns (44.446%)  route 6.102ns (55.554%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.559     1.559    SSD_INTERFACE/clk_out2
    SLICE_X35Y36         FDPE                                         r  SSD_INTERFACE/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.419     1.978 f  SSD_INTERFACE/display_value_reg[3]/Q
                         net (fo=17, routed)          1.322     3.300    SSD_INTERFACE/display_value[3]
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.296     3.596 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.932     4.528    SSD_INTERFACE/seg1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     4.652 r  SSD_INTERFACE/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.576     5.228    SSD_INTERFACE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124     5.352 r  SSD_INTERFACE/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.352    SSD_INTERFACE/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     5.564 r  SSD_INTERFACE/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.272     8.836    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.706    12.542 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.542    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/display_value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.945ns  (logic 4.598ns (42.006%)  route 6.348ns (57.994%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.559     1.559    SSD_INTERFACE/clk_out2
    SLICE_X35Y36         FDPE                                         r  SSD_INTERFACE/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.419     1.978 f  SSD_INTERFACE/display_value_reg[3]/Q
                         net (fo=17, routed)          1.322     3.300    SSD_INTERFACE/display_value[3]
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.296     3.596 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.754     4.350    SSD_INTERFACE/seg1
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124     4.474 r  SSD_INTERFACE/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.641     5.116    SSD_INTERFACE/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124     5.240 r  SSD_INTERFACE/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.806     6.046    SSD_INTERFACE/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.170 r  SSD_INTERFACE/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.824     8.994    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.505 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.505    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/display_value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.767ns  (logic 4.498ns (41.779%)  route 6.268ns (58.221%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.559     1.559    SSD_INTERFACE/clk_out2
    SLICE_X35Y36         FDPE                                         r  SSD_INTERFACE/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.419     1.978 f  SSD_INTERFACE/display_value_reg[3]/Q
                         net (fo=17, routed)          1.322     3.300    SSD_INTERFACE/display_value[3]
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.296     3.596 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          1.368     4.964    SSD_INTERFACE/seg1
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124     5.088 r  SSD_INTERFACE/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.586     5.674    SSD_INTERFACE/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124     5.798 r  SSD_INTERFACE/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.993     8.791    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.326 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.326    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/display_value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.652ns  (logic 4.616ns (43.335%)  route 6.036ns (56.665%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.559     1.559    SSD_INTERFACE/clk_out2
    SLICE_X35Y36         FDPE                                         r  SSD_INTERFACE/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.419     1.978 f  SSD_INTERFACE/display_value_reg[3]/Q
                         net (fo=17, routed)          1.322     3.300    SSD_INTERFACE/display_value[3]
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.296     3.596 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_2/O
                         net (fo=14, routed)          0.846     4.442    SSD_INTERFACE/seg1
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.566 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.621     5.187    SSD_INTERFACE/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.311 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.409     5.719    SSD_INTERFACE/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  SSD_INTERFACE/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.839     8.682    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.212 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.212    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/display_value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 4.214ns (49.927%)  route 4.226ns (50.073%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.559     1.559    SSD_INTERFACE/clk_out2
    SLICE_X35Y36         FDPE                                         r  SSD_INTERFACE/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.419     1.978 f  SSD_INTERFACE/display_value_reg[3]/Q
                         net (fo=17, routed)          1.320     3.298    SSD_INTERFACE/display_value[3]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.296     3.594 r  SSD_INTERFACE/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.907     6.501    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.000 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.000    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 4.380ns (53.762%)  route 3.767ns (46.238%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.563     1.563    SSD_INTERFACE/clk_out2
    SLICE_X38Y39         FDCE                                         r  SSD_INTERFACE/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     2.081 f  SSD_INTERFACE/digit_select_reg[1]/Q
                         net (fo=21, routed)          1.035     3.117    SSD_INTERFACE/digit_select[1]
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.150     3.267 r  SSD_INTERFACE/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.732     5.999    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     9.711 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.711    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_INTERFACE/digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 4.165ns (53.646%)  route 3.599ns (46.353%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.563     1.563    SSD_INTERFACE/clk_out2
    SLICE_X38Y39         FDCE                                         r  SSD_INTERFACE/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     2.081 f  SSD_INTERFACE/digit_select_reg[1]/Q
                         net (fo=21, routed)          1.035     3.117    SSD_INTERFACE/digit_select[1]
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.124     3.241 r  SSD_INTERFACE/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.563     5.804    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.327 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.327    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAMERA_UNIT/CLK_GENERATOR/xclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.350ns (76.221%)  route 0.421ns (23.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.589     0.589    CAMERA_UNIT/CLK_GENERATOR/clk_out2
    SLICE_X0Y32          FDCE                                         r  CAMERA_UNIT/CLK_GENERATOR/xclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  CAMERA_UNIT/CLK_GENERATOR/xclk_reg/Q
                         net (fo=2, routed)           0.421     1.151    xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     2.360 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.360    xclk
    M18                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_output_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.366ns (69.192%)  route 0.608ns (30.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.554     0.554    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X8Y26          FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.718 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][4]/Q
                         net (fo=2, routed)           0.608     1.326    ext_output_io_OBUF[4]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.528 r  ext_output_io_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.528    ext_output_io[4]
    U19                                                               r  ext_output_io[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_output_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.374ns (67.608%)  route 0.658ns (32.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.554     0.554    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X8Y26          FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.718 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][6]/Q
                         net (fo=2, routed)           0.658     1.376    ext_output_io_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.585 r  ext_output_io_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.585    ext_output_io[6]
    W18                                                               r  ext_output_io[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_output_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.402ns (68.805%)  route 0.635ns (31.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.556     0.556    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X14Y28         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.635     1.355    ext_output_io_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.238     2.593 r  ext_output_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.593    ext_output_io[0]
    K17                                                               r  ext_output_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_output_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.396ns (68.219%)  route 0.650ns (31.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.556     0.556    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X14Y28         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][1]/Q
                         net (fo=2, routed)           0.650     1.370    ext_output_io_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.232     2.602 r  ext_output_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.602    ext_output_io[1]
    L17                                                               r  ext_output_io[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_output_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.411ns (65.211%)  route 0.753ns (34.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.556     0.556    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X14Y28         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][5]/Q
                         net (fo=2, routed)           0.753     1.456    ext_output_io_OBUF[5]
    V19                  OBUF (Prop_obuf_I_O)         1.263     2.720 r  ext_output_io_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.720    ext_output_io[5]
    V19                                                               r  ext_output_io[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_output_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.395ns (63.356%)  route 0.807ns (36.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.556     0.556    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X14Y28         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][3]/Q
                         net (fo=2, routed)           0.807     1.526    ext_output_io_OBUF[3]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.757 r  ext_output_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.757    ext_output_io[3]
    E19                                                               r  ext_output_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CAMERA_UNIT/I2C_IO/SIOD_oe_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.010ns (44.356%)  route 1.267ns (55.644%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.550     0.550    CAMERA_UNIT/CAMERA_UNIT/I2C_IO/clk_out2
    SLICE_X35Y26         FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/I2C_IO/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  CAMERA_UNIT/CAMERA_UNIT/I2C_IO/SIOD_oe_reg/Q
                         net (fo=2, routed)           0.169     0.860    CAMERA_UNIT/CAMERA_UNIT/I2C_IO/SIOD_oe
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.905 r  CAMERA_UNIT/CAMERA_UNIT/I2C_IO/SDA_IO_i_1/O
                         net (fo=1, routed)           1.098     2.003    CAMERA_UNIT/CAMERA_UNIT/I2C_IO/SDA_IO/T
    P18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.827 r  CAMERA_UNIT/CAMERA_UNIT/I2C_IO/SDA_IO/OBUFT/O
                         net (fo=1, unset)            0.000     2.827    i2c_sda
    P18                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_output_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.418ns (58.432%)  route 1.008ns (41.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.556     0.556    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X14Y28         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][7]/Q
                         net (fo=2, routed)           1.008     1.712    ext_output_io_OBUF[7]
    U15                  OBUF (Prop_obuf_I_O)         1.270     2.982 r  ext_output_io_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.982    ext_output_io[7]
    U15                                                               r  ext_output_io[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ext_output_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.370ns (56.351%)  route 1.061ns (43.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.556     0.556    CAMERA_UNIT/CSR_FILE/clk_out2
    SLICE_X14Y28         FDCE                                         r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  CAMERA_UNIT/CSR_FILE/rw_reg_reg[0][2]/Q
                         net (fo=2, routed)           1.061     1.781    ext_output_io_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.987 r  ext_output_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.987    ext_output_io[2]
    U16                                                               r  ext_output_io[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_ip_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_INST/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_ip_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_ip_core fall edge)
                                                      5.000     5.000 f  
    W5                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=7, routed)           0.481     5.481    PLL_INST/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     2.843 f  PLL_INST/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.388    PLL_INST/inst/clkfbout_pll_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.418 f  PLL_INST/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.239    PLL_INST/inst/clkfbout_buf_pll_ip_core
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  PLL_INST/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_INST/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_ip_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL_INST/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.147ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_ip_core rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.181     1.181    PLL_INST/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -6.569 r  PLL_INST/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -4.993    PLL_INST/inst/clkfbout_pll_ip_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  PLL_INST/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -3.422    PLL_INST/inst/clkfbout_buf_pll_ip_core
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  PLL_INST/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PLL_RST_SYNC/rst_syn0_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.451ns (21.829%)  route 5.197ns (78.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=53, routed)          5.197     6.648    PLL_RST_SYNC/reset_IBUF
    SLICE_X65Y41         FDCE                                         f  PLL_RST_SYNC/rst_syn0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267     2.655    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PLL_RST_SYNC/rst_syn1_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.451ns (21.829%)  route 5.197ns (78.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=53, routed)          5.197     6.648    PLL_RST_SYNC/reset_IBUF
    SLICE_X65Y41         FDCE                                         f  PLL_RST_SYNC/rst_syn1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267     2.655    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PLL_RST_SYNC/rst_syn_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.451ns (21.829%)  route 5.197ns (78.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=53, routed)          5.197     6.648    PLL_RST_SYNC/reset_IBUF
    SLICE_X64Y41         FDCE                                         f  PLL_RST_SYNC/rst_syn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267     2.655    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pll_en_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.451ns (21.829%)  route 5.197ns (78.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=53, routed)          5.197     6.648    reset_IBUF
    SLICE_X64Y41         FDCE                                         f  pll_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267     2.655    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pll_lock1_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.451ns (21.829%)  route 5.197ns (78.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=53, routed)          5.197     6.648    reset_IBUF
    SLICE_X64Y41         FDCE                                         f  pll_lock1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267     2.655    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pll_lock2_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.451ns (21.829%)  route 5.197ns (78.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=53, routed)          5.197     6.648    reset_IBUF
    SLICE_X64Y41         FDCE                                         f  pll_lock2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267     2.655    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock2_reg/C

Slack:                    inf
  Source:                 PLL_INST/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            pll_lock1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.000ns (0.000%)  route 0.974ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLL_INST/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.974     0.974    pll_lock
    SLICE_X64Y41         FDCE                                         r  pll_lock1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=7, routed)           1.267     2.655    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_INST/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            pll_lock1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.000ns (0.000%)  route 0.407ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLL_INST/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.407     0.407    pll_lock
    SLICE_X64Y41         FDCE                                         r  pll_lock1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PLL_RST_SYNC/rst_syn0_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.566ns  (logic 0.219ns (8.546%)  route 2.347ns (91.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.347     2.566    PLL_RST_SYNC/reset_IBUF
    SLICE_X65Y41         FDCE                                         f  PLL_RST_SYNC/rst_syn0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PLL_RST_SYNC/rst_syn1_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.566ns  (logic 0.219ns (8.546%)  route 2.347ns (91.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.347     2.566    PLL_RST_SYNC/reset_IBUF
    SLICE_X65Y41         FDCE                                         f  PLL_RST_SYNC/rst_syn1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    PLL_RST_SYNC/clk
    SLICE_X65Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PLL_RST_SYNC/rst_syn_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.566ns  (logic 0.219ns (8.546%)  route 2.347ns (91.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.347     2.566    PLL_RST_SYNC/reset_IBUF
    SLICE_X64Y41         FDCE                                         f  PLL_RST_SYNC/rst_syn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    PLL_RST_SYNC/clk
    SLICE_X64Y41         FDCE                                         r  PLL_RST_SYNC/rst_syn_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pll_en_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.566ns  (logic 0.219ns (8.546%)  route 2.347ns (91.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.347     2.566    reset_IBUF
    SLICE_X64Y41         FDCE                                         f  pll_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_en_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pll_lock1_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.566ns  (logic 0.219ns (8.546%)  route 2.347ns (91.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.347     2.566    reset_IBUF
    SLICE_X64Y41         FDCE                                         f  pll_lock1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pll_lock2_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.566ns  (logic 0.219ns (8.546%)  route 2.347ns (91.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          2.347     2.566    reset_IBUF
    SLICE_X64Y41         FDCE                                         f  pll_lock2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=7, routed)           0.714     1.128    clk_IBUF
    SLICE_X64Y41         FDCE                                         r  pll_lock2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_int

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.827ns  (logic 2.071ns (21.072%)  route 7.756ns (78.928%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.450     8.877    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1/O
                         net (fo=5, routed)           0.825     9.827    NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1_n_0
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.490     1.490    NPU/NPU_CTRL/clk_out2
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[2]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.827ns  (logic 2.071ns (21.072%)  route 7.756ns (78.928%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.450     8.877    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1/O
                         net (fo=5, routed)           0.825     9.827    NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1_n_0
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.490     1.490    NPU/NPU_CTRL/clk_out2
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[1]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.827ns  (logic 2.071ns (21.072%)  route 7.756ns (78.928%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.450     8.877    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1/O
                         net (fo=5, routed)           0.825     9.827    NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1_n_0
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.490     1.490    NPU/NPU_CTRL/clk_out2
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[3]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.343ns  (logic 2.071ns (22.162%)  route 7.273ns (77.838%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.450     8.877    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1/O
                         net (fo=5, routed)           0.342     9.343    NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1_n_0
    SLICE_X3Y74          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.492     1.492    NPU/NPU_CTRL/clk_out2
    SLICE_X3Y74          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[3]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.343ns  (logic 2.071ns (22.162%)  route 7.273ns (77.838%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.450     8.877    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.001 r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1/O
                         net (fo=5, routed)           0.342     9.343    NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_1_n_0
    SLICE_X3Y74          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.492     1.492    NPU/NPU_CTRL/clk_out2
    SLICE_X3Y74          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[2]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.307ns  (logic 2.097ns (22.529%)  route 7.210ns (77.472%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.729     9.157    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.150     9.307 r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1[3]_i_1/O
                         net (fo=1, routed)           0.000     9.307    NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1[3]_i_1_n_0
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.490     1.490    NPU/NPU_CTRL/clk_out2
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[3]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.281ns  (logic 2.071ns (22.311%)  route 7.210ns (77.689%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 f  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 f  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.729     9.157    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     9.281 r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.281    NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[2]_i_1_n_0
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.490     1.490    NPU/NPU_CTRL/clk_out2
    SLICE_X4Y75          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[2]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.255ns  (logic 2.097ns (22.654%)  route 7.159ns (77.346%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.678     9.105    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.150     9.255 r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.255    NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1[2]_i_1_n_0
    SLICE_X3Y74          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.492     1.492    NPU/NPU_CTRL/clk_out2
    SLICE_X3Y74          FDCE                                         r  NPU/NPU_CTRL/quad_row_col_cnt_max_minus_1_reg[2]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.229ns  (logic 2.071ns (22.436%)  route 7.159ns (77.564%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.678     9.105    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.124     9.229 r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_2/O
                         net (fo=1, routed)           0.000     9.229    NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1[3]_i_2_n_0
    SLICE_X3Y74          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.492     1.492    NPU/NPU_CTRL/clk_out2
    SLICE_X3Y74          FDCE                                         r  NPU/NPU_CTRL/filter_num_in_ch_cnt_max_minus_1_reg[3]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            NPU/NPU_CTRL/npu_state_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.427ns  (logic 1.947ns (23.100%)  route 6.481ns (76.900%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          4.794     6.263    NPU/DECODER/ext_input_io[0]
    SLICE_X28Y53         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  NPU/DECODER/npu_state_r[1]_i_2/O
                         net (fo=1, routed)           1.686     8.101    NPU/NPU_CTRL/npu_state_r_reg[1]_36
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.326     8.427 r  NPU/NPU_CTRL/npu_state_r[1]_i_1/O
                         net (fo=6, routed)           0.000     8.427    NPU/NPU_CTRL/nxt_npu_state_r[1]
    SLICE_X5Y73          FDCE                                         r  NPU/NPU_CTRL/npu_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        1.492     1.492    NPU/NPU_CTRL/clk_out2
    SLICE_X5Y73          FDCE                                         r  NPU/NPU_CTRL/npu_state_r_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_input_io[0]
                            (input port)
  Destination:            CAMERA_UNIT/GPIO_INST/IO_GEN[0].cdc_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.210ns (33.024%)  route 0.425ns (66.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  ext_input_io[0] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  ext_input_io_IBUF[0]_inst/O
                         net (fo=1, routed)           0.425     0.634    CAMERA_UNIT/GPIO_INST/ext_input_io[0]
    SLICE_X7Y7           FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[0].cdc_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.863     0.863    CAMERA_UNIT/GPIO_INST/clk_out2
    SLICE_X7Y7           FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[0].cdc_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SSD_INTERFACE/addr_latched_reg[2]/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.219ns (23.005%)  route 0.734ns (76.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          0.734     0.953    SSD_INTERFACE/reset_IBUF
    SLICE_X9Y29          FDCE                                         f  SSD_INTERFACE/addr_latched_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.825     0.825    SSD_INTERFACE/clk_out2
    SLICE_X9Y29          FDCE                                         r  SSD_INTERFACE/addr_latched_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SSD_INTERFACE/ahb_s0_hready_o_reg/PRE
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.219ns (23.005%)  route 0.734ns (76.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          0.734     0.953    SSD_INTERFACE/reset_IBUF
    SLICE_X9Y29          FDPE                                         f  SSD_INTERFACE/ahb_s0_hready_o_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.825     0.825    SSD_INTERFACE/clk_out2
    SLICE_X9Y29          FDPE                                         r  SSD_INTERFACE/ahb_s0_hready_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SSD_INTERFACE/csr_state_reg/CLR
                            (removal check against rising-edge clock clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.219ns (23.005%)  route 0.734ns (76.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=53, routed)          0.734     0.953    SSD_INTERFACE/reset_IBUF
    SLICE_X9Y29          FDCE                                         f  SSD_INTERFACE/csr_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.825     0.825    SSD_INTERFACE/clk_out2
    SLICE_X9Y29          FDCE                                         r  SSD_INTERFACE/csr_state_reg/C

Slack:                    inf
  Source:                 ext_input_io[1]
                            (input port)
  Destination:            CAMERA_UNIT/GPIO_INST/IO_GEN[1].cdc_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.223ns (22.185%)  route 0.783ns (77.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  ext_input_io[1] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  ext_input_io_IBUF[1]_inst/O
                         net (fo=10, routed)          0.783     1.006    CAMERA_UNIT/GPIO_INST/ext_input_io[1]
    SLICE_X63Y5          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[1].cdc_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.866     0.866    CAMERA_UNIT/GPIO_INST/clk_out2
    SLICE_X63Y5          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[1].cdc_sync_reg[0]/C

Slack:                    inf
  Source:                 ext_input_io[7]
                            (input port)
  Destination:            CAMERA_UNIT/GPIO_INST/IO_GEN[7].cdc_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.223ns (21.567%)  route 0.809ns (78.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  ext_input_io[7] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[7]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  ext_input_io_IBUF[7]_inst/O
                         net (fo=1, routed)           0.809     1.032    CAMERA_UNIT/GPIO_INST/ext_input_io[7]
    SLICE_X65Y8          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[7].cdc_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/GPIO_INST/clk_out2
    SLICE_X65Y8          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[7].cdc_sync_reg[0]/C

Slack:                    inf
  Source:                 ext_input_io[6]
                            (input port)
  Destination:            CAMERA_UNIT/GPIO_INST/IO_GEN[6].cdc_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.220ns (20.985%)  route 0.830ns (79.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ext_input_io[6] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[6]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ext_input_io_IBUF[6]_inst/O
                         net (fo=1, routed)           0.830     1.050    CAMERA_UNIT/GPIO_INST/ext_input_io[6]
    SLICE_X56Y21         FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[6].cdc_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.825     0.825    CAMERA_UNIT/GPIO_INST/clk_out2
    SLICE_X56Y21         FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[6].cdc_sync_reg[0]/C

Slack:                    inf
  Source:                 ext_input_io[3]
                            (input port)
  Destination:            CAMERA_UNIT/GPIO_INST/IO_GEN[3].cdc_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.237ns (20.679%)  route 0.908ns (79.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ext_input_io[3] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  ext_input_io_IBUF[3]_inst/O
                         net (fo=28, routed)          0.908     1.144    CAMERA_UNIT/GPIO_INST/ext_input_io[3]
    SLICE_X61Y3          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[3].cdc_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.864     0.864    CAMERA_UNIT/GPIO_INST/clk_out2
    SLICE_X61Y3          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[3].cdc_sync_reg[0]/C

Slack:                    inf
  Source:                 ext_input_io[5]
                            (input port)
  Destination:            CAMERA_UNIT/GPIO_INST/IO_GEN[5].cdc_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.226ns (19.001%)  route 0.963ns (80.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ext_input_io[5] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_input_io_IBUF[5]_inst/O
                         net (fo=1, routed)           0.963     1.189    CAMERA_UNIT/GPIO_INST/ext_input_io[5]
    SLICE_X65Y8          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[5].cdc_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.865     0.865    CAMERA_UNIT/GPIO_INST/clk_out2
    SLICE_X65Y8          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[5].cdc_sync_reg[0]/C

Slack:                    inf
  Source:                 ext_input_io[2]
                            (input port)
  Destination:            CAMERA_UNIT/GPIO_INST/IO_GEN[2].cdc_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.221ns (18.186%)  route 0.994ns (81.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ext_input_io[2] (IN)
                         net (fo=0)                   0.000     0.000    ext_input_io[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ext_input_io_IBUF[2]_inst/O
                         net (fo=10, routed)          0.994     1.215    CAMERA_UNIT/GPIO_INST/ext_input_io[2]
    SLICE_X61Y3          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[2].cdc_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_int rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 r  PLL_INST/inst/clkout2_buf/O
                         net (fo=9272, routed)        0.864     0.864    CAMERA_UNIT/GPIO_INST/clk_out2
    SLICE_X61Y3          FDCE                                         r  CAMERA_UNIT/GPIO_INST/IO_GEN[2].cdc_sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  p_clock

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p_data[0]
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.104ns  (logic 1.465ns (24.003%)  route 4.639ns (75.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  p_data[0] (IN)
                         net (fo=0)                   0.000     0.000    p_data[0]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  p_data_IBUF[0]_inst/O
                         net (fo=1, routed)           4.639     6.104    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492     4.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 p_data[4]
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.448ns (24.402%)  route 4.487ns (75.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  p_data[4] (IN)
                         net (fo=0)                   0.000     0.000    p_data[4]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  p_data_IBUF[4]_inst/O
                         net (fo=1, routed)           4.487     5.935    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492     4.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 p_data[1]
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.865ns  (logic 1.457ns (24.843%)  route 4.408ns (75.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  p_data[1] (IN)
                         net (fo=0)                   0.000     0.000    p_data[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  p_data_IBUF[1]_inst/O
                         net (fo=1, routed)           4.408     5.865    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492     4.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 p_data[6]
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 1.450ns (24.908%)  route 4.372ns (75.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  p_data[6] (IN)
                         net (fo=0)                   0.000     0.000    p_data[6]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  p_data_IBUF[6]_inst/O
                         net (fo=1, routed)           4.372     5.822    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492     4.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 p_data[2]
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.742ns  (logic 1.470ns (25.601%)  route 4.272ns (74.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  p_data[2] (IN)
                         net (fo=0)                   0.000     0.000    p_data[2]
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  p_data_IBUF[2]_inst/O
                         net (fo=1, routed)           4.272     5.742    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492     4.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 p_data[7]
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.705ns  (logic 1.437ns (25.196%)  route 4.267ns (74.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  p_data[7] (IN)
                         net (fo=0)                   0.000     0.000    p_data[7]
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  p_data_IBUF[7]_inst/O
                         net (fo=1, routed)           4.267     5.705    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492     4.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 p_data[5]
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.453ns (25.821%)  route 4.175ns (74.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  p_data[5] (IN)
                         net (fo=0)                   0.000     0.000    p_data[5]
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  p_data_IBUF[5]_inst/O
                         net (fo=1, routed)           4.175     5.628    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492     4.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 p_data[3]
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 1.448ns (26.523%)  route 4.012ns (73.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  p_data[3] (IN)
                         net (fo=0)                   0.000     0.000    p_data[3]
    B16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  p_data_IBUF[3]_inst/O
                         net (fo=1, routed)           4.012     5.461    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.492     4.818    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 href
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 1.712ns (34.037%)  route 3.318ns (65.963%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  href (IN)
                         net (fo=0)                   0.000     0.000    href
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  href_IBUF_inst/O
                         net (fo=1, routed)           1.820     3.284    CAMERA_UNIT/CAMERA_UNIT/CAMERA/href_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     3.408 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     3.841    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.065     5.030    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519     4.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C

Slack:                    inf
  Source:                 href
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 1.712ns (34.037%)  route 3.318ns (65.963%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  href (IN)
                         net (fo=0)                   0.000     0.000    href
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  href_IBUF_inst/O
                         net (fo=1, routed)           1.820     3.284    CAMERA_UNIT/CAMERA_UNIT/CAMERA/href_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     3.408 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.433     3.841    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     3.965 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.065     5.030    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.326 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.519     4.846    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.255ns (28.401%)  route 0.643ns (71.599%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  vsync (IN)
                         net (fo=0)                   0.000     0.000    vsync
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  vsync_IBUF_inst/O
                         net (fo=4, routed)           0.643     0.853    CAMERA_UNIT/CAMERA_UNIT/CAMERA/vsync_IBUF
    SLICE_X6Y3           LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000     0.898    CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/fifo_wr_en_reg/C

Slack:                    inf
  Source:                 vsync
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.255ns (25.945%)  route 0.728ns (74.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  vsync (IN)
                         net (fo=0)                   0.000     0.000    vsync
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  vsync_IBUF_inst/O
                         net (fo=4, routed)           0.728     0.938    CAMERA_UNIT/CAMERA_UNIT/CAMERA/vsync_IBUF
    SLICE_X6Y3           LUT6 (Prop_lut6_I1_O)        0.045     0.983 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.983    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[1]_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[1]/C

Slack:                    inf
  Source:                 vsync
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.255ns (25.919%)  route 0.729ns (74.081%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  vsync (IN)
                         net (fo=0)                   0.000     0.000    vsync
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  vsync_IBUF_inst/O
                         net (fo=4, routed)           0.729     0.939    CAMERA_UNIT/CAMERA_UNIT/CAMERA/vsync_IBUF
    SLICE_X6Y3           LUT6 (Prop_lut6_I1_O)        0.045     0.984 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.984    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[2]_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.975    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y3           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[2]/C

Slack:                    inf
  Source:                 href
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.323ns (27.240%)  route 0.863ns (72.760%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  href (IN)
                         net (fo=0)                   0.000     0.000    href
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  href_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.960    CAMERA_UNIT/CAMERA_UNIT/CAMERA/href_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.135     1.140    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT4 (Prop_lut4_I1_O)        0.046     1.186 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     1.186    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X3Y5           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X3Y5           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 vsync
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.255ns (21.212%)  route 0.947ns (78.788%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  vsync (IN)
                         net (fo=0)                   0.000     0.000    vsync
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  vsync_IBUF_inst/O
                         net (fo=4, routed)           0.947     1.158    CAMERA_UNIT/CAMERA_UNIT/CAMERA/vsync_IBUF
    SLICE_X6Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.203 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.203    CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state[0]_i_1_n_0
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.865     1.976    CAMERA_UNIT/CAMERA_UNIT/CAMERA/CLK
    SLICE_X6Y2           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/FSM_sequential_cam_state_reg[0]/C

Slack:                    inf
  Source:                 href
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.322ns (24.448%)  route 0.996ns (75.552%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  href (IN)
                         net (fo=0)                   0.000     0.000    href
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  href_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.960    CAMERA_UNIT/CAMERA_UNIT/CAMERA/href_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.135     1.140    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.185 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          0.132     1.318    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C

Slack:                    inf
  Source:                 href
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.322ns (24.448%)  route 0.996ns (75.552%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  href (IN)
                         net (fo=0)                   0.000     0.000    href
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  href_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.960    CAMERA_UNIT/CAMERA_UNIT/CAMERA/href_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.135     1.140    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.185 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          0.132     1.318    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C

Slack:                    inf
  Source:                 href
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.322ns (24.448%)  route 0.996ns (75.552%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  href (IN)
                         net (fo=0)                   0.000     0.000    href
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  href_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.960    CAMERA_UNIT/CAMERA_UNIT/CAMERA/href_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.135     1.140    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.185 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          0.132     1.318    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C

Slack:                    inf
  Source:                 href
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.322ns (24.448%)  route 0.996ns (75.552%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  href (IN)
                         net (fo=0)                   0.000     0.000    href
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  href_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.960    CAMERA_UNIT/CAMERA_UNIT/CAMERA/href_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.135     1.140    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.185 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          0.132     1.318    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C

Slack:                    inf
  Source:                 href
                            (input port)
  Destination:            CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by p_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.322ns (24.448%)  route 0.996ns (75.552%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  href (IN)
                         net (fo=0)                   0.000     0.000    href
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  href_IBUF_inst/O
                         net (fo=1, routed)           0.728     0.960    CAMERA_UNIT/CAMERA_UNIT/CAMERA/href_IBUF
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO_i_1/O
                         net (fo=2, routed)           0.135     1.140    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.185 r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          0.132     1.318    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock p_clock rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  p_clock (IN)
                         net (fo=0)                   0.000     0.000    p_clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  p_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    p_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.111 r  p_clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.866     1.977    CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y4           FDCE                                         r  CAMERA_UNIT/CAMERA_UNIT/CAMERA/SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C





