// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// AXILiteS
// 0x000 : reserved
// 0x004 : reserved
// 0x008 : reserved
// 0x00c : reserved
// 0x010 : Data signal of filter_0_V
//         bit 7~0 - filter_0_V[7:0] (Read/Write)
//         others  - reserved
// 0x014 : reserved
// 0x018 : Data signal of filter_1_V
//         bit 7~0 - filter_1_V[7:0] (Read/Write)
//         others  - reserved
// 0x01c : reserved
// 0x020 : Data signal of filter_2_V
//         bit 7~0 - filter_2_V[7:0] (Read/Write)
//         others  - reserved
// 0x024 : reserved
// 0x028 : Data signal of filter_3_V
//         bit 7~0 - filter_3_V[7:0] (Read/Write)
//         others  - reserved
// 0x02c : reserved
// 0x030 : Data signal of filter_4_V
//         bit 7~0 - filter_4_V[7:0] (Read/Write)
//         others  - reserved
// 0x034 : reserved
// 0x038 : Data signal of filter_5_V
//         bit 7~0 - filter_5_V[7:0] (Read/Write)
//         others  - reserved
// 0x03c : reserved
// 0x040 : Data signal of filter_6_V
//         bit 7~0 - filter_6_V[7:0] (Read/Write)
//         others  - reserved
// 0x044 : reserved
// 0x048 : Data signal of filter_7_V
//         bit 7~0 - filter_7_V[7:0] (Read/Write)
//         others  - reserved
// 0x04c : reserved
// 0x050 : Data signal of filter_8_V
//         bit 7~0 - filter_8_V[7:0] (Read/Write)
//         others  - reserved
// 0x054 : reserved
// 0x058 : Data signal of filter_9_V
//         bit 7~0 - filter_9_V[7:0] (Read/Write)
//         others  - reserved
// 0x05c : reserved
// 0x060 : Data signal of filter_10_V
//         bit 7~0 - filter_10_V[7:0] (Read/Write)
//         others  - reserved
// 0x064 : reserved
// 0x068 : Data signal of filter_11_V
//         bit 7~0 - filter_11_V[7:0] (Read/Write)
//         others  - reserved
// 0x06c : reserved
// 0x070 : Data signal of filter_12_V
//         bit 7~0 - filter_12_V[7:0] (Read/Write)
//         others  - reserved
// 0x074 : reserved
// 0x078 : Data signal of filter_13_V
//         bit 7~0 - filter_13_V[7:0] (Read/Write)
//         others  - reserved
// 0x07c : reserved
// 0x080 : Data signal of filter_14_V
//         bit 7~0 - filter_14_V[7:0] (Read/Write)
//         others  - reserved
// 0x084 : reserved
// 0x088 : Data signal of filter_15_V
//         bit 7~0 - filter_15_V[7:0] (Read/Write)
//         others  - reserved
// 0x08c : reserved
// 0x090 : Data signal of filter_16_V
//         bit 7~0 - filter_16_V[7:0] (Read/Write)
//         others  - reserved
// 0x094 : reserved
// 0x098 : Data signal of filter_17_V
//         bit 7~0 - filter_17_V[7:0] (Read/Write)
//         others  - reserved
// 0x09c : reserved
// 0x0a0 : Data signal of filter_18_V
//         bit 7~0 - filter_18_V[7:0] (Read/Write)
//         others  - reserved
// 0x0a4 : reserved
// 0x0a8 : Data signal of filter_19_V
//         bit 7~0 - filter_19_V[7:0] (Read/Write)
//         others  - reserved
// 0x0ac : reserved
// 0x0b0 : Data signal of filter_20_V
//         bit 7~0 - filter_20_V[7:0] (Read/Write)
//         others  - reserved
// 0x0b4 : reserved
// 0x0b8 : Data signal of filter_21_V
//         bit 7~0 - filter_21_V[7:0] (Read/Write)
//         others  - reserved
// 0x0bc : reserved
// 0x0c0 : Data signal of filter_22_V
//         bit 7~0 - filter_22_V[7:0] (Read/Write)
//         others  - reserved
// 0x0c4 : reserved
// 0x0c8 : Data signal of filter_23_V
//         bit 7~0 - filter_23_V[7:0] (Read/Write)
//         others  - reserved
// 0x0cc : reserved
// 0x0d0 : Data signal of filter_24_V
//         bit 7~0 - filter_24_V[7:0] (Read/Write)
//         others  - reserved
// 0x0d4 : reserved
// 0x0d8 : Data signal of filter_25_V
//         bit 7~0 - filter_25_V[7:0] (Read/Write)
//         others  - reserved
// 0x0dc : reserved
// 0x0e0 : Data signal of filter_26_V
//         bit 7~0 - filter_26_V[7:0] (Read/Write)
//         others  - reserved
// 0x0e4 : reserved
// 0x0e8 : Data signal of filter_27_V
//         bit 7~0 - filter_27_V[7:0] (Read/Write)
//         others  - reserved
// 0x0ec : reserved
// 0x0f0 : Data signal of filter_28_V
//         bit 7~0 - filter_28_V[7:0] (Read/Write)
//         others  - reserved
// 0x0f4 : reserved
// 0x0f8 : Data signal of filter_29_V
//         bit 7~0 - filter_29_V[7:0] (Read/Write)
//         others  - reserved
// 0x0fc : reserved
// 0x100 : Data signal of filter_30_V
//         bit 7~0 - filter_30_V[7:0] (Read/Write)
//         others  - reserved
// 0x104 : reserved
// 0x108 : Data signal of filter_31_V
//         bit 7~0 - filter_31_V[7:0] (Read/Write)
//         others  - reserved
// 0x10c : reserved
// 0x110 : Data signal of filter_32_V
//         bit 7~0 - filter_32_V[7:0] (Read/Write)
//         others  - reserved
// 0x114 : reserved
// 0x118 : Data signal of filter_33_V
//         bit 7~0 - filter_33_V[7:0] (Read/Write)
//         others  - reserved
// 0x11c : reserved
// 0x120 : Data signal of filter_34_V
//         bit 7~0 - filter_34_V[7:0] (Read/Write)
//         others  - reserved
// 0x124 : reserved
// 0x128 : Data signal of filter_35_V
//         bit 7~0 - filter_35_V[7:0] (Read/Write)
//         others  - reserved
// 0x12c : reserved
// 0x130 : Data signal of filter_36_V
//         bit 7~0 - filter_36_V[7:0] (Read/Write)
//         others  - reserved
// 0x134 : reserved
// 0x138 : Data signal of filter_37_V
//         bit 7~0 - filter_37_V[7:0] (Read/Write)
//         others  - reserved
// 0x13c : reserved
// 0x140 : Data signal of filter_38_V
//         bit 7~0 - filter_38_V[7:0] (Read/Write)
//         others  - reserved
// 0x144 : reserved
// 0x148 : Data signal of filter_39_V
//         bit 7~0 - filter_39_V[7:0] (Read/Write)
//         others  - reserved
// 0x14c : reserved
// 0x150 : Data signal of filter_40_V
//         bit 7~0 - filter_40_V[7:0] (Read/Write)
//         others  - reserved
// 0x154 : reserved
// 0x158 : Data signal of filter_41_V
//         bit 7~0 - filter_41_V[7:0] (Read/Write)
//         others  - reserved
// 0x15c : reserved
// 0x160 : Data signal of filter_42_V
//         bit 7~0 - filter_42_V[7:0] (Read/Write)
//         others  - reserved
// 0x164 : reserved
// 0x168 : Data signal of filter_43_V
//         bit 7~0 - filter_43_V[7:0] (Read/Write)
//         others  - reserved
// 0x16c : reserved
// 0x170 : Data signal of filter_44_V
//         bit 7~0 - filter_44_V[7:0] (Read/Write)
//         others  - reserved
// 0x174 : reserved
// 0x178 : Data signal of filter_45_V
//         bit 7~0 - filter_45_V[7:0] (Read/Write)
//         others  - reserved
// 0x17c : reserved
// 0x180 : Data signal of filter_46_V
//         bit 7~0 - filter_46_V[7:0] (Read/Write)
//         others  - reserved
// 0x184 : reserved
// 0x188 : Data signal of filter_47_V
//         bit 7~0 - filter_47_V[7:0] (Read/Write)
//         others  - reserved
// 0x18c : reserved
// 0x190 : Data signal of filter_48_V
//         bit 7~0 - filter_48_V[7:0] (Read/Write)
//         others  - reserved
// 0x194 : reserved
// 0x198 : Data signal of filter_49_V
//         bit 7~0 - filter_49_V[7:0] (Read/Write)
//         others  - reserved
// 0x19c : reserved
// 0x1a0 : Data signal of filter_50_V
//         bit 7~0 - filter_50_V[7:0] (Read/Write)
//         others  - reserved
// 0x1a4 : reserved
// 0x1a8 : Data signal of filter_51_V
//         bit 7~0 - filter_51_V[7:0] (Read/Write)
//         others  - reserved
// 0x1ac : reserved
// 0x1b0 : Data signal of filter_52_V
//         bit 7~0 - filter_52_V[7:0] (Read/Write)
//         others  - reserved
// 0x1b4 : reserved
// 0x1b8 : Data signal of filter_53_V
//         bit 7~0 - filter_53_V[7:0] (Read/Write)
//         others  - reserved
// 0x1bc : reserved
// 0x1c0 : Data signal of filter_54_V
//         bit 7~0 - filter_54_V[7:0] (Read/Write)
//         others  - reserved
// 0x1c4 : reserved
// 0x1c8 : Data signal of filter_55_V
//         bit 7~0 - filter_55_V[7:0] (Read/Write)
//         others  - reserved
// 0x1cc : reserved
// 0x1d0 : Data signal of filter_56_V
//         bit 7~0 - filter_56_V[7:0] (Read/Write)
//         others  - reserved
// 0x1d4 : reserved
// 0x1d8 : Data signal of filter_57_V
//         bit 7~0 - filter_57_V[7:0] (Read/Write)
//         others  - reserved
// 0x1dc : reserved
// 0x1e0 : Data signal of filter_58_V
//         bit 7~0 - filter_58_V[7:0] (Read/Write)
//         others  - reserved
// 0x1e4 : reserved
// 0x1e8 : Data signal of filter_59_V
//         bit 7~0 - filter_59_V[7:0] (Read/Write)
//         others  - reserved
// 0x1ec : reserved
// 0x1f0 : Data signal of filter_60_V
//         bit 7~0 - filter_60_V[7:0] (Read/Write)
//         others  - reserved
// 0x1f4 : reserved
// 0x1f8 : Data signal of filter_61_V
//         bit 7~0 - filter_61_V[7:0] (Read/Write)
//         others  - reserved
// 0x1fc : reserved
// 0x200 : Data signal of filter_62_V
//         bit 7~0 - filter_62_V[7:0] (Read/Write)
//         others  - reserved
// 0x204 : reserved
// 0x208 : Data signal of filter_63_V
//         bit 7~0 - filter_63_V[7:0] (Read/Write)
//         others  - reserved
// 0x20c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFIR_STREAM_AXILITES_ADDR_FILTER_0_V_DATA  0x010
#define XFIR_STREAM_AXILITES_BITS_FILTER_0_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_1_V_DATA  0x018
#define XFIR_STREAM_AXILITES_BITS_FILTER_1_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_2_V_DATA  0x020
#define XFIR_STREAM_AXILITES_BITS_FILTER_2_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_3_V_DATA  0x028
#define XFIR_STREAM_AXILITES_BITS_FILTER_3_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_4_V_DATA  0x030
#define XFIR_STREAM_AXILITES_BITS_FILTER_4_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_5_V_DATA  0x038
#define XFIR_STREAM_AXILITES_BITS_FILTER_5_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_6_V_DATA  0x040
#define XFIR_STREAM_AXILITES_BITS_FILTER_6_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_7_V_DATA  0x048
#define XFIR_STREAM_AXILITES_BITS_FILTER_7_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_8_V_DATA  0x050
#define XFIR_STREAM_AXILITES_BITS_FILTER_8_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_9_V_DATA  0x058
#define XFIR_STREAM_AXILITES_BITS_FILTER_9_V_DATA  8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_10_V_DATA 0x060
#define XFIR_STREAM_AXILITES_BITS_FILTER_10_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_11_V_DATA 0x068
#define XFIR_STREAM_AXILITES_BITS_FILTER_11_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_12_V_DATA 0x070
#define XFIR_STREAM_AXILITES_BITS_FILTER_12_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_13_V_DATA 0x078
#define XFIR_STREAM_AXILITES_BITS_FILTER_13_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_14_V_DATA 0x080
#define XFIR_STREAM_AXILITES_BITS_FILTER_14_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_15_V_DATA 0x088
#define XFIR_STREAM_AXILITES_BITS_FILTER_15_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_16_V_DATA 0x090
#define XFIR_STREAM_AXILITES_BITS_FILTER_16_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_17_V_DATA 0x098
#define XFIR_STREAM_AXILITES_BITS_FILTER_17_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_18_V_DATA 0x0a0
#define XFIR_STREAM_AXILITES_BITS_FILTER_18_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_19_V_DATA 0x0a8
#define XFIR_STREAM_AXILITES_BITS_FILTER_19_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_20_V_DATA 0x0b0
#define XFIR_STREAM_AXILITES_BITS_FILTER_20_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_21_V_DATA 0x0b8
#define XFIR_STREAM_AXILITES_BITS_FILTER_21_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_22_V_DATA 0x0c0
#define XFIR_STREAM_AXILITES_BITS_FILTER_22_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_23_V_DATA 0x0c8
#define XFIR_STREAM_AXILITES_BITS_FILTER_23_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_24_V_DATA 0x0d0
#define XFIR_STREAM_AXILITES_BITS_FILTER_24_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_25_V_DATA 0x0d8
#define XFIR_STREAM_AXILITES_BITS_FILTER_25_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_26_V_DATA 0x0e0
#define XFIR_STREAM_AXILITES_BITS_FILTER_26_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_27_V_DATA 0x0e8
#define XFIR_STREAM_AXILITES_BITS_FILTER_27_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_28_V_DATA 0x0f0
#define XFIR_STREAM_AXILITES_BITS_FILTER_28_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_29_V_DATA 0x0f8
#define XFIR_STREAM_AXILITES_BITS_FILTER_29_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_30_V_DATA 0x100
#define XFIR_STREAM_AXILITES_BITS_FILTER_30_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_31_V_DATA 0x108
#define XFIR_STREAM_AXILITES_BITS_FILTER_31_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_32_V_DATA 0x110
#define XFIR_STREAM_AXILITES_BITS_FILTER_32_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_33_V_DATA 0x118
#define XFIR_STREAM_AXILITES_BITS_FILTER_33_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_34_V_DATA 0x120
#define XFIR_STREAM_AXILITES_BITS_FILTER_34_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_35_V_DATA 0x128
#define XFIR_STREAM_AXILITES_BITS_FILTER_35_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_36_V_DATA 0x130
#define XFIR_STREAM_AXILITES_BITS_FILTER_36_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_37_V_DATA 0x138
#define XFIR_STREAM_AXILITES_BITS_FILTER_37_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_38_V_DATA 0x140
#define XFIR_STREAM_AXILITES_BITS_FILTER_38_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_39_V_DATA 0x148
#define XFIR_STREAM_AXILITES_BITS_FILTER_39_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_40_V_DATA 0x150
#define XFIR_STREAM_AXILITES_BITS_FILTER_40_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_41_V_DATA 0x158
#define XFIR_STREAM_AXILITES_BITS_FILTER_41_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_42_V_DATA 0x160
#define XFIR_STREAM_AXILITES_BITS_FILTER_42_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_43_V_DATA 0x168
#define XFIR_STREAM_AXILITES_BITS_FILTER_43_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_44_V_DATA 0x170
#define XFIR_STREAM_AXILITES_BITS_FILTER_44_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_45_V_DATA 0x178
#define XFIR_STREAM_AXILITES_BITS_FILTER_45_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_46_V_DATA 0x180
#define XFIR_STREAM_AXILITES_BITS_FILTER_46_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_47_V_DATA 0x188
#define XFIR_STREAM_AXILITES_BITS_FILTER_47_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_48_V_DATA 0x190
#define XFIR_STREAM_AXILITES_BITS_FILTER_48_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_49_V_DATA 0x198
#define XFIR_STREAM_AXILITES_BITS_FILTER_49_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_50_V_DATA 0x1a0
#define XFIR_STREAM_AXILITES_BITS_FILTER_50_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_51_V_DATA 0x1a8
#define XFIR_STREAM_AXILITES_BITS_FILTER_51_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_52_V_DATA 0x1b0
#define XFIR_STREAM_AXILITES_BITS_FILTER_52_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_53_V_DATA 0x1b8
#define XFIR_STREAM_AXILITES_BITS_FILTER_53_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_54_V_DATA 0x1c0
#define XFIR_STREAM_AXILITES_BITS_FILTER_54_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_55_V_DATA 0x1c8
#define XFIR_STREAM_AXILITES_BITS_FILTER_55_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_56_V_DATA 0x1d0
#define XFIR_STREAM_AXILITES_BITS_FILTER_56_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_57_V_DATA 0x1d8
#define XFIR_STREAM_AXILITES_BITS_FILTER_57_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_58_V_DATA 0x1e0
#define XFIR_STREAM_AXILITES_BITS_FILTER_58_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_59_V_DATA 0x1e8
#define XFIR_STREAM_AXILITES_BITS_FILTER_59_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_60_V_DATA 0x1f0
#define XFIR_STREAM_AXILITES_BITS_FILTER_60_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_61_V_DATA 0x1f8
#define XFIR_STREAM_AXILITES_BITS_FILTER_61_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_62_V_DATA 0x200
#define XFIR_STREAM_AXILITES_BITS_FILTER_62_V_DATA 8
#define XFIR_STREAM_AXILITES_ADDR_FILTER_63_V_DATA 0x208
#define XFIR_STREAM_AXILITES_BITS_FILTER_63_V_DATA 8

