#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Oct 26 17:10:30 2019
# Process ID: 16499
# Current directory: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_data_fifo_in_0_synth_1
# Command line: vivado -log design_1_axis_data_fifo_in_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_in_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_data_fifo_in_0_synth_1/design_1_axis_data_fifo_in_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axis_data_fifo_in_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axis_data_fifo_in_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/ip_generated'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axis_data_fifo_in_0, cache-ID = 45ee9fdd38f7b383.
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 17:10:38 2019...
