
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 21539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'tree_reduction' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'VecOut_mux[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:2]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'pixel[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:3]
CRITICAL WARNING: [Vivado 12-2272] Clock names may not contain wildcard characters, as it confuses tcl. Skipping 'weight[*]' [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc:7]
get_clocks: Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2804.031 ; gain = 774.281 ; free physical = 98692 ; free virtual = 106696
Finished Parsing XDC File [/users/tareelou/git_neural/neural_network_simul/neural_network_simul.srcs/constrs_1/new/top_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:02:51 ; elapsed = 00:02:02 . Memory (MB): peak = 2804.031 ; gain = 1797.672 ; free physical = 98755 ; free virtual = 106692
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2876.066 ; gain = 64.031 ; free physical = 98766 ; free virtual = 106703
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: bc1c4081

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d440e31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 104190 ; free virtual = 112145

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 316176 cells.
Phase 2 Constant propagation | Checksum: 84e74a07

Time (s): cpu = 00:36:17 ; elapsed = 00:36:19 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101473 ; free virtual = 109447

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 468218 unconnected nets.
INFO: [Opt 31-11] Eliminated 173194 unconnected cells.
Phase 3 Sweep | Checksum: f1ceba6f

Time (s): cpu = 00:36:55 ; elapsed = 00:36:57 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101447 ; free virtual = 109435

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: f1ceba6f

Time (s): cpu = 00:37:01 ; elapsed = 00:37:04 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101427 ; free virtual = 109437

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101422 ; free virtual = 109438
Ending Logic Optimization Task | Checksum: f1ceba6f

Time (s): cpu = 00:37:03 ; elapsed = 00:37:05 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101412 ; free virtual = 109438

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f1ceba6f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101406 ; free virtual = 109437
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:38:03 ; elapsed = 00:37:26 . Memory (MB): peak = 2876.066 ; gain = 72.035 ; free physical = 101405 ; free virtual = 109436
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_242/top_level_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101396 ; free virtual = 109410
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_242/top_level_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101269 ; free virtual = 109351
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive AltSpreadLogic_medium
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'AltSpreadLogic_medium' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101280 ; free virtual = 109307
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101280 ; free virtual = 109308

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ab7b3a5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101280 ; free virtual = 109321

Phase 1.2 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.2 Build Placer Netlist Model | Checksum: 14d8768b8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101179 ; free virtual = 109220

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 14d8768b8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101176 ; free virtual = 109218
Phase 1 Placer Initialization | Checksum: 14d8768b8

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 2876.066 ; gain = 0.000 ; free physical = 101179 ; free virtual = 109220

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e1f52dec

Time (s): cpu = 00:02:30 ; elapsed = 00:01:12 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 101135 ; free virtual = 109186

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e1f52dec

Time (s): cpu = 00:02:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 101144 ; free virtual = 109196

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b57eeaea

Time (s): cpu = 00:02:56 ; elapsed = 00:01:29 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 101127 ; free virtual = 109178

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b44e2eab

Time (s): cpu = 00:02:57 ; elapsed = 00:01:30 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 101122 ; free virtual = 109174

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b44e2eab

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 101123 ; free virtual = 109174

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1398d5e60

Time (s): cpu = 00:03:02 ; elapsed = 00:01:32 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 101088 ; free virtual = 109155

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24b32dee7

Time (s): cpu = 00:03:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 101005 ; free virtual = 109066

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 194585fb4

Time (s): cpu = 00:03:36 ; elapsed = 00:02:05 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 100530 ; free virtual = 108592

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 194585fb4

Time (s): cpu = 00:03:38 ; elapsed = 00:02:06 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 100434 ; free virtual = 108496
Phase 3 Detail Placement | Checksum: 194585fb4

Time (s): cpu = 00:03:40 ; elapsed = 00:02:07 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 100389 ; free virtual = 108451

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.721. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 7b49651d

Time (s): cpu = 00:04:28 ; elapsed = 00:02:25 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 100229 ; free virtual = 108291
Phase 4.1 Post Commit Optimization | Checksum: 7b49651d

Time (s): cpu = 00:04:30 ; elapsed = 00:02:26 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 100203 ; free virtual = 108264

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7b49651d

Time (s): cpu = 00:04:32 ; elapsed = 00:02:27 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 100171 ; free virtual = 108233

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 7b49651d

Time (s): cpu = 00:04:33 ; elapsed = 00:02:28 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 100056 ; free virtual = 108117

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: eba749be

Time (s): cpu = 00:04:34 ; elapsed = 00:02:29 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 99984 ; free virtual = 108051
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eba749be

Time (s): cpu = 00:04:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 99929 ; free virtual = 108016
Ending Placer Task | Checksum: 77d3291d

Time (s): cpu = 00:04:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 99850 ; free virtual = 107957
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:51 ; elapsed = 00:02:38 . Memory (MB): peak = 2939.121 ; gain = 63.055 ; free physical = 99826 ; free virtual = 107941
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99361 ; free virtual = 107581
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_242/top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99492 ; free virtual = 107579
report_io: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99492 ; free virtual = 107578
report_utilization: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99483 ; free virtual = 107570
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99481 ; free virtual = 107567
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99478 ; free virtual = 107564

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1027d7f13

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99272 ; free virtual = 107358
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 23cb064d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99275 ; free virtual = 107361
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99275 ; free virtual = 107361
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99118 ; free virtual = 107274
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_242/top_level_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 99142 ; free virtual = 107244
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -684 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 179307 ConstDB: 0 ShapeSum: e766441 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10b63e453

Time (s): cpu = 00:02:09 ; elapsed = 00:01:30 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 98973 ; free virtual = 107164

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10b63e453

Time (s): cpu = 00:02:11 ; elapsed = 00:01:33 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 98969 ; free virtual = 107160

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10b63e453

Time (s): cpu = 00:02:12 ; elapsed = 00:01:34 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 98926 ; free virtual = 107117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10b63e453

Time (s): cpu = 00:02:13 ; elapsed = 00:01:34 . Memory (MB): peak = 2939.121 ; gain = 0.000 ; free physical = 98926 ; free virtual = 107117
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c02994e7

Time (s): cpu = 00:03:09 ; elapsed = 00:01:52 . Memory (MB): peak = 2976.191 ; gain = 37.070 ; free physical = 101348 ; free virtual = 109616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.184  | TNS=0.000  | WHS=22.161 | THS=0.000  |

Phase 2 Router Initialization | Checksum: ca4922d2

Time (s): cpu = 00:03:37 ; elapsed = 00:01:58 . Memory (MB): peak = 2976.191 ; gain = 37.070 ; free physical = 101297 ; free virtual = 109576

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1041a5289

Time (s): cpu = 00:07:15 ; elapsed = 00:02:57 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 101106 ; free virtual = 109496

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10109
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18c62a713

Time (s): cpu = 00:09:05 ; elapsed = 00:03:32 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99902 ; free virtual = 108293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18679395f

Time (s): cpu = 00:09:06 ; elapsed = 00:03:32 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99837 ; free virtual = 108228
Phase 4 Rip-up And Reroute | Checksum: 18679395f

Time (s): cpu = 00:09:07 ; elapsed = 00:03:33 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99814 ; free virtual = 108205

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18679395f

Time (s): cpu = 00:09:08 ; elapsed = 00:03:33 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99761 ; free virtual = 108152

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18679395f

Time (s): cpu = 00:09:08 ; elapsed = 00:03:33 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99754 ; free virtual = 108145
Phase 5 Delay and Skew Optimization | Checksum: 18679395f

Time (s): cpu = 00:09:08 ; elapsed = 00:03:33 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99739 ; free virtual = 108130

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b058a73

Time (s): cpu = 00:09:14 ; elapsed = 00:03:36 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99624 ; free virtual = 108015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.008  | TNS=0.000  | WHS=22.207 | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19b058a73

Time (s): cpu = 00:09:15 ; elapsed = 00:03:36 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99619 ; free virtual = 108009
Phase 6 Post Hold Fix | Checksum: 19b058a73

Time (s): cpu = 00:09:15 ; elapsed = 00:03:36 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99613 ; free virtual = 108004

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1416ff034

Time (s): cpu = 00:09:29 ; elapsed = 00:03:39 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99506 ; free virtual = 107897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1416ff034

Time (s): cpu = 00:09:29 ; elapsed = 00:03:40 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99484 ; free virtual = 107875

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.48107 %
  Global Horizontal Routing Utilization  = 7.70265 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1416ff034

Time (s): cpu = 00:09:32 ; elapsed = 00:03:40 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99494 ; free virtual = 107884

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1416ff034

Time (s): cpu = 00:09:32 ; elapsed = 00:03:40 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99494 ; free virtual = 107885

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1461b7780

Time (s): cpu = 00:09:42 ; elapsed = 00:03:50 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 99378 ; free virtual = 107769

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.025  | TNS=0.000  | WHS=22.207 | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: fa3b7551

Time (s): cpu = 00:10:33 ; elapsed = 00:04:07 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 98072 ; free virtual = 106396
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:34 ; elapsed = 00:04:08 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 98025 ; free virtual = 106349

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:50 ; elapsed = 00:04:16 . Memory (MB): peak = 3890.191 ; gain = 951.070 ; free physical = 98025 ; free virtual = 106349
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3890.191 ; gain = 0.000 ; free physical = 97632 ; free virtual = 106043
INFO: [Common 17-1381] The checkpoint '/users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_242/top_level_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3890.191 ; gain = 0.000 ; free physical = 97653 ; free virtual = 105997
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_242/top_level_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3922.207 ; gain = 32.016 ; free physical = 97509 ; free virtual = 105858
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /users/tareelou/git_neural/neural_network_simul/neural_network_simul.runs/imple_242/top_level_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3922.207 ; gain = 0.000 ; free physical = 97278 ; free virtual = 105568
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3922.207 ; gain = 0.000 ; free physical = 97110 ; free virtual = 105422
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3977.422 ; gain = 55.215 ; free physical = 96678 ; free virtual = 105043
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 17:33:08 2020...
