<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\impl\gwsynthesis\TangNanoDCJ11MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun 27 21:59:01 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>15532</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11138</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1548</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1337</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>ALE_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ALE_n_ibuf/I </td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>SCTL_n_ibuf/I </td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>BUFCTL_n_ibuf/I </td>
</tr>
<tr>
<td>EVENT_ACK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>EVENT_ACK_s0/F </td>
</tr>
<tr>
<td>n5956_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n5956_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">69.399(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>SCTL_n</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">39.880(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>EVENT_ACK</td>
<td>100.000(MHz)</td>
<td>422.429(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ALE_n!</h4>
<h4>No timing paths to get frequency of BUFCTL_n!</h4>
<h4>No timing paths to get frequency of n5956_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>-567.115</td>
<td>637</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Setup</td>
<td>-767.738</td>
<td>65</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>EVENT_ACK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>EVENT_ACK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n5956_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n5956_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-17.387</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_14_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>22.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-17.306</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_15_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>22.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-17.306</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>22.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-17.237</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>22.361</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-16.827</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_10_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>21.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-16.799</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_11_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>21.923</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-16.799</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_11_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>21.923</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-16.661</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>21.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-15.465</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-15.267</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_13_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-15.267</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-15.222</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_12_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.346</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-15.185</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_8_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.309</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-15.185</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.309</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-15.038</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-15.038</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.161</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-14.934</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_14_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-14.934</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>20.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-14.847</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_5_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-14.847</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-14.768</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_6_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.892</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-14.768</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.892</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.755</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.878</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.739</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.577</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_4_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>19.700</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.099</td>
<td>clk_60Hz_s1/D</td>
<td>clk_60Hz_s1/D</td>
<td>n5956_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.050</td>
<td>event_monitor_s1/Q</td>
<td>LED_B_4_s0/D</td>
<td>EVENT_ACK:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.562</td>
<td>0.558</td>
</tr>
<tr>
<td>3</td>
<td>0.102</td>
<td>n20584_s4/I0</td>
<td>dbg_regw_8_s0/D</td>
<td>BUFCTL_n:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.191</td>
<td>2.339</td>
</tr>
<tr>
<td>4</td>
<td>0.217</td>
<td>sdhd_inst/read_buf_5_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[5]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>5</td>
<td>0.323</td>
<td>sdhd_inst/read_buf_3_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[3]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>6</td>
<td>0.327</td>
<td>sdhd_inst/read_buf_4_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[4]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>7</td>
<td>0.328</td>
<td>sdhd_inst/read_buf_2_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[2]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>8</td>
<td>0.338</td>
<td>sdhd_inst/read_buf_7_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>9</td>
<td>0.338</td>
<td>sdhd_inst/read_buf_6_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[6]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>10</td>
<td>0.339</td>
<td>sdhd_inst/read_buf_0_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[0]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>11</td>
<td>0.347</td>
<td>sdhd_inst/read_dma_cnt_7_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[10]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>12</td>
<td>0.347</td>
<td>sdhd_inst/read_dma_cnt_6_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[9]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>13</td>
<td>0.348</td>
<td>sdhd_inst/read_dma_cnt_4_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>14</td>
<td>0.411</td>
<td>n20584_s4/I0</td>
<td>XCSR_ID_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.606</td>
</tr>
<tr>
<td>15</td>
<td>0.411</td>
<td>n20584_s4/I0</td>
<td>RCSR_ID_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.606</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>event_monitor_s1/Q</td>
<td>event_monitor_s1/D</td>
<td>EVENT_ACK:[R]</td>
<td>EVENT_ACK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>event_count_3_s0/Q</td>
<td>event_count_3_s0/D</td>
<td>EVENT_ACK:[R]</td>
<td>EVENT_ACK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>uart_tx_inst_dbg/cycle_cnt_2_s0/Q</td>
<td>uart_tx_inst_dbg/cycle_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>uart_tx_inst_dbg/cycle_cnt_6_s0/Q</td>
<td>uart_tx_inst_dbg/cycle_cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>uart_tx_inst_dbg/cycle_cnt_8_s0/Q</td>
<td>uart_tx_inst_dbg/cycle_cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>uart_tx_inst_dbg/cycle_cnt_12_s0/Q</td>
<td>uart_tx_inst_dbg/cycle_cnt_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>uart_tx_inst_dbg/cycle_cnt_14_s0/Q</td>
<td>uart_tx_inst_dbg/cycle_cnt_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>onboard_rgb_led/sout_s5/Q</td>
<td>onboard_rgb_led/sout_s5/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>onboard_rgb_led/bit_count_2_s0/Q</td>
<td>onboard_rgb_led/bit_count_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>onboard_rgb_led/bit_count_3_s0/Q</td>
<td>onboard_rgb_led/bit_count_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.063</td>
<td>DAL_latched_2_s0/Q</td>
<td>REG_KW11L_INT_ENABLE_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>n5956_6:[R]</td>
<td>5.000</td>
<td>3.651</td>
<td>7.342</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.577</td>
<td>DAL_latched_2_s0/Q</td>
<td>REG_KW11L_INT_ENABLE_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>n5956_6:[R]</td>
<td>5.000</td>
<td>3.651</td>
<td>6.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.214</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_3_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>7.337</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.006</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_13_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>7.130</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.924</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_13_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>7.048</td>
</tr>
<tr>
<td>6</td>
<td>2.059</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_14_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.065</td>
</tr>
<tr>
<td>7</td>
<td>2.059</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_8_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.065</td>
</tr>
<tr>
<td>8</td>
<td>2.065</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_11_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.059</td>
</tr>
<tr>
<td>9</td>
<td>2.093</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_11_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>3.030</td>
</tr>
<tr>
<td>10</td>
<td>2.131</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_11_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.992</td>
</tr>
<tr>
<td>11</td>
<td>2.131</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_15_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.992</td>
</tr>
<tr>
<td>12</td>
<td>2.131</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_15_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.992</td>
</tr>
<tr>
<td>13</td>
<td>2.131</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_1_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.992</td>
</tr>
<tr>
<td>14</td>
<td>2.140</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_15_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.983</td>
</tr>
<tr>
<td>15</td>
<td>2.209</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.915</td>
</tr>
<tr>
<td>16</td>
<td>2.254</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_7_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.869</td>
</tr>
<tr>
<td>17</td>
<td>2.601</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_2_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.523</td>
</tr>
<tr>
<td>18</td>
<td>2.750</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.373</td>
</tr>
<tr>
<td>19</td>
<td>2.838</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.286</td>
</tr>
<tr>
<td>20</td>
<td>2.843</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_1_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.280</td>
</tr>
<tr>
<td>21</td>
<td>2.843</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_14_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.280</td>
</tr>
<tr>
<td>22</td>
<td>2.843</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_13_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.280</td>
</tr>
<tr>
<td>23</td>
<td>2.843</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_13_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.280</td>
</tr>
<tr>
<td>24</td>
<td>2.850</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_15_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.273</td>
</tr>
<tr>
<td>25</td>
<td>2.855</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_0_s1/PRESET</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.193</td>
<td>2.269</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.259</td>
<td>n17311_s1/I0</td>
<td>REG_KE_MQ_7_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.454</td>
</tr>
<tr>
<td>2</td>
<td>0.259</td>
<td>n17303_s1/I0</td>
<td>REG_KE_MQ_9_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.454</td>
</tr>
<tr>
<td>3</td>
<td>0.260</td>
<td>n17277_s3/I0</td>
<td>REG_KE_MQ_15_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.455</td>
</tr>
<tr>
<td>4</td>
<td>0.260</td>
<td>n17333_s1/I1</td>
<td>REG_KE_MQ_2_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.455</td>
</tr>
<tr>
<td>5</td>
<td>0.264</td>
<td>n17369_s1/I1</td>
<td>REG_KE_AC_9_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>6</td>
<td>0.264</td>
<td>n17337_s1/I1</td>
<td>REG_KE_MQ_1_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>7</td>
<td>0.264</td>
<td>n17323_s1/I0</td>
<td>REG_KE_MQ_4_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>8</td>
<td>0.264</td>
<td>n17287_s1/I0</td>
<td>REG_KE_MQ_13_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>9</td>
<td>0.264</td>
<td>n17283_s1/I0</td>
<td>REG_KE_MQ_14_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.459</td>
</tr>
<tr>
<td>10</td>
<td>0.266</td>
<td>n17377_s1/I1</td>
<td>REG_KE_AC_7_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.461</td>
</tr>
<tr>
<td>11</td>
<td>0.270</td>
<td>n17405_s1/I1</td>
<td>REG_KE_AC_0_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.465</td>
</tr>
<tr>
<td>12</td>
<td>0.270</td>
<td>n17351_s1/I0</td>
<td>REG_KE_AC_13_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.465</td>
</tr>
<tr>
<td>13</td>
<td>0.270</td>
<td>n17353_s1/I1</td>
<td>REG_KE_AC_13_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.465</td>
</tr>
<tr>
<td>14</td>
<td>0.328</td>
<td>n17403_s1/I0</td>
<td>REG_KE_AC_0_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.523</td>
</tr>
<tr>
<td>15</td>
<td>0.330</td>
<td>n17387_s1/I0</td>
<td>REG_KE_AC_4_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.525</td>
</tr>
<tr>
<td>16</td>
<td>0.334</td>
<td>n17407_s1/I0</td>
<td>div_execute_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.529</td>
</tr>
<tr>
<td>17</td>
<td>0.334</td>
<td>n17363_s1/I0</td>
<td>REG_KE_AC_10_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.529</td>
</tr>
<tr>
<td>18</td>
<td>0.334</td>
<td>n17295_s1/I0</td>
<td>REG_KE_MQ_11_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.529</td>
</tr>
<tr>
<td>19</td>
<td>0.339</td>
<td>n17399_s1/I0</td>
<td>REG_KE_AC_1_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.534</td>
</tr>
<tr>
<td>20</td>
<td>0.339</td>
<td>n17379_s1/I0</td>
<td>REG_KE_AC_6_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.534</td>
</tr>
<tr>
<td>21</td>
<td>0.339</td>
<td>n17319_s1/I0</td>
<td>REG_KE_MQ_5_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.534</td>
</tr>
<tr>
<td>22</td>
<td>0.339</td>
<td>n17299_s1/I0</td>
<td>REG_KE_MQ_10_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.534</td>
</tr>
<tr>
<td>23</td>
<td>0.375</td>
<td>n17293_s1/I1</td>
<td>REG_KE_MQ_12_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.570</td>
</tr>
<tr>
<td>24</td>
<td>0.386</td>
<td>n17331_s1/I0</td>
<td>REG_KE_MQ_2_s1/PRESET</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.581</td>
</tr>
<tr>
<td>25</td>
<td>0.402</td>
<td>n17389_s1/I1</td>
<td>REG_KE_AC_4_s0/CLEAR</td>
<td>ALE_n:[F]</td>
<td>SCTL_n:[F]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.597</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_27_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>init_cnt_26_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>div_cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LED_R_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dbg_pbuf[237]_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dbg_pbuf[205]_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>dbg_pbuf[13]_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.632</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td>n2470_s8/I1</td>
</tr>
<tr>
<td>24.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td style=" background: #97FFFF;">n2470_s8/F</td>
</tr>
<tr>
<td>24.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][B]</td>
<td>n2470_s3/I3</td>
</tr>
<tr>
<td>24.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C42[1][B]</td>
<td style=" background: #97FFFF;">n2470_s3/F</td>
</tr>
<tr>
<td>25.300</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td>n2471_s2/I1</td>
</tr>
<tr>
<td>25.855</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td style=" background: #97FFFF;">n2471_s2/F</td>
</tr>
<tr>
<td>26.268</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[1][B]</td>
<td>n2471_s0/I2</td>
</tr>
<tr>
<td>26.823</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C47[1][B]</td>
<td style=" background: #97FFFF;">n2471_s0/F</td>
</tr>
<tr>
<td>27.840</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>REG_KE_AC_14_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_14_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>REG_KE_AC_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.482, 55.449%; route: 9.797, 43.520%; tC2Q: 0.232, 1.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.632</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td>n2470_s8/I1</td>
</tr>
<tr>
<td>24.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td style=" background: #97FFFF;">n2470_s8/F</td>
</tr>
<tr>
<td>24.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][B]</td>
<td>n2470_s3/I3</td>
</tr>
<tr>
<td>24.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C42[1][B]</td>
<td style=" background: #97FFFF;">n2470_s3/F</td>
</tr>
<tr>
<td>25.300</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[1][B]</td>
<td>n2470_s1/I0</td>
</tr>
<tr>
<td>25.870</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C44[1][B]</td>
<td style=" background: #97FFFF;">n2470_s1/F</td>
</tr>
<tr>
<td>25.872</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C44[0][B]</td>
<td>n2470_s0/I0</td>
</tr>
<tr>
<td>26.427</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C44[0][B]</td>
<td style=" background: #97FFFF;">n2470_s0/F</td>
</tr>
<tr>
<td>27.758</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[0][A]</td>
<td>REG_KE_AC_15_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_15_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47[0][A]</td>
<td>REG_KE_AC_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.497, 55.718%; route: 9.700, 43.248%; tC2Q: 0.232, 1.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.632</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td>n2470_s8/I1</td>
</tr>
<tr>
<td>24.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td style=" background: #97FFFF;">n2470_s8/F</td>
</tr>
<tr>
<td>24.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][B]</td>
<td>n2470_s3/I3</td>
</tr>
<tr>
<td>24.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C42[1][B]</td>
<td style=" background: #97FFFF;">n2470_s3/F</td>
</tr>
<tr>
<td>25.300</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[1][B]</td>
<td>n2470_s1/I0</td>
</tr>
<tr>
<td>25.870</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C44[1][B]</td>
<td style=" background: #97FFFF;">n2470_s1/F</td>
</tr>
<tr>
<td>25.872</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C44[0][B]</td>
<td>n2470_s0/I0</td>
</tr>
<tr>
<td>26.427</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C44[0][B]</td>
<td style=" background: #97FFFF;">n2470_s0/F</td>
</tr>
<tr>
<td>27.758</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>REG_KE_AC_15_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_15_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>REG_KE_AC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.497, 55.718%; route: 9.700, 43.248%; tC2Q: 0.232, 1.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.632</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td>n2470_s8/I1</td>
</tr>
<tr>
<td>24.181</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td style=" background: #97FFFF;">n2470_s8/F</td>
</tr>
<tr>
<td>24.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][B]</td>
<td>n2470_s3/I3</td>
</tr>
<tr>
<td>24.635</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C42[1][B]</td>
<td style=" background: #97FFFF;">n2470_s3/F</td>
</tr>
<tr>
<td>25.300</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td>n2471_s2/I1</td>
</tr>
<tr>
<td>25.855</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td style=" background: #97FFFF;">n2471_s2/F</td>
</tr>
<tr>
<td>26.268</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[1][B]</td>
<td>n2471_s0/I2</td>
</tr>
<tr>
<td>26.823</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C47[1][B]</td>
<td style=" background: #97FFFF;">n2471_s0/F</td>
</tr>
<tr>
<td>27.690</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>REG_KE_AC_14_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_14_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>REG_KE_AC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.482, 55.821%; route: 9.647, 43.141%; tC2Q: 0.232, 1.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.389</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td>n2475_s6/I1</td>
</tr>
<tr>
<td>23.906</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td style=" background: #97FFFF;">n2475_s6/F</td>
</tr>
<tr>
<td>25.060</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td>n2475_s2/I2</td>
</tr>
<tr>
<td>25.431</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td style=" background: #97FFFF;">n2475_s2/F</td>
</tr>
<tr>
<td>25.844</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C48[3][B]</td>
<td>n2475_s0/I1</td>
</tr>
<tr>
<td>26.297</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C48[3][B]</td>
<td style=" background: #97FFFF;">n2475_s0/F</td>
</tr>
<tr>
<td>27.280</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>REG_KE_AC_10_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_10_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>REG_KE_AC_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.711, 53.352%; route: 10.007, 45.591%; tC2Q: 0.232, 1.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.632</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][B]</td>
<td>n2474_s13/I2</td>
</tr>
<tr>
<td>24.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][B]</td>
<td style=" background: #97FFFF;">n2474_s13/F</td>
</tr>
<tr>
<td>25.048</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C45[2][B]</td>
<td>n2474_s1/I2</td>
</tr>
<tr>
<td>25.501</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C45[2][B]</td>
<td style=" background: #97FFFF;">n2474_s1/F</td>
</tr>
<tr>
<td>26.185</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>n2474_s0/I0</td>
</tr>
<tr>
<td>26.702</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C46[1][A]</td>
<td style=" background: #97FFFF;">n2474_s0/F</td>
</tr>
<tr>
<td>27.252</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>REG_KE_AC_11_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_11_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>REG_KE_AC_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.857, 54.085%; route: 9.834, 44.857%; tC2Q: 0.232, 1.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.632</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][B]</td>
<td>n2474_s13/I2</td>
</tr>
<tr>
<td>24.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][B]</td>
<td style=" background: #97FFFF;">n2474_s13/F</td>
</tr>
<tr>
<td>25.048</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C45[2][B]</td>
<td>n2474_s1/I2</td>
</tr>
<tr>
<td>25.501</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C45[2][B]</td>
<td style=" background: #97FFFF;">n2474_s1/F</td>
</tr>
<tr>
<td>26.185</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>n2474_s0/I0</td>
</tr>
<tr>
<td>26.702</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C46[1][A]</td>
<td style=" background: #97FFFF;">n2474_s0/F</td>
</tr>
<tr>
<td>27.252</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>REG_KE_AC_11_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_11_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>REG_KE_AC_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.857, 54.085%; route: 9.834, 44.857%; tC2Q: 0.232, 1.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.389</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td>n2475_s6/I1</td>
</tr>
<tr>
<td>23.906</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td style=" background: #97FFFF;">n2475_s6/F</td>
</tr>
<tr>
<td>25.060</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td>n2475_s2/I2</td>
</tr>
<tr>
<td>25.431</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td style=" background: #97FFFF;">n2475_s2/F</td>
</tr>
<tr>
<td>25.844</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C48[3][B]</td>
<td>n2475_s0/I1</td>
</tr>
<tr>
<td>26.297</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C48[3][B]</td>
<td style=" background: #97FFFF;">n2475_s0/F</td>
</tr>
<tr>
<td>27.113</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>REG_KE_AC_10_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_10_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>REG_KE_AC_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.711, 53.759%; route: 9.841, 45.176%; tC2Q: 0.232, 1.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.389</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[0][B]</td>
<td>n2473_s10/I2</td>
</tr>
<tr>
<td>23.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C42[0][B]</td>
<td style=" background: #97FFFF;">n2473_s10/F</td>
</tr>
<tr>
<td>23.940</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td>n2473_s1/I0</td>
</tr>
<tr>
<td>24.510</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td style=" background: #97FFFF;">n2473_s1/F</td>
</tr>
<tr>
<td>24.511</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[3][B]</td>
<td>n2473_s0/I0</td>
</tr>
<tr>
<td>24.882</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C42[3][B]</td>
<td style=" background: #97FFFF;">n2473_s0/F</td>
</tr>
<tr>
<td>25.918</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>REG_KE_AC_12_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_12_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>REG_KE_AC_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.860, 57.605%; route: 8.497, 41.269%; tC2Q: 0.232, 1.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.375</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td>n2472_s12/I3</td>
</tr>
<tr>
<td>23.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td style=" background: #97FFFF;">n2472_s12/F</td>
</tr>
<tr>
<td>23.946</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[3][B]</td>
<td>n2472_s1/I0</td>
</tr>
<tr>
<td>24.408</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C42[3][B]</td>
<td style=" background: #97FFFF;">n2472_s1/F</td>
</tr>
<tr>
<td>24.409</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>n2472_s0/I0</td>
</tr>
<tr>
<td>24.926</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C42[0][A]</td>
<td style=" background: #97FFFF;">n2472_s0/F</td>
</tr>
<tr>
<td>25.719</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][A]</td>
<td>REG_KE_AC_13_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_13_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[2][A]</td>
<td>REG_KE_AC_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.919, 58.455%; route: 8.239, 40.407%; tC2Q: 0.232, 1.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.375</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td>n2472_s12/I3</td>
</tr>
<tr>
<td>23.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td style=" background: #97FFFF;">n2472_s12/F</td>
</tr>
<tr>
<td>23.946</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[3][B]</td>
<td>n2472_s1/I0</td>
</tr>
<tr>
<td>24.408</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C42[3][B]</td>
<td style=" background: #97FFFF;">n2472_s1/F</td>
</tr>
<tr>
<td>24.409</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>n2472_s0/I0</td>
</tr>
<tr>
<td>24.926</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C42[0][A]</td>
<td style=" background: #97FFFF;">n2472_s0/F</td>
</tr>
<tr>
<td>25.719</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>REG_KE_AC_13_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_13_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>REG_KE_AC_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.919, 58.455%; route: 8.239, 40.407%; tC2Q: 0.232, 1.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.402</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>n2475_s11/I3</td>
</tr>
<tr>
<td>22.957</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">n2475_s11/F</td>
</tr>
<tr>
<td>23.389</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[0][B]</td>
<td>n2473_s10/I2</td>
</tr>
<tr>
<td>23.938</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C42[0][B]</td>
<td style=" background: #97FFFF;">n2473_s10/F</td>
</tr>
<tr>
<td>23.940</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td>n2473_s1/I0</td>
</tr>
<tr>
<td>24.510</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td style=" background: #97FFFF;">n2473_s1/F</td>
</tr>
<tr>
<td>24.511</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[3][B]</td>
<td>n2473_s0/I0</td>
</tr>
<tr>
<td>24.882</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C42[3][B]</td>
<td style=" background: #97FFFF;">n2473_s0/F</td>
</tr>
<tr>
<td>25.675</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>REG_KE_AC_12_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_12_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>REG_KE_AC_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.860, 58.292%; route: 8.254, 40.568%; tC2Q: 0.232, 1.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.242</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[3][B]</td>
<td>n2477_s6/I1</td>
</tr>
<tr>
<td>22.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C45[3][B]</td>
<td style=" background: #97FFFF;">n2477_s6/F</td>
</tr>
<tr>
<td>22.617</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td>n2477_s4/I0</td>
</tr>
<tr>
<td>23.134</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td style=" background: #97FFFF;">n2477_s4/F</td>
</tr>
<tr>
<td>23.790</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][B]</td>
<td>n2477_s1/I3</td>
</tr>
<tr>
<td>24.360</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C47[3][B]</td>
<td style=" background: #97FFFF;">n2477_s1/F</td>
</tr>
<tr>
<td>24.532</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[3][A]</td>
<td>n2477_s0/I0</td>
</tr>
<tr>
<td>25.087</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C48[3][A]</td>
<td style=" background: #97FFFF;">n2477_s0/F</td>
</tr>
<tr>
<td>25.638</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>REG_KE_AC_8_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_8_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>REG_KE_AC_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.828, 58.241%; route: 8.249, 40.616%; tC2Q: 0.232, 1.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n2476_s8/I2</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n2476_s8/F</td>
</tr>
<tr>
<td>22.242</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[3][B]</td>
<td>n2477_s6/I1</td>
</tr>
<tr>
<td>22.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C45[3][B]</td>
<td style=" background: #97FFFF;">n2477_s6/F</td>
</tr>
<tr>
<td>22.617</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td>n2477_s4/I0</td>
</tr>
<tr>
<td>23.134</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C45[0][A]</td>
<td style=" background: #97FFFF;">n2477_s4/F</td>
</tr>
<tr>
<td>23.790</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][B]</td>
<td>n2477_s1/I3</td>
</tr>
<tr>
<td>24.360</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C47[3][B]</td>
<td style=" background: #97FFFF;">n2477_s1/F</td>
</tr>
<tr>
<td>24.532</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[3][A]</td>
<td>n2477_s0/I0</td>
</tr>
<tr>
<td>25.087</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C48[3][A]</td>
<td style=" background: #97FFFF;">n2477_s0/F</td>
</tr>
<tr>
<td>25.638</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>REG_KE_AC_8_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_8_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>REG_KE_AC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.828, 58.241%; route: 8.249, 40.616%; tC2Q: 0.232, 1.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>n2481_s17/I1</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C45[0][A]</td>
<td style=" background: #97FFFF;">n2481_s17/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[3][A]</td>
<td>n2483_s5/I1</td>
</tr>
<tr>
<td>22.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C45[3][A]</td>
<td style=" background: #97FFFF;">n2483_s5/F</td>
</tr>
<tr>
<td>23.203</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C49[2][A]</td>
<td>n2483_s2/I0</td>
</tr>
<tr>
<td>23.758</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C49[2][A]</td>
<td style=" background: #97FFFF;">n2483_s2/F</td>
</tr>
<tr>
<td>24.005</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C49[0][B]</td>
<td>n2483_s0/I2</td>
</tr>
<tr>
<td>24.458</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C49[0][B]</td>
<td style=" background: #97FFFF;">n2483_s0/F</td>
</tr>
<tr>
<td>25.490</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td>REG_KE_AC_2_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_2_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C51[0][A]</td>
<td>REG_KE_AC_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.340, 56.247%; route: 8.589, 42.602%; tC2Q: 0.232, 1.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>n2481_s17/I1</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C45[0][A]</td>
<td style=" background: #97FFFF;">n2481_s17/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[3][A]</td>
<td>n2483_s5/I1</td>
</tr>
<tr>
<td>22.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C45[3][A]</td>
<td style=" background: #97FFFF;">n2483_s5/F</td>
</tr>
<tr>
<td>23.203</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C49[2][A]</td>
<td>n2483_s2/I0</td>
</tr>
<tr>
<td>23.758</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C49[2][A]</td>
<td style=" background: #97FFFF;">n2483_s2/F</td>
</tr>
<tr>
<td>24.005</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C49[0][B]</td>
<td>n2483_s0/I2</td>
</tr>
<tr>
<td>24.458</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C49[0][B]</td>
<td style=" background: #97FFFF;">n2483_s0/F</td>
</tr>
<tr>
<td>25.490</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td>REG_KE_AC_2_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_2_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C51[1][A]</td>
<td>REG_KE_AC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.340, 56.247%; route: 8.589, 42.602%; tC2Q: 0.232, 1.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>20.753</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42[1][B]</td>
<td>n2491_s3/I3</td>
</tr>
<tr>
<td>21.323</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C42[1][B]</td>
<td style=" background: #97FFFF;">n2491_s3/F</td>
</tr>
<tr>
<td>21.327</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[1][A]</td>
<td>n2486_s10/I3</td>
</tr>
<tr>
<td>21.897</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C42[1][A]</td>
<td style=" background: #97FFFF;">n2486_s10/F</td>
</tr>
<tr>
<td>22.072</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[3][A]</td>
<td>n2487_s4/I1</td>
</tr>
<tr>
<td>22.443</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C43[3][A]</td>
<td style=" background: #97FFFF;">n2487_s4/F</td>
</tr>
<tr>
<td>22.690</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>23.143</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>24.042</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>n2487_s0/I0</td>
</tr>
<tr>
<td>24.597</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">n2487_s0/F</td>
</tr>
<tr>
<td>25.387</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>REG_KE_MQ_14_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.779, 58.726%; route: 8.047, 40.117%; tC2Q: 0.232, 1.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>20.753</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42[1][B]</td>
<td>n2491_s3/I3</td>
</tr>
<tr>
<td>21.323</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C42[1][B]</td>
<td style=" background: #97FFFF;">n2491_s3/F</td>
</tr>
<tr>
<td>21.327</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[1][A]</td>
<td>n2486_s10/I3</td>
</tr>
<tr>
<td>21.897</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C42[1][A]</td>
<td style=" background: #97FFFF;">n2486_s10/F</td>
</tr>
<tr>
<td>22.072</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[3][A]</td>
<td>n2487_s4/I1</td>
</tr>
<tr>
<td>22.443</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C43[3][A]</td>
<td style=" background: #97FFFF;">n2487_s4/F</td>
</tr>
<tr>
<td>22.690</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>23.143</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>24.042</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>n2487_s0/I0</td>
</tr>
<tr>
<td>24.597</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">n2487_s0/F</td>
</tr>
<tr>
<td>25.387</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>REG_KE_MQ_14_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_14_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>REG_KE_MQ_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.779, 58.726%; route: 8.047, 40.117%; tC2Q: 0.232, 1.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.405</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C45[1][A]</td>
<td>n2485_s6/I0</td>
</tr>
<tr>
<td>21.975</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C45[1][A]</td>
<td style=" background: #97FFFF;">n2485_s6/F</td>
</tr>
<tr>
<td>21.977</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][A]</td>
<td>n2479_s6/I3</td>
</tr>
<tr>
<td>22.348</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C45[0][A]</td>
<td style=" background: #97FFFF;">n2479_s6/F</td>
</tr>
<tr>
<td>22.767</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C46[3][B]</td>
<td>n2480_s2/I1</td>
</tr>
<tr>
<td>23.284</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C46[3][B]</td>
<td style=" background: #97FFFF;">n2480_s2/F</td>
</tr>
<tr>
<td>23.681</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[2][A]</td>
<td>n2480_s1/I0</td>
</tr>
<tr>
<td>24.052</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C48[2][A]</td>
<td style=" background: #97FFFF;">n2480_s1/F</td>
</tr>
<tr>
<td>24.056</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>n2480_s0/I2</td>
</tr>
<tr>
<td>24.509</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">n2480_s0/F</td>
</tr>
<tr>
<td>25.299</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>REG_KE_AC_5_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_5_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>REG_KE_AC_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.542, 57.797%; route: 8.196, 41.042%; tC2Q: 0.232, 1.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.405</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C45[1][A]</td>
<td>n2485_s6/I0</td>
</tr>
<tr>
<td>21.975</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C45[1][A]</td>
<td style=" background: #97FFFF;">n2485_s6/F</td>
</tr>
<tr>
<td>21.977</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][A]</td>
<td>n2479_s6/I3</td>
</tr>
<tr>
<td>22.348</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C45[0][A]</td>
<td style=" background: #97FFFF;">n2479_s6/F</td>
</tr>
<tr>
<td>22.767</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C46[3][B]</td>
<td>n2480_s2/I1</td>
</tr>
<tr>
<td>23.284</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C46[3][B]</td>
<td style=" background: #97FFFF;">n2480_s2/F</td>
</tr>
<tr>
<td>23.681</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[2][A]</td>
<td>n2480_s1/I0</td>
</tr>
<tr>
<td>24.052</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C48[2][A]</td>
<td style=" background: #97FFFF;">n2480_s1/F</td>
</tr>
<tr>
<td>24.056</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][B]</td>
<td>n2480_s0/I2</td>
</tr>
<tr>
<td>24.509</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C48[1][B]</td>
<td style=" background: #97FFFF;">n2480_s0/F</td>
</tr>
<tr>
<td>25.299</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>REG_KE_AC_5_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_5_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>REG_KE_AC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.542, 57.797%; route: 8.196, 41.042%; tC2Q: 0.232, 1.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.405</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C45[1][A]</td>
<td>n2485_s6/I0</td>
</tr>
<tr>
<td>21.975</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C45[1][A]</td>
<td style=" background: #97FFFF;">n2485_s6/F</td>
</tr>
<tr>
<td>21.977</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][A]</td>
<td>n2479_s6/I3</td>
</tr>
<tr>
<td>22.348</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C45[0][A]</td>
<td style=" background: #97FFFF;">n2479_s6/F</td>
</tr>
<tr>
<td>22.767</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C46[3][A]</td>
<td>n2479_s3/I1</td>
</tr>
<tr>
<td>23.316</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C46[3][A]</td>
<td style=" background: #97FFFF;">n2479_s3/F</td>
</tr>
<tr>
<td>23.317</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[2][A]</td>
<td>n2479_s1/I0</td>
</tr>
<tr>
<td>23.779</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C46[2][A]</td>
<td style=" background: #97FFFF;">n2479_s1/F</td>
</tr>
<tr>
<td>23.781</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[0][A]</td>
<td>n2479_s0/I0</td>
</tr>
<tr>
<td>24.234</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C46[0][A]</td>
<td style=" background: #97FFFF;">n2479_s0/F</td>
</tr>
<tr>
<td>25.221</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[0][A]</td>
<td>REG_KE_AC_6_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_6_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C47[0][A]</td>
<td>REG_KE_AC_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.665, 58.642%; route: 7.995, 40.192%; tC2Q: 0.232, 1.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.405</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C45[1][A]</td>
<td>n2485_s6/I0</td>
</tr>
<tr>
<td>21.975</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C45[1][A]</td>
<td style=" background: #97FFFF;">n2485_s6/F</td>
</tr>
<tr>
<td>21.977</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][A]</td>
<td>n2479_s6/I3</td>
</tr>
<tr>
<td>22.348</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C45[0][A]</td>
<td style=" background: #97FFFF;">n2479_s6/F</td>
</tr>
<tr>
<td>22.767</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C46[3][A]</td>
<td>n2479_s3/I1</td>
</tr>
<tr>
<td>23.316</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C46[3][A]</td>
<td style=" background: #97FFFF;">n2479_s3/F</td>
</tr>
<tr>
<td>23.317</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[2][A]</td>
<td>n2479_s1/I0</td>
</tr>
<tr>
<td>23.779</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C46[2][A]</td>
<td style=" background: #97FFFF;">n2479_s1/F</td>
</tr>
<tr>
<td>23.781</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[0][A]</td>
<td>n2479_s0/I0</td>
</tr>
<tr>
<td>24.234</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C46[0][A]</td>
<td style=" background: #97FFFF;">n2479_s0/F</td>
</tr>
<tr>
<td>25.221</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[1][A]</td>
<td>REG_KE_AC_6_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_6_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C47[1][A]</td>
<td>REG_KE_AC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.665, 58.642%; route: 7.995, 40.192%; tC2Q: 0.232, 1.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>n2481_s17/I1</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C45[0][A]</td>
<td style=" background: #97FFFF;">n2481_s17/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>n2484_s4/I1</td>
</tr>
<tr>
<td>22.723</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td style=" background: #97FFFF;">n2484_s4/F</td>
</tr>
<tr>
<td>22.970</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[0][A]</td>
<td>n2484_s1/I3</td>
</tr>
<tr>
<td>23.525</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C47[0][A]</td>
<td style=" background: #97FFFF;">n2484_s1/F</td>
</tr>
<tr>
<td>24.209</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[3][A]</td>
<td>n2484_s0/I0</td>
</tr>
<tr>
<td>24.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C49[3][A]</td>
<td style=" background: #97FFFF;">n2484_s0/F</td>
</tr>
<tr>
<td>25.208</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>REG_KE_AC_1_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>REG_KE_AC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.378, 57.238%; route: 8.268, 41.595%; tC2Q: 0.232, 1.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>n2481_s17/I1</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C45[0][A]</td>
<td style=" background: #97FFFF;">n2481_s17/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>n2484_s4/I1</td>
</tr>
<tr>
<td>22.723</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td style=" background: #97FFFF;">n2484_s4/F</td>
</tr>
<tr>
<td>22.970</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C47[0][A]</td>
<td>n2484_s1/I3</td>
</tr>
<tr>
<td>23.525</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C47[0][A]</td>
<td style=" background: #97FFFF;">n2484_s1/F</td>
</tr>
<tr>
<td>24.209</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[3][A]</td>
<td>n2484_s0/I0</td>
</tr>
<tr>
<td>24.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C49[3][A]</td>
<td style=" background: #97FFFF;">n2484_s0/F</td>
</tr>
<tr>
<td>25.191</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>REG_KE_AC_1_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>REG_KE_AC_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.378, 57.285%; route: 8.252, 41.547%; tC2Q: 0.232, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[1][B]</td>
<td>n2716_s2/I2</td>
</tr>
<tr>
<td>10.061</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C43[1][B]</td>
<td style=" background: #97FFFF;">n2716_s2/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[3][A]</td>
<td>REG_KE_MQ_12_s12/I1</td>
</tr>
<tr>
<td>11.275</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_MQ_12_s12/F</td>
</tr>
<tr>
<td>11.288</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>abs_multiplicand_13_s3/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C44[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s3/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[2][A]</td>
<td>abs_multiplicand_13_s1/I2</td>
</tr>
<tr>
<td>12.780</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C40[2][A]</td>
<td style=" background: #97FFFF;">abs_multiplicand_13_s1/F</td>
</tr>
<tr>
<td>12.954</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>abs_multiplicand_14_s2/I3</td>
</tr>
<tr>
<td>13.509</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s2/F</td>
</tr>
<tr>
<td>14.171</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td>abs_multiplicand_14_s0/I0</td>
</tr>
<tr>
<td>14.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[0][B]</td>
<td style=" background: #97FFFF;">abs_multiplicand_14_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>DSP_R37[4][A]</td>
<td>abs_product_31_s1/A[14]</td>
</tr>
<tr>
<td>18.543</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DSP_R37[4][A]</td>
<td style=" background: #97FFFF;">abs_product_31_s1/DOUT[1]</td>
</tr>
<tr>
<td>19.552</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td>n2495_s5/I2</td>
</tr>
<tr>
<td>20.122</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">n2495_s5/F</td>
</tr>
<tr>
<td>20.126</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>n2491_s6/I3</td>
</tr>
<tr>
<td>20.497</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">n2491_s6/F</td>
</tr>
<tr>
<td>21.182</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>n2481_s17/I1</td>
</tr>
<tr>
<td>21.737</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C45[0][A]</td>
<td style=" background: #97FFFF;">n2481_s17/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>n2481_s9/I1</td>
</tr>
<tr>
<td>22.723</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td style=" background: #97FFFF;">n2481_s9/F</td>
</tr>
<tr>
<td>23.649</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td>n2481_s3/I0</td>
</tr>
<tr>
<td>24.111</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td style=" background: #97FFFF;">n2481_s3/F</td>
</tr>
<tr>
<td>24.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[3][A]</td>
<td>n2481_s0/I2</td>
</tr>
<tr>
<td>24.484</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R33C49[3][A]</td>
<td style=" background: #97FFFF;">n2481_s0/F</td>
</tr>
<tr>
<td>25.030</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td>REG_KE_AC_4_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_4_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C49[1][A]</td>
<td>REG_KE_AC_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.203, 56.867%; route: 8.265, 41.955%; tC2Q: 0.232, 1.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_60Hz_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_60Hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n5956_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5956_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R31C42[3][B]</td>
<td>n5956_s2/F</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[1][A]</td>
<td style=" font-weight:bold;">clk_60Hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[1][A]</td>
<td>clk_60Hz_s1/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_60Hz_s1</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C42[1][A]</td>
<td>clk_60Hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>event_monitor_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>LED_B_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EVENT_ACK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVENT_ACK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R32C41[0][A]</td>
<td>EVENT_ACK_s0/F</td>
</tr>
<tr>
<td>1.021</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>event_monitor_s1/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">event_monitor_s1/Q</td>
</tr>
<tr>
<td>1.579</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" font-weight:bold;">LED_B_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td>LED_B_4_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>LED_B_4_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[2][B]</td>
<td>LED_B_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>n20584_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_regw_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>2.688</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" font-weight:bold;">n20584_s4/I0</td>
</tr>
<tr>
<td>3.079</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">n20584_s4/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td>n16420_s4/I0</td>
</tr>
<tr>
<td>3.731</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td style=" background: #97FFFF;">n16420_s4/F</td>
</tr>
<tr>
<td>3.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td style=" font-weight:bold;">dbg_regw_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td>dbg_regw_8_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_regw_8_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C35[1][B]</td>
<td>dbg_regw_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.755, 32.279%; route: 0.288, 12.298%; tC2Q: 1.296, 55.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>sdhd_inst/read_buf_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_5_s0/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>sdhd_inst/read_buf_3_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_3_s0/Q</td>
</tr>
<tr>
<td>4.155</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 64.665%; tC2Q: 0.202, 35.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>sdhd_inst/read_buf_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C15[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_4_s0/Q</td>
</tr>
<tr>
<td>4.159</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 64.908%; tC2Q: 0.202, 35.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>sdhd_inst/read_buf_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C15[1][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_2_s0/Q</td>
</tr>
<tr>
<td>4.160</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 64.983%; tC2Q: 0.202, 35.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>sdhd_inst/read_buf_7_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_7_s0/Q</td>
</tr>
<tr>
<td>4.170</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.578%; tC2Q: 0.202, 34.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>sdhd_inst/read_buf_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C15[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_6_s0/Q</td>
</tr>
<tr>
<td>4.170</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.578%; tC2Q: 0.202, 34.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_buf_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>sdhd_inst/read_buf_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C15[2][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_buf_0_s0/Q</td>
</tr>
<tr>
<td>4.171</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 65.650%; tC2Q: 0.202, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_dma_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>sdhd_inst/read_dma_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_7_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_dma_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>sdhd_inst/read_dma_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_6_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_dma_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>sdhd_inst/read_dma_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_4_s0/Q</td>
</tr>
<tr>
<td>4.049</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n20584_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>XCSR_ID_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" font-weight:bold;">n20584_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">n20584_s4/F</td>
</tr>
<tr>
<td>8.786</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>n20584_s0/I2</td>
</tr>
<tr>
<td>9.021</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">n20584_s0/F</td>
</tr>
<tr>
<td>9.148</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">XCSR_ID_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>XCSR_ID_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>XCSR_ID_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>XCSR_ID_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 22.982%; route: 0.587, 22.512%; tC2Q: 1.421, 54.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n20584_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>RCSR_ID_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>7.963</td>
<td>1.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" font-weight:bold;">n20584_s4/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">n20584_s4/F</td>
</tr>
<tr>
<td>8.786</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n2900_s0/I3</td>
</tr>
<tr>
<td>9.021</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n2900_s0/F</td>
</tr>
<tr>
<td>9.148</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">RCSR_ID_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>RCSR_ID_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RCSR_ID_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>RCSR_ID_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 22.982%; route: 0.587, 22.512%; tC2Q: 1.421, 54.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>event_monitor_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>event_monitor_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EVENT_ACK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EVENT_ACK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVENT_ACK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R32C41[0][A]</td>
<td>EVENT_ACK_s0/F</td>
</tr>
<tr>
<td>1.021</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>event_monitor_s1/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">event_monitor_s1/Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>n6511_s2/I0</td>
</tr>
<tr>
<td>1.458</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">n6511_s2/F</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">event_monitor_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVENT_ACK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R32C41[0][A]</td>
<td>EVENT_ACK_s0/F</td>
</tr>
<tr>
<td>1.021</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>event_monitor_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>event_monitor_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>event_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>event_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EVENT_ACK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EVENT_ACK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVENT_ACK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R32C41[0][A]</td>
<td>EVENT_ACK_s0/F</td>
</tr>
<tr>
<td>1.021</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>event_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">event_count_3_s0/Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n6507_s2/I3</td>
</tr>
<tr>
<td>1.458</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n6507_s2/F</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">event_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVENT_ACK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R32C41[0][A]</td>
<td>EVENT_ACK_s0/F</td>
</tr>
<tr>
<td>1.021</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>event_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>event_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst_dbg/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>uart_tx_inst_dbg/n118_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst_dbg/n118_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst_dbg/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>uart_tx_inst_dbg/n114_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst_dbg/n114_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst_dbg/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>uart_tx_inst_dbg/n112_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst_dbg/n112_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst_dbg/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>uart_tx_inst_dbg/n108_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst_dbg/n108_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst_dbg/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>uart_tx_inst_dbg/n106_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst_dbg/n106_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>uart_tx_inst_dbg/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/sout_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/sout_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>onboard_rgb_led/sout_s5/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/sout_s5/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>onboard_rgb_led/n298_s16/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n298_s16/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/sout_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>onboard_rgb_led/sout_s5/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>onboard_rgb_led/sout_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>onboard_rgb_led/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>onboard_rgb_led/n320_s9/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n320_s9/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/bit_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>onboard_rgb_led/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>onboard_rgb_led/bit_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>onboard_rgb_led/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/bit_count_3_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>onboard_rgb_led/n319_s9/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n319_s9/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/bit_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>onboard_rgb_led/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>onboard_rgb_led/bit_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KW11L_INT_ENABLE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n5956_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R45C38[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>12.134</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][B]</td>
<td>n1410_s10/I2</td>
</tr>
<tr>
<td>12.651</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R26C29[3][B]</td>
<td style=" background: #97FFFF;">n1410_s10/F</td>
</tr>
<tr>
<td>13.439</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>n17862_s4/I1</td>
</tr>
<tr>
<td>13.988</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">n17862_s4/F</td>
</tr>
<tr>
<td>13.989</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>n17862_s3/I1</td>
</tr>
<tr>
<td>14.360</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R30C33[2][B]</td>
<td style=" background: #97FFFF;">n17862_s3/F</td>
</tr>
<tr>
<td>15.062</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>n6049_s3/I0</td>
</tr>
<tr>
<td>15.611</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td style=" background: #97FFFF;">n6049_s3/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][B]</td>
<td>n6049_s2/I2</td>
</tr>
<tr>
<td>16.161</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C42[0][B]</td>
<td style=" background: #97FFFF;">n6049_s2/F</td>
</tr>
<tr>
<td>16.335</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[1][B]</td>
<td>n17858_s3/I3</td>
</tr>
<tr>
<td>16.706</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C42[1][B]</td>
<td style=" background: #97FFFF;">n17858_s3/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td style=" font-weight:bold;">REG_KW11L_INT_ENABLE_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5956_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R31C42[3][B]</td>
<td>n5956_s2/F</td>
</tr>
<tr>
<td>11.616</td>
<td>1.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td>REG_KW11L_INT_ENABLE_s1/CLK</td>
</tr>
<tr>
<td>11.581</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KW11L_INT_ENABLE_s1</td>
</tr>
<tr>
<td>11.546</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[2][B]</td>
<td>REG_KW11L_INT_ENABLE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 39.581%; route: 4.204, 57.259%; tC2Q: 0.232, 3.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.616, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KW11L_INT_ENABLE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n5956_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R45C38[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>12.134</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][B]</td>
<td>n1410_s10/I2</td>
</tr>
<tr>
<td>12.651</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R26C29[3][B]</td>
<td style=" background: #97FFFF;">n1410_s10/F</td>
</tr>
<tr>
<td>13.439</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>n17862_s4/I1</td>
</tr>
<tr>
<td>13.988</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">n17862_s4/F</td>
</tr>
<tr>
<td>13.989</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>n17862_s3/I1</td>
</tr>
<tr>
<td>14.360</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R30C33[2][B]</td>
<td style=" background: #97FFFF;">n17862_s3/F</td>
</tr>
<tr>
<td>15.062</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>n6049_s3/I0</td>
</tr>
<tr>
<td>15.611</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td style=" background: #97FFFF;">n6049_s3/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][B]</td>
<td>n6049_s2/I2</td>
</tr>
<tr>
<td>16.161</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C42[0][B]</td>
<td style=" background: #97FFFF;">n6049_s2/F</td>
</tr>
<tr>
<td>16.164</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[3][A]</td>
<td>n17860_s1/I0</td>
</tr>
<tr>
<td>16.719</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C42[3][A]</td>
<td style=" background: #97FFFF;">n17860_s1/F</td>
</tr>
<tr>
<td>17.124</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">REG_KW11L_INT_ENABLE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n5956_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R31C42[3][B]</td>
<td>n5956_s2/F</td>
</tr>
<tr>
<td>11.616</td>
<td>1.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>REG_KW11L_INT_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>11.581</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KW11L_INT_ENABLE_s0</td>
</tr>
<tr>
<td>11.546</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>REG_KW11L_INT_ENABLE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.651</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.090, 45.066%; route: 3.535, 51.550%; tC2Q: 0.232, 3.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.616, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.693</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>n2766_s2/I2</td>
</tr>
<tr>
<td>10.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">n2766_s2/F</td>
</tr>
<tr>
<td>11.101</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[0][B]</td>
<td>n17391_s1/I2</td>
</tr>
<tr>
<td>11.618</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C44[0][B]</td>
<td style=" background: #97FFFF;">n17391_s1/F</td>
</tr>
<tr>
<td>12.666</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[1][A]</td>
<td>REG_KE_AC_3_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_3_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C44[1][A]</td>
<td>REG_KE_AC_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.562, 34.918%; route: 4.543, 61.920%; tC2Q: 0.232, 3.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.947</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[3][A]</td>
<td>n2714_s2/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C28[3][A]</td>
<td style=" background: #97FFFF;">n2714_s2/F</td>
</tr>
<tr>
<td>11.852</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[3][B]</td>
<td>n17287_s1/I2</td>
</tr>
<tr>
<td>12.305</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C41[3][B]</td>
<td style=" background: #97FFFF;">n17287_s1/F</td>
</tr>
<tr>
<td>12.459</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>REG_KE_MQ_13_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_13_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>REG_KE_MQ_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.580, 36.187%; route: 4.318, 60.559%; tC2Q: 0.232, 3.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[2][B]</td>
<td>n2708_s2/I1</td>
</tr>
<tr>
<td>7.476</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C46[2][B]</td>
<td style=" background: #97FFFF;">n2708_s2/F</td>
</tr>
<tr>
<td>7.480</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>div_execute_s12/I1</td>
</tr>
<tr>
<td>8.029</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C46[1][B]</td>
<td style=" background: #97FFFF;">div_execute_s12/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>n2772_s4/I3</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R30C46[0][A]</td>
<td style=" background: #97FFFF;">n2772_s4/F</td>
</tr>
<tr>
<td>9.947</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[3][A]</td>
<td>n2714_s2/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C28[3][A]</td>
<td style=" background: #97FFFF;">n2714_s2/F</td>
</tr>
<tr>
<td>11.852</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td>n17289_s1/I0</td>
</tr>
<tr>
<td>12.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][B]</td>
<td style=" background: #97FFFF;">n17289_s1/F</td>
</tr>
<tr>
<td>12.377</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>REG_KE_MQ_13_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_13_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>REG_KE_MQ_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.498, 35.445%; route: 4.318, 61.263%; tC2Q: 0.232, 3.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[2][B]</td>
<td>n17285_s1/I2</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[2][B]</td>
<td style=" background: #97FFFF;">n17285_s1/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>REG_KE_MQ_14_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_14_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>REG_KE_MQ_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.110%; route: 2.278, 74.320%; tC2Q: 0.232, 7.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][A]</td>
<td>n17373_s1/I2</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][A]</td>
<td style=" background: #97FFFF;">n17373_s1/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>REG_KE_AC_8_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_8_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>REG_KE_AC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.110%; route: 2.278, 74.320%; tC2Q: 0.232, 7.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.894</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[3][A]</td>
<td>n17359_s1/I1</td>
</tr>
<tr>
<td>7.449</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C47[3][A]</td>
<td style=" background: #97FFFF;">n17359_s1/F</td>
</tr>
<tr>
<td>8.388</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>REG_KE_AC_11_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_11_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>REG_KE_AC_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.144%; route: 2.272, 74.272%; tC2Q: 0.232, 7.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][B]</td>
<td>n17297_s1/I2</td>
</tr>
<tr>
<td>7.461</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][B]</td>
<td style=" background: #97FFFF;">n17297_s1/F</td>
</tr>
<tr>
<td>8.360</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td>REG_KE_MQ_11_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_11_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C45[0][A]</td>
<td>REG_KE_MQ_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.315%; route: 2.243, 74.029%; tC2Q: 0.232, 7.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.052</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[1][B]</td>
<td>n17361_s1/I2</td>
</tr>
<tr>
<td>7.423</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C47[1][B]</td>
<td style=" background: #97FFFF;">n17361_s1/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>REG_KE_AC_11_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_11_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>REG_KE_AC_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.398%; route: 2.389, 79.850%; tC2Q: 0.232, 7.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.052</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[0][B]</td>
<td>n17343_s1/I1</td>
</tr>
<tr>
<td>7.423</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C47[0][B]</td>
<td style=" background: #97FFFF;">n17343_s1/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[0][A]</td>
<td>REG_KE_AC_15_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_15_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47[0][A]</td>
<td>REG_KE_AC_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.398%; route: 2.389, 79.850%; tC2Q: 0.232, 7.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.052</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][B]</td>
<td>n17345_s1/I2</td>
</tr>
<tr>
<td>7.423</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][B]</td>
<td style=" background: #97FFFF;">n17345_s1/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>REG_KE_AC_15_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_15_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>REG_KE_AC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.398%; route: 2.389, 79.850%; tC2Q: 0.232, 7.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.052</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[1][B]</td>
<td>n17335_s1/I1</td>
</tr>
<tr>
<td>7.423</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C43[1][B]</td>
<td style=" background: #97FFFF;">n17335_s1/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[1][A]</td>
<td>REG_KE_MQ_1_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_1_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C43[1][A]</td>
<td>REG_KE_MQ_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.398%; route: 2.389, 79.850%; tC2Q: 0.232, 7.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.039</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>n17279_s1/I2</td>
</tr>
<tr>
<td>7.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C42[1][A]</td>
<td style=" background: #97FFFF;">n17279_s1/F</td>
</tr>
<tr>
<td>8.313</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>REG_KE_MQ_15_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_15_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>REG_KE_MQ_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.436%; route: 2.380, 79.788%; tC2Q: 0.232, 7.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[3][B]</td>
<td>n17401_s1/I2</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C49[3][B]</td>
<td style=" background: #97FFFF;">n17401_s1/F</td>
</tr>
<tr>
<td>8.244</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>REG_KE_AC_1_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>REG_KE_AC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.041%; route: 2.128, 73.000%; tC2Q: 0.232, 7.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.039</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[1][B]</td>
<td>n17375_s1/I1</td>
</tr>
<tr>
<td>7.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C48[1][B]</td>
<td style=" background: #97FFFF;">n17375_s1/F</td>
</tr>
<tr>
<td>8.198</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td>REG_KE_AC_7_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_7_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C48[1][A]</td>
<td>REG_KE_AC_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.930%; route: 2.266, 78.984%; tC2Q: 0.232, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[2][B]</td>
<td>n17331_s1/I1</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C42[2][B]</td>
<td style=" background: #97FFFF;">n17331_s1/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>REG_KE_MQ_2_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_2_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>REG_KE_MQ_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 21.999%; route: 1.736, 68.805%; tC2Q: 0.232, 9.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[3][B]</td>
<td>n17333_s1/I2</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C42[3][B]</td>
<td style=" background: #97FFFF;">n17333_s1/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[1][A]</td>
<td>REG_KE_MQ_2_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_2_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C44[1][A]</td>
<td>REG_KE_MQ_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 23.388%; route: 1.586, 66.836%; tC2Q: 0.232, 9.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.906</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td>n17405_s1/I2</td>
</tr>
<tr>
<td>7.461</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td style=" background: #97FFFF;">n17405_s1/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[1][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[1][B]</td>
<td>REG_KE_AC_0_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_0_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[1][B]</td>
<td>REG_KE_AC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 24.280%; route: 1.499, 65.571%; tC2Q: 0.232, 10.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>n17399_s1/I1</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">n17399_s1/F</td>
</tr>
<tr>
<td>7.609</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>REG_KE_AC_1_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>REG_KE_AC_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 24.341%; route: 1.493, 65.485%; tC2Q: 0.232, 10.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td>n17283_s1/I1</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">n17283_s1/F</td>
</tr>
<tr>
<td>7.609</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>REG_KE_MQ_14_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 24.341%; route: 1.493, 65.485%; tC2Q: 0.232, 10.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>n17351_s1/I1</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">n17351_s1/F</td>
</tr>
<tr>
<td>7.609</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][A]</td>
<td>REG_KE_AC_13_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_13_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[2][A]</td>
<td>REG_KE_AC_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 24.341%; route: 1.493, 65.485%; tC2Q: 0.232, 10.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.900</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td>n17353_s1/I2</td>
</tr>
<tr>
<td>7.455</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td style=" background: #97FFFF;">n17353_s1/F</td>
</tr>
<tr>
<td>7.609</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>REG_KE_AC_13_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_13_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>REG_KE_AC_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 24.341%; route: 1.493, 65.485%; tC2Q: 0.232, 10.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.889</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>n17277_s3/I1</td>
</tr>
<tr>
<td>7.444</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">n17277_s3/F</td>
</tr>
<tr>
<td>7.602</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>REG_KE_MQ_15_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_15_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>REG_KE_MQ_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 24.416%; route: 1.486, 65.377%; tC2Q: 0.232, 10.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4232</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2662</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>6.889</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td>n17403_s1/I1</td>
</tr>
<tr>
<td>7.444</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td style=" background: #97FFFF;">n17403_s1/F</td>
</tr>
<tr>
<td>7.598</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>REG_KE_AC_0_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_0_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>REG_KE_AC_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 24.463%; route: 1.482, 65.310%; tC2Q: 0.232, 10.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17311_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C44[2][B]</td>
<td style=" font-weight:bold;">n17311_s1/I0</td>
</tr>
<tr>
<td>8.869</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C44[2][B]</td>
<td style=" background: #97FFFF;">n17311_s1/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>REG_KE_MQ_7_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_7_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C44[0][A]</td>
<td>REG_KE_MQ_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.577%; route: 0.127, 5.185%; tC2Q: 2.092, 85.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17303_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[3][B]</td>
<td style=" font-weight:bold;">n17303_s1/I0</td>
</tr>
<tr>
<td>8.869</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C43[3][B]</td>
<td style=" background: #97FFFF;">n17303_s1/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[0][A]</td>
<td>REG_KE_MQ_9_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_9_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C43[0][A]</td>
<td>REG_KE_MQ_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.577%; route: 0.127, 5.185%; tC2Q: 2.092, 85.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17277_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td style=" font-weight:bold;">n17277_s3/I0</td>
</tr>
<tr>
<td>8.869</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">n17277_s3/F</td>
</tr>
<tr>
<td>8.997</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>REG_KE_MQ_15_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_15_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C42[1][B]</td>
<td>REG_KE_MQ_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.572%; route: 0.129, 5.234%; tC2Q: 2.092, 85.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17333_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[3][B]</td>
<td style=" font-weight:bold;">n17333_s1/I1</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C42[3][B]</td>
<td style=" background: #97FFFF;">n17333_s1/F</td>
</tr>
<tr>
<td>8.997</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[1][A]</td>
<td>REG_KE_MQ_2_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_2_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[1][A]</td>
<td>REG_KE_MQ_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.570%; route: 0.123, 5.020%; tC2Q: 2.097, 85.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17369_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[3][A]</td>
<td style=" font-weight:bold;">n17369_s1/I1</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C41[3][A]</td>
<td style=" background: #97FFFF;">n17369_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>REG_KE_AC_9_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_9_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>REG_KE_AC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17337_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[2][B]</td>
<td style=" font-weight:bold;">n17337_s1/I1</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C43[2][B]</td>
<td style=" background: #97FFFF;">n17337_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[2][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[2][A]</td>
<td>REG_KE_MQ_1_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_1_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C43[2][A]</td>
<td>REG_KE_MQ_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17323_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[3][A]</td>
<td style=" font-weight:bold;">n17323_s1/I0</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C49[3][A]</td>
<td style=" background: #97FFFF;">n17323_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[2][B]</td>
<td>REG_KE_MQ_4_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_4_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C49[2][B]</td>
<td>REG_KE_MQ_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17287_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[3][B]</td>
<td style=" font-weight:bold;">n17287_s1/I0</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C41[3][B]</td>
<td style=" background: #97FFFF;">n17287_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>REG_KE_MQ_13_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_13_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>REG_KE_MQ_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17283_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td style=" font-weight:bold;">n17283_s1/I0</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C48[3][B]</td>
<td style=" background: #97FFFF;">n17283_s1/F</td>
</tr>
<tr>
<td>9.001</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>REG_KE_MQ_14_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_14_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>REG_KE_MQ_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.555%; route: 0.127, 5.173%; tC2Q: 2.097, 85.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17377_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.645</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][B]</td>
<td style=" font-weight:bold;">n17377_s1/I1</td>
</tr>
<tr>
<td>8.880</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C48[3][B]</td>
<td style=" background: #97FFFF;">n17377_s1/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[2][A]</td>
<td>REG_KE_AC_7_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_7_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C48[2][A]</td>
<td>REG_KE_AC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.549%; route: 0.123, 5.009%; tC2Q: 2.103, 85.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17405_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.645</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td style=" font-weight:bold;">n17405_s1/I1</td>
</tr>
<tr>
<td>8.880</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C48[2][B]</td>
<td style=" background: #97FFFF;">n17405_s1/F</td>
</tr>
<tr>
<td>9.007</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[1][B]</td>
<td>REG_KE_AC_0_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_0_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C48[1][B]</td>
<td>REG_KE_AC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.533%; route: 0.127, 5.162%; tC2Q: 2.103, 85.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17351_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.645</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" font-weight:bold;">n17351_s1/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">n17351_s1/F</td>
</tr>
<tr>
<td>9.007</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][A]</td>
<td>REG_KE_AC_13_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_13_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C42[2][A]</td>
<td>REG_KE_AC_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.533%; route: 0.127, 5.162%; tC2Q: 2.103, 85.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17353_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.645</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td style=" font-weight:bold;">n17353_s1/I1</td>
</tr>
<tr>
<td>8.880</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td style=" background: #97FFFF;">n17353_s1/F</td>
</tr>
<tr>
<td>9.007</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>REG_KE_AC_13_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_13_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>REG_KE_AC_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.533%; route: 0.127, 5.162%; tC2Q: 2.103, 85.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17403_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.628</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td style=" font-weight:bold;">n17403_s1/I0</td>
</tr>
<tr>
<td>8.938</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C48[1][A]</td>
<td style=" background: #97FFFF;">n17403_s1/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>REG_KE_AC_0_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_0_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C48[0][A]</td>
<td>REG_KE_AC_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.286%; route: 0.127, 5.043%; tC2Q: 2.086, 82.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17387_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49[3][B]</td>
<td style=" font-weight:bold;">n17387_s1/I0</td>
</tr>
<tr>
<td>8.944</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C49[3][B]</td>
<td style=" background: #97FFFF;">n17387_s1/F</td>
</tr>
<tr>
<td>9.067</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td>REG_KE_AC_4_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_4_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C49[1][A]</td>
<td>REG_KE_AC_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.278%; route: 0.123, 4.882%; tC2Q: 2.092, 82.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17407_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_execute_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td style=" font-weight:bold;">n17407_s1/I0</td>
</tr>
<tr>
<td>8.944</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">n17407_s1/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][B]</td>
<td style=" font-weight:bold;">div_execute_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[0][B]</td>
<td>div_execute_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>div_execute_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C46[0][B]</td>
<td>div_execute_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.259%; route: 0.127, 5.032%; tC2Q: 2.092, 82.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17363_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td style=" font-weight:bold;">n17363_s1/I0</td>
</tr>
<tr>
<td>8.944</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">n17363_s1/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>REG_KE_AC_10_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_10_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>REG_KE_AC_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.259%; route: 0.127, 5.032%; tC2Q: 2.092, 82.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17295_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.634</td>
<td>2.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[2][B]</td>
<td style=" font-weight:bold;">n17295_s1/I0</td>
</tr>
<tr>
<td>8.944</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C45[2][B]</td>
<td style=" background: #97FFFF;">n17295_s1/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C45[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[1][B]</td>
<td>REG_KE_MQ_11_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_11_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C45[1][B]</td>
<td>REG_KE_MQ_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.259%; route: 0.127, 5.032%; tC2Q: 2.092, 82.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17399_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td style=" font-weight:bold;">n17399_s1/I0</td>
</tr>
<tr>
<td>8.949</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">n17399_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>REG_KE_AC_1_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_1_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>REG_KE_AC_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.231%; route: 0.127, 5.020%; tC2Q: 2.097, 82.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17379_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[2][B]</td>
<td style=" font-weight:bold;">n17379_s1/I0</td>
</tr>
<tr>
<td>8.949</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C47[2][B]</td>
<td style=" background: #97FFFF;">n17379_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[0][A]</td>
<td>REG_KE_AC_6_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_6_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C47[0][A]</td>
<td>REG_KE_AC_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.231%; route: 0.127, 5.020%; tC2Q: 2.097, 82.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17319_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td style=" font-weight:bold;">n17319_s1/I0</td>
</tr>
<tr>
<td>8.949</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">n17319_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td>REG_KE_MQ_5_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_5_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C47[1][A]</td>
<td>REG_KE_MQ_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.231%; route: 0.127, 5.020%; tC2Q: 2.097, 82.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17299_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[1][B]</td>
<td style=" font-weight:bold;">n17299_s1/I0</td>
</tr>
<tr>
<td>8.949</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C44[1][B]</td>
<td style=" background: #97FFFF;">n17299_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C44[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C44[0][A]</td>
<td>REG_KE_MQ_10_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_10_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C44[0][A]</td>
<td>REG_KE_MQ_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 12.231%; route: 0.127, 5.020%; tC2Q: 2.097, 82.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17293_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.628</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[3][A]</td>
<td style=" font-weight:bold;">n17293_s1/I1</td>
</tr>
<tr>
<td>8.863</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C43[3][A]</td>
<td style=" background: #97FFFF;">n17293_s1/F</td>
</tr>
<tr>
<td>9.112</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[1][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44[1][A]</td>
<td>REG_KE_MQ_12_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_12_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C44[1][A]</td>
<td>REG_KE_MQ_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.143%; route: 0.249, 9.697%; tC2Q: 2.086, 81.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17331_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.639</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[2][B]</td>
<td style=" font-weight:bold;">n17331_s1/I0</td>
</tr>
<tr>
<td>8.874</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C42[2][B]</td>
<td style=" background: #97FFFF;">n17331_s1/F</td>
</tr>
<tr>
<td>9.123</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>REG_KE_MQ_2_s1/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_2_s1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>REG_KE_MQ_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 9.103%; route: 0.249, 9.655%; tC2Q: 2.097, 81.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>n17389_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>121</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>8.628</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[3][B]</td>
<td style=" font-weight:bold;">n17389_s1/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[3][B]</td>
<td style=" background: #97FFFF;">n17389_s1/F</td>
</tr>
<tr>
<td>9.139</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>491</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>8.691</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[2][A]</td>
<td>REG_KE_AC_4_s0/CLK</td>
</tr>
<tr>
<td>8.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_4_s0</td>
</tr>
<tr>
<td>8.737</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C49[2][A]</td>
<td>REG_KE_AC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.785%; route: 0.127, 4.899%; tC2Q: 2.086, 80.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 41.776%; route: 2.149, 58.224%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_27_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>init_cnt_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>init_cnt_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>init_cnt_26_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>div_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>div_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>div_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LED_R_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>LED_R_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>LED_R_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dbg_pbuf[237]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>dbg_pbuf[237]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>dbg_pbuf[237]_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dbg_pbuf[205]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>dbg_pbuf[205]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>dbg_pbuf[205]_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dbg_pbuf[13]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>dbg_pbuf[13]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>dbg_pbuf[13]_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4232</td>
<td>sys_clk_d</td>
<td>-17.387</td>
<td>3.468</td>
</tr>
<tr>
<td>2662</td>
<td>INIT_n_d</td>
<td>-17.387</td>
<td>1.502</td>
</tr>
<tr>
<td>531</td>
<td>dbg_pstate[0]</td>
<td>-0.661</td>
<td>2.714</td>
</tr>
<tr>
<td>491</td>
<td>SCTL_n_d</td>
<td>-0.611</td>
<td>3.384</td>
</tr>
<tr>
<td>282</td>
<td>dbg_pstate[1]</td>
<td>-1.589</td>
<td>3.931</td>
</tr>
<tr>
<td>262</td>
<td>dbg_pcnt[0]</td>
<td>1.190</td>
<td>1.807</td>
</tr>
<tr>
<td>205</td>
<td>RESET_n</td>
<td>3.873</td>
<td>2.290</td>
</tr>
<tr>
<td>161</td>
<td>dbg_pstate[2]</td>
<td>-1.549</td>
<td>4.041</td>
</tr>
<tr>
<td>137</td>
<td>newstate</td>
<td>3.843</td>
<td>1.799</td>
</tr>
<tr>
<td>133</td>
<td>dbg_pcnt[1]</td>
<td>1.577</td>
<td>1.802</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R39C35</td>
<td>95.83%</td>
</tr>
<tr>
<td>R11C28</td>
<td>91.67%</td>
</tr>
<tr>
<td>R32C36</td>
<td>91.67%</td>
</tr>
<tr>
<td>R11C45</td>
<td>90.28%</td>
</tr>
<tr>
<td>R25C34</td>
<td>90.28%</td>
</tr>
<tr>
<td>R30C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C49</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C30</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C43</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
