
*** Running vivado
    with args -log led_sw_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source led_sw_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source led_sw_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1841.406 ; gain = 484.523 ; free physical = 4690 ; free virtual = 19382
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0_board.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0_board.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_0/led_sw_axi_gpio_0_0.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_1/led_sw_axi_gpio_0_1_board.xdc] for cell 'led_sw_i/btn_sw/U0'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_1/led_sw_axi_gpio_0_1_board.xdc] for cell 'led_sw_i/btn_sw/U0'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_1/led_sw_axi_gpio_0_1.xdc] for cell 'led_sw_i/btn_sw/U0'
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_1/led_sw_axi_gpio_0_1.xdc] for cell 'led_sw_i/btn_sw/U0'
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/led.xdc]
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1843.414 ; gain = 795.418 ; free physical = 4700 ; free virtual = 19377
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -767 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1858.438 ; gain = 7.027 ; free physical = 4700 ; free virtual = 19377
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cd0b67fa

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1864.438 ; gain = 0.000 ; free physical = 4700 ; free virtual = 19377

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 284 cells.
Phase 2 Constant Propagation | Checksum: 27352c371

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1864.438 ; gain = 0.000 ; free physical = 4700 ; free virtual = 19377

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 1286 unconnected nets.
INFO: [Opt 31-11] Eliminated 4454 unconnected cells.
Phase 3 Sweep | Checksum: 1bb961d19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1864.438 ; gain = 0.000 ; free physical = 4700 ; free virtual = 19377

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1864.438 ; gain = 0.000 ; free physical = 4700 ; free virtual = 19377
Ending Logic Optimization Task | Checksum: 1bb961d19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1864.438 ; gain = 0.000 ; free physical = 4700 ; free virtual = 19377
Implement Debug Cores | Checksum: 13227ac09
Logic Optimization | Checksum: 13227ac09

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1bb961d19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1871.438 ; gain = 0.000 ; free physical = 4667 ; free virtual = 19344
Ending Power Optimization Task | Checksum: 1bb961d19

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.438 ; gain = 7.000 ; free physical = 4667 ; free virtual = 19344
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1903.453 ; gain = 0.000 ; free physical = 4662 ; free virtual = 19340
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.runs/impl_1/led_sw_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -767 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 17b4b50db

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1903.469 ; gain = 0.000 ; free physical = 4663 ; free virtual = 19342

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.469 ; gain = 0.000 ; free physical = 4663 ; free virtual = 19341
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.469 ; gain = 0.000 ; free physical = 4663 ; free virtual = 19341

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 7ed47db5

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1903.469 ; gain = 0.000 ; free physical = 4663 ; free virtual = 19341
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 7ed47db5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4660 ; free virtual = 19339

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 7ed47db5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4660 ; free virtual = 19339

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: b0a1c85d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4660 ; free virtual = 19339
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 127058d6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4660 ; free virtual = 19339

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 135a80c81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4660 ; free virtual = 19339
Phase 2.2.1 Place Init Design | Checksum: 160668c11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4653 ; free virtual = 19332
Phase 2.2 Build Placer Netlist Model | Checksum: 160668c11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4653 ; free virtual = 19332

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 160668c11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4653 ; free virtual = 19332
Phase 2.3 Constrain Clocks/Macros | Checksum: 160668c11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4653 ; free virtual = 19332
Phase 2 Placer Initialization | Checksum: 160668c11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.477 ; gain = 48.008 ; free physical = 4653 ; free virtual = 19332

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1bd62e343

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4641 ; free virtual = 19320

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1bd62e343

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4641 ; free virtual = 19320

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 60734d40

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4641 ; free virtual = 19320

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: b00239c5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4641 ; free virtual = 19320

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: b00239c5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4641 ; free virtual = 19320

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 6f9bc00a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4641 ; free virtual = 19320

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: c6dbe3f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4641 ; free virtual = 19320

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1980b6569

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1980b6569

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: e2f3ef3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: e2f3ef3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320

Phase 4.6.4 Place Remaining
Phase 4.6.4 Place Remaining | Checksum: e2f3ef3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320
Phase 4.6 Small Shape Detail Placement | Checksum: e2f3ef3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: e2f3ef3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320
Phase 4 Detail Placement | Checksum: e2f3ef3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d7b14699

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1d7b14699

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4642 ; free virtual = 19320

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.692. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321
Phase 5.2.2 Post Placement Optimization | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321
Phase 5.2 Post Commit Optimization | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321
Phase 5.5 Placer Reporting | Checksum: 18b5b7e4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1b108627f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1b108627f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321
Ending Placer Task | Checksum: 10ba261a1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.492 ; gain = 92.023 ; free physical = 4643 ; free virtual = 19321
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4638 ; free virtual = 19322
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4639 ; free virtual = 19319
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4638 ; free virtual = 19318
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4638 ; free virtual = 19318
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -767 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 172e01c46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4588 ; free virtual = 19268

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 172e01c46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4587 ; free virtual = 19267

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 172e01c46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4559 ; free virtual = 19239
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 286bc21ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4548 ; free virtual = 19229
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.712 | TNS=-4122.390| WHS=-0.256 | THS=-122.778|

Phase 2 Router Initialization | Checksum: 1c1c3e48b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.492 ; gain = 0.000 ; free physical = 4548 ; free virtual = 19229

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1832eec91

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 300
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 24dc83db4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.302 | TNS=-5942.381| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1ac78dd6f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1707f2a31

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
Phase 4.1.2 GlobIterForTiming | Checksum: 1ae21bbb3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
Phase 4.1 Global Iteration 0 | Checksum: 1ae21bbb3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2308e5c9e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4471 ; free virtual = 19152
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.986 | TNS=-5586.867| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 18f823c4b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4471 ; free virtual = 19152

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 15e6bd15c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4471 ; free virtual = 19152
Phase 4.2.2 GlobIterForTiming | Checksum: 15e151398

Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4471 ; free virtual = 19152
Phase 4.2 Global Iteration 1 | Checksum: 15e151398

Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4471 ; free virtual = 19152

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_L_X12Y14/IMUX_L46
Overlapping nets: 2
	led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/use_Reg_Neg_S_reg_n_0
	led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/force_Val1_reg_n_0
2. INT_L_X12Y13/IMUX_L30
Overlapping nets: 2
	led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
	led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[24]

 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 11beede72

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.939 | TNS=-5682.170| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16eae774f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
Phase 4 Rip-up And Reroute | Checksum: 16eae774f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10f1762ca

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.824 | TNS=-5468.399| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a7abf048

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7abf048

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
Phase 5 Delay and Skew Optimization | Checksum: 1a7abf048

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 20e1fd9cd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.827 | TNS=-5464.554| WHS=0.033  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1fb3f1aaa

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.75577 %
  Global Horizontal Routing Utilization  = 3.31411 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y12 -> INT_R_X11Y12
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X13Y11 -> INT_R_X13Y11
Phase 7 Route finalize | Checksum: 1ac996ac7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ac996ac7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15bc54c4a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.827 | TNS=-5464.554| WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 15bc54c4a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2032.438 ; gain = 36.945 ; free physical = 4472 ; free virtual = 19152
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2064.453 ; gain = 0.000 ; free physical = 4462 ; free virtual = 19148
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.runs/impl_1/led_sw_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -767 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_sw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2266.523 ; gain = 162.031 ; free physical = 4230 ; free virtual = 18917
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 12:11:19 2020...

*** Running vivado
    with args -log led_sw_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source led_sw_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source led_sw_wrapper.tcl -notrace
Command: open_checkpoint led_sw_wrapper_routed.dcp
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at /opt/coe/Xilinx/Vivado/2015.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.runs/impl_1/.Xil/Vivado-20171-zach-333-em4-10.engr.tamu.edu/dcp/led_sw_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.863 ; gain = 478.523 ; free physical = 4687 ; free virtual = 19379
INFO: [Timing 38-2] Deriving generated clocks [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.runs/impl_1/.Xil/Vivado-20171-zach-333-em4-10.engr.tamu.edu/dcp/led_sw_wrapper_early.xdc]
Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.runs/impl_1/.Xil/Vivado-20171-zach-333-em4-10.engr.tamu.edu/dcp/led_sw_wrapper.xdc]
Finished Parsing XDC File [/home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.runs/impl_1/.Xil/Vivado-20171-zach-333-em4-10.engr.tamu.edu/dcp/led_sw_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1825.863 ; gain = 3.000 ; free physical = 4684 ; free virtual = 19376
Restored from archive | CPU: 0.160000 secs | Memory: 3.424164 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1825.863 ; gain = 3.000 ; free physical = 4684 ; free virtual = 19376

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1825.863 ; gain = 791.883 ; free physical = 4690 ; free virtual = 19375
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -767 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ugrads/d/dweerasinghe/ECEN449/Labwork/Lab2/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_sw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2192.012 ; gain = 366.141 ; free physical = 4335 ; free virtual = 19022
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 12:11:53 2020...
