{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553949242342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553949242355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 13:34:02 2019 " "Processing started: Sat Mar 30 13:34:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553949242355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949242355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Botassium -c Botassium " "Command: quartus_map --read_settings_files=on --write_settings_files=off Botassium -c Botassium" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949242355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553949243599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553949243599 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "INGI2315_lab2_sopc.qsys " "Elaborating Platform Designer system entity \"INGI2315_lab2_sopc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553949256932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:22 Progress: Loading Botassium_FPGA/INGI2315_lab2_sopc.qsys " "2019.03.30.13:34:22 Progress: Loading Botassium_FPGA/INGI2315_lab2_sopc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949262866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:23 Progress: Reading input file " "2019.03.30.13:34:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949263996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:24 Progress: Adding Button \[altera_avalon_pio 18.1\] " "2019.03.30.13:34:24 Progress: Adding Button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949264129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:24 Progress: Parameterizing module Button " "2019.03.30.13:34:24 Progress: Parameterizing module Button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949264539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:24 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2019.03.30.13:34:24 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949264542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:24 Progress: Parameterizing module LEDs " "2019.03.30.13:34:24 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949264543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:24 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.03.30.13:34:24 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949264544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:25 Progress: Parameterizing module clk_0 " "2019.03.30.13:34:25 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949265741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:25 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2019.03.30.13:34:25 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949265741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:26 Progress: Parameterizing module cpu " "2019.03.30.13:34:26 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949266164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:26 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.03.30.13:34:26 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949266171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:26 Progress: Parameterizing module jtag_uart_0 " "2019.03.30.13:34:26 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949266212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:26 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2019.03.30.13:34:26 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949266213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:26 Progress: Parameterizing module onchip_mem " "2019.03.30.13:34:26 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949266258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:26 Progress: Building connections " "2019.03.30.13:34:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949266259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:26 Progress: Parameterizing connections " "2019.03.30.13:34:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949266333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:26 Progress: Validating " "2019.03.30.13:34:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949266338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.30.13:34:28 Progress: Done reading input file " "2019.03.30.13:34:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949268274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INGI2315_lab2_sopc.Button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "INGI2315_lab2_sopc.Button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949270054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INGI2315_lab2_sopc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "INGI2315_lab2_sopc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949270054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INGI2315_lab2_sopc: Generating INGI2315_lab2_sopc \"INGI2315_lab2_sopc\" for QUARTUS_SYNTH " "INGI2315_lab2_sopc: Generating INGI2315_lab2_sopc \"INGI2315_lab2_sopc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949271263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'INGI2315_lab2_sopc_Button' " "Button: Starting RTL generation for module 'INGI2315_lab2_sopc_Button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949279530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=INGI2315_lab2_sopc_Button --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0002_Button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0002_Button_gen//INGI2315_lab2_sopc_Button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=INGI2315_lab2_sopc_Button --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0002_Button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0002_Button_gen//INGI2315_lab2_sopc_Button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949279530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'INGI2315_lab2_sopc_Button' " "Button: Done RTL generation for module 'INGI2315_lab2_sopc_Button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949280097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"INGI2315_lab2_sopc\" instantiated altera_avalon_pio \"Button\" " "Button: \"INGI2315_lab2_sopc\" instantiated altera_avalon_pio \"Button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949280105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'INGI2315_lab2_sopc_LEDs' " "LEDs: Starting RTL generation for module 'INGI2315_lab2_sopc_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949280118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=INGI2315_lab2_sopc_LEDs --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0003_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0003_LEDs_gen//INGI2315_lab2_sopc_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=INGI2315_lab2_sopc_LEDs --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0003_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0003_LEDs_gen//INGI2315_lab2_sopc_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949280119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'INGI2315_lab2_sopc_LEDs' " "LEDs: Done RTL generation for module 'INGI2315_lab2_sopc_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949280420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"INGI2315_lab2_sopc\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"INGI2315_lab2_sopc\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949280427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"INGI2315_lab2_sopc\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"INGI2315_lab2_sopc\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949281731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'INGI2315_lab2_sopc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'INGI2315_lab2_sopc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949281747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=INGI2315_lab2_sopc_jtag_uart_0 --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0004_jtag_uart_0_gen//INGI2315_lab2_sopc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=INGI2315_lab2_sopc_jtag_uart_0 --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0004_jtag_uart_0_gen//INGI2315_lab2_sopc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949281747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'INGI2315_lab2_sopc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'INGI2315_lab2_sopc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949282181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"INGI2315_lab2_sopc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"INGI2315_lab2_sopc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949282188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'INGI2315_lab2_sopc_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'INGI2315_lab2_sopc_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949282204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=INGI2315_lab2_sopc_onchip_mem --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0005_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0005_onchip_mem_gen//INGI2315_lab2_sopc_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=INGI2315_lab2_sopc_onchip_mem --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0005_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0005_onchip_mem_gen//INGI2315_lab2_sopc_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949282205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'INGI2315_lab2_sopc_onchip_mem' " "Onchip_mem: Done RTL generation for module 'INGI2315_lab2_sopc_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949282609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"INGI2315_lab2_sopc\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"INGI2315_lab2_sopc\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949282620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949288835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949289524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949290194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949290870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949291555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"INGI2315_lab2_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"INGI2315_lab2_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949295766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"INGI2315_lab2_sopc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"INGI2315_lab2_sopc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949295782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"INGI2315_lab2_sopc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"INGI2315_lab2_sopc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949295793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'INGI2315_lab2_sopc_cpu_cpu' " "Cpu: Starting RTL generation for module 'INGI2315_lab2_sopc_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949295823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=INGI2315_lab2_sopc_cpu_cpu --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0008_cpu_gen//INGI2315_lab2_sopc_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=INGI2315_lab2_sopc_cpu_cpu --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0008_cpu_gen//INGI2315_lab2_sopc_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949295824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:56 (*) Starting Nios II generation " "Cpu: # 2019.03.30 13:34:56 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:56 (*)   Checking for plaintext license. " "Cpu: # 2019.03.30 13:34:56 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.03.30 13:34:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.03.30 13:34:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:57 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.03.30 13:34:57 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:57 (*)   Plaintext license not found. " "Cpu: # 2019.03.30 13:34:57 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:57 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.03.30 13:34:57 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:57 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.03.30 13:34:57 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:57 (*)   Creating all objects for CPU " "Cpu: # 2019.03.30 13:34:57 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:59 (*)   Generating RTL from CPU objects " "Cpu: # 2019.03.30 13:34:59 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:34:59 (*)   Creating plain-text RTL " "Cpu: # 2019.03.30 13:34:59 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.03.30 13:35:01 (*) Done Nios II generation " "Cpu: # 2019.03.30 13:35:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'INGI2315_lab2_sopc_cpu_cpu' " "Cpu: Done RTL generation for module 'INGI2315_lab2_sopc_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949301670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949302928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949302938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "INGI2315_lab2_sopc: Done \"INGI2315_lab2_sopc\" with 28 modules, 41 files " "INGI2315_lab2_sopc: Done \"INGI2315_lab2_sopc\" with 28 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949302939 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "INGI2315_lab2_sopc.qsys " "Finished elaborating Platform Designer system entity \"INGI2315_lab2_sopc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553949304243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/ingi2315_lab2_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/ingi2315_lab2_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc " "Found entity 1: INGI2315_lab2_sopc" {  } { { "INGI2315_lab2_sopc/synthesis/INGI2315_lab2_sopc.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/INGI2315_lab2_sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_irq_mapper " "Found entity 1: INGI2315_lab2_sopc_irq_mapper" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_irq_mapper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0 " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304756 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_router_003_default_decode " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_router_003_default_decode" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304805 ""} { "Info" "ISGN_ENTITY_NAME" "2 INGI2315_lab2_sopc_mm_interconnect_0_router_003 " "Found entity 2: INGI2315_lab2_sopc_mm_interconnect_0_router_003" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_router_002_default_decode" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304811 ""} { "Info" "ISGN_ENTITY_NAME" "2 INGI2315_lab2_sopc_mm_interconnect_0_router_002 " "Found entity 2: INGI2315_lab2_sopc_mm_interconnect_0_router_002" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_router_001_default_decode" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304822 ""} { "Info" "ISGN_ENTITY_NAME" "2 INGI2315_lab2_sopc_mm_interconnect_0_router_001 " "Found entity 2: INGI2315_lab2_sopc_mm_interconnect_0_router_001" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel INGI2315_lab2_sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel INGI2315_lab2_sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_mm_interconnect_0_router_default_decode " "Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_router_default_decode" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304831 ""} { "Info" "ISGN_ENTITY_NAME" "2 INGI2315_lab2_sopc_mm_interconnect_0_router " "Found entity 2: INGI2315_lab2_sopc_mm_interconnect_0_router" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_onchip_mem " "Found entity 1: INGI2315_lab2_sopc_onchip_mem" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_onchip_mem.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_jtag_uart_0_sim_scfifo_w " "Found entity 1: INGI2315_lab2_sopc_jtag_uart_0_sim_scfifo_w" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304896 ""} { "Info" "ISGN_ENTITY_NAME" "2 INGI2315_lab2_sopc_jtag_uart_0_scfifo_w " "Found entity 2: INGI2315_lab2_sopc_jtag_uart_0_scfifo_w" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304896 ""} { "Info" "ISGN_ENTITY_NAME" "3 INGI2315_lab2_sopc_jtag_uart_0_sim_scfifo_r " "Found entity 3: INGI2315_lab2_sopc_jtag_uart_0_sim_scfifo_r" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304896 ""} { "Info" "ISGN_ENTITY_NAME" "4 INGI2315_lab2_sopc_jtag_uart_0_scfifo_r " "Found entity 4: INGI2315_lab2_sopc_jtag_uart_0_scfifo_r" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304896 ""} { "Info" "ISGN_ENTITY_NAME" "5 INGI2315_lab2_sopc_jtag_uart_0 " "Found entity 5: INGI2315_lab2_sopc_jtag_uart_0" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_cpu " "Found entity 1: INGI2315_lab2_sopc_cpu" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_cpu_cpu_register_bank_a_module " "Found entity 1: INGI2315_lab2_sopc_cpu_cpu_register_bank_a_module" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "2 INGI2315_lab2_sopc_cpu_cpu_register_bank_b_module " "Found entity 2: INGI2315_lab2_sopc_cpu_cpu_register_bank_b_module" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "3 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug " "Found entity 3: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "4 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break " "Found entity 4: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "5 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_xbrk " "Found entity 5: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_xbrk" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "6 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_dbrk " "Found entity 6: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_dbrk" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "7 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_itrace " "Found entity 7: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_itrace" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "8 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_td_mode " "Found entity 8: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_td_mode" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "9 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_dtrace " "Found entity 9: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_dtrace" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "10 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "11 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "12 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "13 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo " "Found entity 13: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "14 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_pib " "Found entity 14: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_pib" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "15 INGI2315_lab2_sopc_cpu_cpu_nios2_oci_im " "Found entity 15: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_im" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "16 INGI2315_lab2_sopc_cpu_cpu_nios2_performance_monitors " "Found entity 16: INGI2315_lab2_sopc_cpu_cpu_nios2_performance_monitors" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "17 INGI2315_lab2_sopc_cpu_cpu_nios2_avalon_reg " "Found entity 17: INGI2315_lab2_sopc_cpu_cpu_nios2_avalon_reg" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "18 INGI2315_lab2_sopc_cpu_cpu_ociram_sp_ram_module " "Found entity 18: INGI2315_lab2_sopc_cpu_cpu_ociram_sp_ram_module" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "19 INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem " "Found entity 19: INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "20 INGI2315_lab2_sopc_cpu_cpu_nios2_oci " "Found entity 20: INGI2315_lab2_sopc_cpu_cpu_nios2_oci" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""} { "Info" "ISGN_ENTITY_NAME" "21 INGI2315_lab2_sopc_cpu_cpu " "Found entity 21: INGI2315_lab2_sopc_cpu_cpu" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk " "Found entity 1: INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck " "Found entity 1: INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper " "Found entity 1: INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_cpu_cpu_test_bench " "Found entity 1: INGI2315_lab2_sopc_cpu_cpu_test_bench" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_test_bench.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_LEDs " "Found entity 1: INGI2315_lab2_sopc_LEDs" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_LEDs.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_button.v 1 1 " "Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 INGI2315_lab2_sopc_Button " "Found entity 1: INGI2315_lab2_sopc_Button" {  } { { "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_Button.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_Button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clock CLOCK Botassium.sv(119) " "Verilog HDL Declaration information at Botassium.sv(119): object \"clock\" differs only in case from object \"CLOCK\" in the same scope" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949304984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botassium.sv 1 1 " "Found 1 design units, including 1 entities, in source file botassium.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Botassium " "Found entity 1: Botassium" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/spi.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_reduce.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_reduce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_reduce " "Found entity 1: clock_reduce" {  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/clock_reduce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949304999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949304999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file laser_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 laser_count " "Found entity 1: laser_count" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949305007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper.sv 1 1 " "Found 1 design units, including 1 entities, in source file stepper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepper " "Found entity 1: stepper" {  } { { "stepper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949305012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXD txd uartDynamixel.sv(16) " "Verilog HDL Declaration information at uartDynamixel.sv(16): object \"TXD\" differs only in case from object \"txd\" in the same scope" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949305017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXD rxd uartDynamixel.sv(15) " "Verilog HDL Declaration information at uartDynamixel.sv(15): object \"RXD\" differs only in case from object \"rxd\" in the same scope" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553949305017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdynamixel.sv 5 5 " "Found 5 design units, including 5 entities, in source file uartdynamixel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Dynamixel " "Found entity 1: UART_Dynamixel" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305027 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_Dynamixel_TXD " "Found entity 2: UART_Dynamixel_TXD" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305027 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TX_BYTE " "Found entity 3: UART_TX_BYTE" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305027 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_Dynamixel_RXD " "Found entity 4: UART_Dynamixel_RXD" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305027 ""} { "Info" "ISGN_ENTITY_NAME" "5 Baudrate_Generator " "Found entity 5: Baudrate_Generator" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949305027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheel_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file wheel_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wheel_count " "Found entity 1: wheel_count" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949305037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheel_odo.sv 1 1 " "Found 1 design units, including 1 entities, in source file wheel_odo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wheel_odo " "Found entity 1: wheel_odo" {  } { { "wheel_odo.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_odo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553949305045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949305045 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/ingi2315_lab2_sopc.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/ingi2315_lab2_sopc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305046 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_button.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_button.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305047 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_leds.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_leds.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305048 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305049 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305050 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305050 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_tck.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_tck.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305051 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_test_bench.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_test_bench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_irq_mapper.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_irq_mapper.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305053 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_jtag_uart_0.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_jtag_uart_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305053 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305054 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305054 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305055 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305056 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305056 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305057 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305057 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305058 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_001.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_001.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305058 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_002.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_002.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305058 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_003.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_003.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305059 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305059 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_onchip_mem.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_onchip_mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305061 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_avalon_sc_fifo.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_avalon_sc_fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305061 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305062 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_burst_uncompressor.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305062 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_master_agent.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_master_agent.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305062 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_master_translator.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_master_translator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305063 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_slave_agent.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_slave_agent.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305063 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_slave_translator.sv " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_slave_translator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305064 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_controller.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305065 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_synchronizer.v " "Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_synchronizer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553949305065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Botassium " "Elaborating entity \"Botassium\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553949305300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reduce2 Botassium.sv(120) " "Verilog HDL or VHDL warning at Botassium.sv(120): object \"reduce2\" assigned a value but never read" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553949305307 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Botassium.sv(79) " "Output port \"DRAM_ADDR\" at Botassium.sv(79) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA Botassium.sv(80) " "Output port \"DRAM_BA\" at Botassium.sv(80) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM Botassium.sv(86) " "Output port \"DRAM_DQM\" at Botassium.sv(86) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Botassium.sv(81) " "Output port \"DRAM_CAS_N\" at Botassium.sv(81) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Botassium.sv(82) " "Output port \"DRAM_CKE\" at Botassium.sv(82) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Botassium.sv(83) " "Output port \"DRAM_CLK\" at Botassium.sv(83) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Botassium.sv(84) " "Output port \"DRAM_CS_N\" at Botassium.sv(84) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Botassium.sv(87) " "Output port \"DRAM_RAS_N\" at Botassium.sv(87) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Botassium.sv(88) " "Output port \"DRAM_WE_N\" at Botassium.sv(88) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N Botassium.sv(91) " "Output port \"G_SENSOR_CS_N\" at Botassium.sv(91) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK Botassium.sv(93) " "Output port \"I2C_SCLK\" at Botassium.sv(93) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305313 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N Botassium.sv(97) " "Output port \"ADC_CS_N\" at Botassium.sv(97) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305314 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR Botassium.sv(98) " "Output port \"ADC_SADDR\" at Botassium.sv(98) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305314 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK Botassium.sv(99) " "Output port \"ADC_SCLK\" at Botassium.sv(99) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553949305314 "|Botassium"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_instance " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_instance\"" {  } { { "Botassium.sv" "spi_slave_instance" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553949305356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_reduce clock_reduce:clock_reduce_3 " "Elaborating entity \"clock_reduce\" for hierarchy \"clock_reduce:clock_reduce_3\"" {  } { { "Botassium.sv" "clock_reduce_3" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553949305377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wheel_count wheel_count:wheel_count_left " "Elaborating entity \"wheel_count\" for hierarchy \"wheel_count:wheel_count_left\"" {  } { { "Botassium.sv" "wheel_count_left" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553949305390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser_count laser_count:laser_count " "Elaborating entity \"laser_count\" for hierarchy \"laser_count:laser_count\"" {  } { { "Botassium.sv" "laser_count" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553949305415 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "laser_count.sv(48) " "Verilog HDL warning at laser_count.sv(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 48 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1553949305417 "|Botassium|laser_count:laser_count"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "laser_count.sv(58) " "Verilog HDL warning at laser_count.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1553949305417 "|Botassium|laser_count:laser_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 laser_count.sv(80) " "Verilog HDL assignment warning at laser_count.sv(80): truncated value with size 32 to match size of target (16)" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553949305419 "|Botassium|laser_count:laser_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 laser_count.sv(82) " "Verilog HDL assignment warning at laser_count.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553949305420 "|Botassium|laser_count:laser_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper stepper:gripper " "Elaborating entity \"stepper\" for hierarchy \"stepper:gripper\"" {  } { { "Botassium.sv" "gripper" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553949305437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 stepper.sv(13) " "Verilog HDL assignment warning at stepper.sv(13): truncated value with size 32 to match size of target (27)" {  } { { "stepper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553949305438 "|Botassium|stepper:gripper"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553949306268 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1553949306307 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1553949306307 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[9\] " "bidirectional pin \"PI\[9\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[11\] " "bidirectional pin \"PI\[11\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[15\] " "bidirectional pin \"PI\[15\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[0\] " "bidirectional pin \"PI\[0\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[1\] " "bidirectional pin \"PI\[1\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[2\] " "bidirectional pin \"PI\[2\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[3\] " "bidirectional pin \"PI\[3\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[4\] " "bidirectional pin \"PI\[4\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[5\] " "bidirectional pin \"PI\[5\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[6\] " "bidirectional pin \"PI\[6\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[7\] " "bidirectional pin \"PI\[7\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[8\] " "bidirectional pin \"PI\[8\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[10\] " "bidirectional pin \"PI\[10\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[12\] " "bidirectional pin \"PI\[12\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[14\] " "bidirectional pin \"PI\[14\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[16\] " "bidirectional pin \"PI\[16\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[17\] " "bidirectional pin \"PI\[17\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[18\] " "bidirectional pin \"PI\[18\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[19\] " "bidirectional pin \"PI\[19\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[20\] " "bidirectional pin \"PI\[20\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[21\] " "bidirectional pin \"PI\[21\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[22\] " "bidirectional pin \"PI\[22\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[23\] " "bidirectional pin \"PI\[23\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[24\] " "bidirectional pin \"PI\[24\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[25\] " "bidirectional pin \"PI\[25\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[26\] " "bidirectional pin \"PI\[26\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[27\] " "bidirectional pin \"PI\[27\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[28\] " "bidirectional pin \"PI\[28\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[29\] " "bidirectional pin \"PI\[29\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[30\] " "bidirectional pin \"PI\[30\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[31\] " "bidirectional pin \"PI\[31\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[32\] " "bidirectional pin \"PI\[32\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[33\] " "bidirectional pin \"PI\[33\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553949306307 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553949306307 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] VCC pin " "The pin \"GPIO\[5\]\" is fed by VCC" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1553949306311 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1553949306311 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949306362 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949306362 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553949306362 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553949306363 "|Botassium|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553949306363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553949306482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553949306996 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc 21 " "Ignored 21 assignments for entity \"INGI2315_lab2_sopc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_Button 23 " "Ignored 23 assignments for entity \"INGI2315_lab2_sopc_Button\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_LEDs 22 " "Ignored 22 assignments for entity \"INGI2315_lab2_sopc_LEDs\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_cpu 149 " "Ignored 149 assignments for entity \"INGI2315_lab2_sopc_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_cpu_cpu 179 " "Ignored 179 assignments for entity \"INGI2315_lab2_sopc_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_irq_mapper 14 " "Ignored 14 assignments for entity \"INGI2315_lab2_sopc_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_jtag_uart_0 24 " "Ignored 24 assignments for entity \"INGI2315_lab2_sopc_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307025 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_onchip_mem 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_onchip_mem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307027 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1553949307027 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.map.smsg " "Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949307124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553949307530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553949307530 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PI_IN\[0\] " "No output dependent on input pin \"PI_IN\[0\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|PI_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PI_IN\[1\] " "No output dependent on input pin \"PI_IN\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|PI_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[0\] " "No output dependent on input pin \"GPIO_IN\[0\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|GPIO_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[1\] " "No output dependent on input pin \"GPIO_IN\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553949307655 "|Botassium|GPIO_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553949307655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553949307658 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553949307658 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553949307658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553949307658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553949307658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 241 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553949307693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 13:35:07 2019 " "Processing ended: Sat Mar 30 13:35:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553949307693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553949307693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553949307693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553949307693 ""}
