Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct  5 17:16:46 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 uut/dividend_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/p_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 2.466ns (59.436%)  route 1.683ns (40.564%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=212, estimated)      1.615     5.123    uut/clk_100mhz_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  uut/dividend_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  uut/dividend_reg[31]/Q
                         net (fo=5, estimated)        0.690     6.232    uut/p_1_in[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.296     6.528 r  uut/p[3]_i_6/O
                         net (fo=1, routed)           0.000     6.528    uut/p[3]_i_6_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.060 r  uut/p_reg[3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.060    uut/p_reg[3]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  uut/p_reg[7]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.174    uut/p_reg[7]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  uut/p_reg[11]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.288    uut/p_reg[11]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  uut/p_reg[15]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.402    uut/p_reg[15]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  uut/p_reg[19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.516    uut/p_reg[19]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  uut/p_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.630    uut/p_reg[23]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.943 r  uut/p_reg[27]_i_2/O[3]
                         net (fo=1, estimated)        0.993     8.936    uut/remainder_out0[27]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.336     9.272 r  uut/p[27]_i_1/O
                         net (fo=1, routed)           0.000     9.272    uut/p[27]_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  uut/p_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=212, estimated)      1.497    14.832    uut/clk_100mhz_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  uut/p_reg[27]/C
                         clock pessimism              0.268    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X63Y67         FDRE (Setup_fdre_C_D)        0.075    15.139    uut/p_reg[27]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.867    




