<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7s50csga324-1" LaunchTime="1710029460" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/booleanfpga.dcp">
  <File Type="PA-TCL" Name="bidirec.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="bidirec_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="bidirec_reports.tcl"/>
  <File Type="RDS-RDS" Name="bidirec.vds"/>
  <File Type="RDS-UTIL" Name="bidirec_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="bidirec_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="bidirec.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="bidirec_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="bidirec_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Proj2_rel/bidirec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fresh_start/Proj2_rel/bidirec.v"/>
        <Attr Name="ImportTime" Val="1708818375"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/embsys/embsys.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fresh_start/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd"/>
        <Attr Name="ImportTime" Val="1709164793"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Proj2_rel/booleanfpga.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fresh_start/Proj2_rel/booleanfpga.sv"/>
        <Attr Name="ImportTime" Val="1709150722"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Debug/rtos_app.elf">
      <FileInfo>
        <Attr Name="ImportPath" Val="G:/vitis_broken/rtos_app/Debug/rtos_app.elf"/>
        <Attr Name="ImportTime" Val="1709527214"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ScopedToRef" Val="embsys"/>
        <Attr Name="ScopedToCell" Val="microblaze_0"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="bidirec"/>
      <Option Name="TopLib" Val="xil_defaultlib"/>
      <Option Name="TopRTLFile" Val="$PSRCDIR/sources_1/imports/Proj2_rel/bidirec.v"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Proj2_rel/booleanfpga.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fresh_start/Proj2_rel/booleanfpga.xdc"/>
        <Attr Name="ImportTime" Val="1709150459"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/booleanfpga.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Fresh_start/project_1/project_1.srcs/utils_1/imports/synth_1/booleanfpga.dcp"/>
        <Attr Name="ImportTime" Val="1710026508"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_nexys4io_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_iic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_bidirec_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_bidirec_1_0"/>
</GenRun>
