sem_0.v,verilog,xil_defaultlib,../../../../sem_0_ex.gen/sources_1/ip/sem_0/sim/sem_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
