

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_boundary_x0'
================================================================
* Date:           Sun Sep 18 13:53:02 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       49|     3145|  0.163 us|  10.482 us|   49|  3145|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                     Loop Name                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L2_out_boundary_x0_loop_1_D_drain_IO_L2_out_boundary_x0_loop_2                                        |       48|     3144|   2 ~ 131|          -|          -|    24|        no|
        | + D_drain_IO_L2_out_boundary_x0_loop_4_D_drain_IO_L2_out_boundary_x0_loop_5_D_drain_IO_L2_out_boundary_x0_loop_6  |      128|      128|         2|          1|          1|   128|       yes|
        +-------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0201, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0201, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln12169 = br void" [./dut.cpp:12169]   --->   Operation 10 'br' 'br_ln12169' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i5 0, void, i5 %add_ln890_4, void %.loopexit"   --->   Operation 11 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691, void %.loopexit"   --->   Operation 12 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln890_4 = add i5 %indvar_flatten19, i5 1"   --->   Operation 13 'add' 'add_ln890_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten19, i5 24"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split8, void"   --->   Operation 15 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_boundary_x0_loop_1_D_drain_IO_L2_out_boundary_x0_loop_2_str"   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.49ns)   --->   "%icmp_ln89022 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 18 'icmp' 'icmp_ln89022' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.27ns)   --->   "%select_ln12169 = select i1 %icmp_ln89022, i3 0, i3 %c1_V" [./dut.cpp:12169]   --->   Operation 19 'select' 'select_ln12169' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln12170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_253" [./dut.cpp:12170]   --->   Operation 20 'specloopname' 'specloopname_ln12170' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln12169, i3 0" [./dut.cpp:12169]   --->   Operation 21 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.70ns)   --->   "%add_i_i56_cast = sub i6 41, i6 %p_shl" [./dut.cpp:12169]   --->   Operation 22 'sub' 'add_i_i56_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ult  i6 %add_i_i56_cast, i6 7"   --->   Operation 23 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln12175 = br i1 %icmp_ln886, void %.preheader.preheader.preheader, void %.loopexit" [./dut.cpp:12175]   --->   Operation 24 'br' 'br_ln12175' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 25 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !icmp_ln886)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln12198 = ret" [./dut.cpp:12198]   --->   Operation 26 'ret' 'ret_ln12198' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i8 %add_ln890, void %.preheader, i8 0, void %.preheader.preheader.preheader"   --->   Operation 27 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten11, i8 1"   --->   Operation 28 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.58ns)   --->   "%icmp_ln890_564 = icmp_eq  i8 %indvar_flatten11, i8 128"   --->   Operation 29 'icmp' 'icmp_ln890_564' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_564, void %.preheader, void %.loopexit.loopexit"   --->   Operation 30 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_boundary_x0_loop_4_D_drain_IO_L2_out_boundary_x0_loop_5_D_drain_IO_L2_out_boundary_x0_loop_6_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_564)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_564)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_boundary_x0_loop_5_D_drain_IO_L2_out_boundary_x0_loop_6_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_564)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln12183 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:12183]   --->   Operation 34 'specpipeline' 'specpipeline_ln12183' <Predicate = (!icmp_ln890_564)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln12183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1442" [./dut.cpp:12183]   --->   Operation 35 'specloopname' 'specloopname_ln12183' <Predicate = (!icmp_ln890_564)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0201" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'tmp' <Predicate = (!icmp_ln890_564)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0212, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'write' 'write_ln174' <Predicate = (!icmp_ln890_564)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln890_564)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.57>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln12169, i3 1"   --->   Operation 40 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_7_x0212]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_7_0_x0201]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
br_ln12169            (br               ) [ 011111]
indvar_flatten19      (phi              ) [ 001000]
c1_V                  (phi              ) [ 001000]
add_ln890_4           (add              ) [ 011111]
icmp_ln890            (icmp             ) [ 001111]
br_ln890              (br               ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln89022          (icmp             ) [ 000000]
select_ln12169        (select           ) [ 000111]
specloopname_ln12170  (specloopname     ) [ 000000]
p_shl                 (bitconcatenate   ) [ 000000]
add_i_i56_cast        (sub              ) [ 000000]
icmp_ln886            (icmp             ) [ 001111]
br_ln12175            (br               ) [ 000000]
br_ln890              (br               ) [ 001111]
ret_ln12198           (ret              ) [ 000000]
indvar_flatten11      (phi              ) [ 000100]
add_ln890             (add              ) [ 001111]
icmp_ln890_564        (icmp             ) [ 001111]
br_ln890              (br               ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
specpipeline_ln12183  (specpipeline     ) [ 000000]
specloopname_ln12183  (specloopname     ) [ 000000]
tmp                   (read             ) [ 000000]
write_ln174           (write            ) [ 000000]
br_ln0                (br               ) [ 001111]
br_ln0                (br               ) [ 000000]
add_ln691             (add              ) [ 011111]
br_ln0                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_7_x0212">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_7_x0212"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_7_0_x0201">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_0_x0201"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_boundary_x0_loop_1_D_drain_IO_L2_out_boundary_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_253"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_boundary_x0_loop_4_D_drain_IO_L2_out_boundary_x0_loop_5_D_drain_IO_L2_out_boundary_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_boundary_x0_loop_5_D_drain_IO_L2_out_boundary_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1442"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln174_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="0" index="2" bw="128" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="indvar_flatten19_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="1"/>
<pin id="86" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten19 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten19_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten19/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="c1_V_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="1"/>
<pin id="97" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="c1_V_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="3" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="indvar_flatten11_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten11_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln890_4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_4/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln890_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln89022_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89022/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln12169_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12169/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_shl_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_i_i56_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i56_cast/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln886_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln890_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln890_564_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_564/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln691_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="2"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="add_ln890_4_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="icmp_ln890_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="189" class="1005" name="select_ln12169_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="2"/>
<pin id="191" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln12169 "/>
</bind>
</comp>

<comp id="194" class="1005" name="icmp_ln886_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="198" class="1005" name="add_ln890_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="203" class="1005" name="icmp_ln890_564_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_564 "/>
</bind>
</comp>

<comp id="207" class="1005" name="add_ln691_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="64" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="66" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="88" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="88" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="99" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="99" pin="4"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="135" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="143" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="110" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="110" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="117" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="188"><net_src comp="123" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="135" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="197"><net_src comp="157" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="163" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="206"><net_src comp="169" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="175" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L2_out_7_x0212 | {4 }
 - Input state : 
	Port: D_drain_IO_L2_out_boundary_x0 : fifo_D_drain_D_drain_IO_L1_out_7_0_x0201 | {4 }
  - Chain level:
	State 1
	State 2
		add_ln890_4 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89022 : 1
		select_ln12169 : 2
		p_shl : 3
		add_i_i56_cast : 4
		icmp_ln886 : 5
		br_ln12175 : 6
	State 3
		add_ln890 : 1
		icmp_ln890_564 : 1
		br_ln890 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_123    |    0    |    9    |
|   icmp   |   icmp_ln89022_fu_129   |    0    |    8    |
|          |    icmp_ln886_fu_157    |    0    |    10   |
|          |  icmp_ln890_564_fu_169  |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |    add_ln890_4_fu_117   |    0    |    12   |
|    add   |     add_ln890_fu_163    |    0    |    15   |
|          |     add_ln691_fu_175    |    0    |    10   |
|----------|-------------------------|---------|---------|
|    sub   |  add_i_i56_cast_fu_151  |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |  select_ln12169_fu_135  |    0    |    3    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_70     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_76 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       p_shl_fu_143      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    91   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln691_reg_207   |    3   |
|   add_ln890_4_reg_180  |    5   |
|    add_ln890_reg_198   |    8   |
|       c1_V_reg_95      |    3   |
|   icmp_ln886_reg_194   |    1   |
| icmp_ln890_564_reg_203 |    1   |
|   icmp_ln890_reg_185   |    1   |
|indvar_flatten11_reg_106|    8   |
| indvar_flatten19_reg_84|    5   |
| select_ln12169_reg_189 |    3   |
+------------------------+--------+
|          Total         |   38   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   91   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   38   |    -   |
+-----------+--------+--------+
|   Total   |   38   |   91   |
+-----------+--------+--------+
