INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/ISDU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISDU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/Instantiateram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instantiateram
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/Instantiateram.sv:150]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/Instantiateram.sv:222]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/Instantiateram.sv:240]
WARNING: [VRFC 10-9236] non-void function 'opRET' is called without empty parentheses [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/Instantiateram.sv:258]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/Mem2IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem2IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-311] analyzing module SR1MUX
INFO: [VRFC 10-311] analyzing module DRMUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/SEXT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT5
INFO: [VRFC 10-311] analyzing module SEXT6
INFO: [VRFC 10-311] analyzing module SEXT9
INFO: [VRFC 10-311] analyzing module SEXT11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/memory_contents.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_parser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
WARNING: [VRFC 10-3380] identifier 'BUS' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:101]
WARNING: [VRFC 10-3380] identifier 'ADDROUT' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:102]
WARNING: [VRFC 10-3380] identifier 'DoutMDR' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:120]
WARNING: [VRFC 10-3380] identifier 'ALUOUT' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:121]
WARNING: [VRFC 10-3380] identifier 'ADDROUT' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:122]
WARNING: [VRFC 10-3380] identifier 'DinMDR' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:129]
WARNING: [VRFC 10-3380] identifier 'DinMDR' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:131]
WARNING: [VRFC 10-3380] identifier 'DinMDR' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:132]
WARNING: [VRFC 10-3380] identifier 'SR1OUT' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:182]
WARNING: [VRFC 10-3380] identifier 'SR2OUT' is used before its declaration [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:206]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3_testtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3_testtop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-311] analyzing module sync_r0
INFO: [VRFC 10-311] analyzing module sync_r1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
