-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity process_word is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    word_buffer_m_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    word_buffer_m_V_ce0 : OUT STD_LOGIC;
    word_buffer_m_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    word_buffer_m_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    word_buffer_m_V_ce1 : OUT STD_LOGIC;
    word_buffer_m_V_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    word_buffer_m_V_offset : IN STD_LOGIC_VECTOR (1 downto 0);
    old_word_buffer_m_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    old_word_buffer_m_V_ce0 : OUT STD_LOGIC;
    old_word_buffer_m_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    old_word_buffer_m_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    old_word_buffer_m_V_ce1 : OUT STD_LOGIC;
    old_word_buffer_m_V_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    lb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    lb_ce0 : OUT STD_LOGIC;
    lb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    rb_ce0 : OUT STD_LOGIC;
    rb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    line_buffer_m_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    line_buffer_m_V_ce0 : OUT STD_LOGIC;
    line_buffer_m_V_we0 : OUT STD_LOGIC;
    line_buffer_m_V_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    line_buffer_m_V_ce1 : OUT STD_LOGIC;
    line_buffer_m_V_we1 : OUT STD_LOGIC;
    line_buffer_m_V_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    conv_params_m_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv_params_m_V_ce0 : OUT STD_LOGIC;
    conv_params_m_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_out_buffer_m_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    conv_out_buffer_m_V_ce0 : OUT STD_LOGIC;
    conv_out_buffer_m_V_we0 : OUT STD_LOGIC;
    conv_out_buffer_m_V_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    log_width_V : IN STD_LOGIC_VECTOR (2 downto 0);
    words_per_image_V : IN STD_LOGIC_VECTOR (4 downto 0);
    wrd_V : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of process_word is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_14 : STD_LOGIC_VECTOR (9 downto 0) := "0000010100";
    constant ap_const_lv10_1D : STD_LOGIC_VECTOR (9 downto 0) := "0000011101";
    constant ap_const_lv9_9 : STD_LOGIC_VECTOR (8 downto 0) := "000001001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_9 : STD_LOGIC_VECTOR (9 downto 0) := "0000001001";
    constant ap_const_lv10_A : STD_LOGIC_VECTOR (9 downto 0) := "0000001010";
    constant ap_const_lv10_13 : STD_LOGIC_VECTOR (9 downto 0) := "0000010011";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal zext_ln99_fu_544_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln99_reg_1385 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln99_1_fu_548_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln99_1_reg_1390 : STD_LOGIC_VECTOR (5 downto 0);
    signal first_wrd_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_wrd_reg_1399 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_wrd_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_wrd_reg_1406 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_fu_588_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_V_reg_1413 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln68_fu_592_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln68_reg_1419 : STD_LOGIC_VECTOR (3 downto 0);
    signal bank_V_fu_602_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal bank_V_reg_1427 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln544_fu_631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_reg_1435 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln118_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln180_2_fu_674_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_2_reg_1443 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_m_V_addr_2_reg_1449 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buffer_m_V_addr_4_reg_1454 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln132_1_fu_721_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln132_1_reg_1459 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_fu_623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal word_buffer_m_V_addr_2_reg_1464 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_V_addr_5_reg_1469 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln180_5_fu_783_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln180_5_reg_1474 : STD_LOGIC_VECTOR (8 downto 0);
    signal old_word_buffer_m_V_s_reg_1479 : STD_LOGIC_VECTOR (7 downto 0);
    signal old_word_buffer_m_V_1_reg_1484 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_fu_805_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_reg_1489 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln130_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cc_V_1_fu_851_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln135_fu_876_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln122_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lb_addr_gep_fu_223_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal rb_addr_gep_fu_231_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal cc_V_fu_918_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal select_ln127_fu_933_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal bank_V_1_fu_947_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal bank_V_1_reg_1553 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal tmp_12_fu_962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1558 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln149_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln544_5_fu_970_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_5_reg_1562 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln180_7_fu_1003_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln180_7_reg_1572 : STD_LOGIC_VECTOR (8 downto 0);
    signal word_buffer_m_V_addr_7_reg_1577 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_V_addr_8_reg_1582 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln180_1_fu_1037_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln180_1_reg_1587 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_m_V_addr_5_reg_1593 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buffer_m_V_addr_7_reg_1598 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln180_9_fu_1059_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_9_reg_1603 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_m_V_addr_8_reg_1608 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buffer_m_V_addr_9_reg_1613 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln180_12_fu_1106_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln180_12_reg_1618 : STD_LOGIC_VECTOR (8 downto 0);
    signal word_buffer_m_V_addr_3_reg_1623 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_V_addr_4_reg_1628 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_1_fu_1167_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln165_1_reg_1633 : STD_LOGIC_VECTOR (8 downto 0);
    signal old_word_buffer_m_V_6_reg_1638 : STD_LOGIC_VECTOR (7 downto 0);
    signal old_word_buffer_m_V_7_reg_1643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln155_fu_1189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cc_V_5_fu_1223_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln163_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lb_addr_3_gep_fu_367_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal rb_addr_3_gep_fu_375_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal cc_V_3_fu_1317_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln173_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln180_20_fu_1347_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_20_reg_1702 : STD_LOGIC_VECTOR (9 downto 0);
    signal cc_V_6_fu_1352_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cc_V_6_reg_1707 : STD_LOGIC_VECTOR (3 downto 0);
    signal lb_addr_4_gep_fu_399_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal rb_addr_4_gep_fu_407_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv_word_fu_525_ap_start : STD_LOGIC;
    signal grp_conv_word_fu_525_ap_done : STD_LOGIC;
    signal grp_conv_word_fu_525_ap_idle : STD_LOGIC;
    signal grp_conv_word_fu_525_ap_ready : STD_LOGIC;
    signal grp_conv_word_fu_525_line_buffer_m_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_word_fu_525_line_buffer_m_V_ce0 : STD_LOGIC;
    signal grp_conv_word_fu_525_conv_params_m_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_word_fu_525_conv_params_m_V_ce0 : STD_LOGIC;
    signal grp_conv_word_fu_525_conv_out_buffer_m_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_word_fu_525_conv_out_buffer_m_V_ce0 : STD_LOGIC;
    signal grp_conv_word_fu_525_conv_out_buffer_m_V_we0 : STD_LOGIC;
    signal grp_conv_word_fu_525_conv_out_buffer_m_V_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_095_0_reg_424 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_0249_0_reg_435 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_027_0_reg_447 : STD_LOGIC_VECTOR (3 downto 0);
    signal storemerge_reg_459 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0198_0_reg_469 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal p_0324_0_reg_480 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln168_fu_1266_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_storemerge1_phi_fu_495_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal select_ln160_fu_1238_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0284_0_reg_502 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0501_0_reg_514 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_conv_word_fu_525_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln180_8_fu_680_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_9_fu_691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln132_1_fu_727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln135_fu_738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_12_fu_789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_fu_800_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln132_4_fu_824_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_26_fu_838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_24_fu_899_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_25_fu_913_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_15_fu_1009_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln179_fu_1020_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_16_fu_1043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_17_fu_1054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_18_fu_1065_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_19_fu_1076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_21_fu_1112_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln160_fu_1123_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_fu_1173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_fu_1184_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_30_fu_1204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_31_fu_1218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_3_fu_1290_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_27_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_34_fu_1342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_35_fu_1358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln879_fu_843_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln134_fu_862_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln126_fu_924_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln159_fu_1229_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln167_fu_1252_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_2_fu_1309_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln178_fu_1362_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln179_fu_1371_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_536_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln111_fu_552_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln111_fu_556_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln111_fu_562_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln879_fu_578_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal slices_per_line_V_fu_566_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln68_fu_608_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln68_fu_614_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal s_idx_V_fu_618_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln180_fu_635_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln180_fu_639_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln180_fu_644_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_656_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_cast_fu_648_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln180_7_fu_664_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln180_fu_668_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_3_fu_685_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln132_fu_696_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_709_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl5_cast_fu_701_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln132_fu_717_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln135_fu_732_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1353_fu_743_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_fu_748_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln180_10_fu_754_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln180_4_fu_758_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_771_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl3_cast_fu_763_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln180_11_fu_779_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln127_fu_794_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln132_3_fu_815_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln132_2_fu_819_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln132_2_fu_829_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_15_fu_833_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln134_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln180_23_fu_890_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln180_13_fu_894_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln180_22_fu_904_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_14_fu_908_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_fu_953_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_10_fu_957_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln180_6_fu_974_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_fu_987_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln180_13_fu_995_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl9_cast_fu_979_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln179_fu_1014_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln180_1_fu_1025_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl7_cast_fu_1029_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln180_14_fu_999_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_8_fu_1048_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_10_fu_1070_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_11_fu_1081_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_fu_1094_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl10_cast_fu_1086_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln180_20_fu_1102_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln160_fu_1117_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_9_fu_1128_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln165_fu_1134_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln165_fu_1138_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln165_fu_1143_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1155_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln165_1_fu_1163_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl12_cast_fu_1147_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln168_fu_1178_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln180_29_fu_1195_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln180_16_fu_1199_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln180_28_fu_1209_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_17_fu_1213_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln167_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln168_fu_1261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln165_2_fu_1281_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln165_2_fu_1285_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln165_1_fu_1295_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln180_18_fu_1299_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln180_33_fu_1333_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln180_19_fu_1337_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln180_32_fu_1329_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);

    component conv_word IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        line_buffer_m_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        line_buffer_m_V_ce0 : OUT STD_LOGIC;
        line_buffer_m_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_V_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_m_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv_params_m_V_ce0 : OUT STD_LOGIC;
        conv_params_m_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_out_buffer_m_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv_out_buffer_m_V_ce0 : OUT STD_LOGIC;
        conv_out_buffer_m_V_we0 : OUT STD_LOGIC;
        conv_out_buffer_m_V_d0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;



begin
    grp_conv_word_fu_525 : component conv_word
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_word_fu_525_ap_start,
        ap_done => grp_conv_word_fu_525_ap_done,
        ap_idle => grp_conv_word_fu_525_ap_idle,
        ap_ready => grp_conv_word_fu_525_ap_ready,
        line_buffer_m_V_address0 => grp_conv_word_fu_525_line_buffer_m_V_address0,
        line_buffer_m_V_ce0 => grp_conv_word_fu_525_line_buffer_m_V_ce0,
        line_buffer_m_V_q0 => line_buffer_m_V_q0,
        line_buffer_m_V_offset => trunc_ln145_reg_1489,
        conv_params_m_V_address0 => grp_conv_word_fu_525_conv_params_m_V_address0,
        conv_params_m_V_ce0 => grp_conv_word_fu_525_conv_params_m_V_ce0,
        conv_params_m_V_q0 => conv_params_m_V_q0,
        conv_out_buffer_m_V_address0 => grp_conv_word_fu_525_conv_out_buffer_m_V_address0,
        conv_out_buffer_m_V_ce0 => grp_conv_word_fu_525_conv_out_buffer_m_V_ce0,
        conv_out_buffer_m_V_we0 => grp_conv_word_fu_525_conv_out_buffer_m_V_we0,
        conv_out_buffer_m_V_d0 => grp_conv_word_fu_525_conv_out_buffer_m_V_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv_word_fu_525_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_word_fu_525_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln118_fu_596_p2 = ap_const_lv1_1))) then 
                    grp_conv_word_fu_525_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_word_fu_525_ap_ready = ap_const_logic_1)) then 
                    grp_conv_word_fu_525_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_0198_0_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                p_0198_0_reg_469 <= bank_V_1_reg_1553;
            elsif (((grp_conv_word_fu_525_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                p_0198_0_reg_469 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    p_0249_0_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_8_fu_623_p3 = ap_const_lv1_0) and (icmp_ln118_fu_596_p2 = ap_const_lv1_0))) then 
                p_0249_0_reg_435 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                p_0249_0_reg_435 <= cc_V_1_fu_851_p2;
            end if; 
        end if;
    end process;

    p_027_0_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_8_fu_623_p3 = ap_const_lv1_1) and (icmp_ln118_fu_596_p2 = ap_const_lv1_0))) then 
                p_027_0_reg_447 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_027_0_reg_447 <= cc_V_fu_918_p2;
            end if; 
        end if;
    end process;

    p_0284_0_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_12_fu_962_p3 = ap_const_lv1_1) and (icmp_ln149_fu_941_p2 = ap_const_lv1_0))) then 
                p_0284_0_reg_502 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                p_0284_0_reg_502 <= cc_V_3_fu_1317_p2;
            end if; 
        end if;
    end process;

    p_0324_0_reg_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln149_fu_941_p2 = ap_const_lv1_0) and (tmp_12_fu_962_p3 = ap_const_lv1_0))) then 
                p_0324_0_reg_480 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                p_0324_0_reg_480 <= cc_V_5_fu_1223_p2;
            end if; 
        end if;
    end process;

    p_0501_0_reg_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                p_0501_0_reg_514 <= cc_V_6_reg_1707;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                p_0501_0_reg_514 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    p_095_0_reg_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                p_095_0_reg_424 <= bank_V_reg_1427;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_095_0_reg_424 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    storemerge_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                storemerge_reg_459 <= select_ln127_fu_933_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                storemerge_reg_459 <= select_ln135_fu_876_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_8_fu_623_p3 = ap_const_lv1_0) and (icmp_ln118_fu_596_p2 = ap_const_lv1_0))) then
                    add_ln132_1_reg_1459(8 downto 1) <= add_ln132_1_fu_721_p2(8 downto 1);
                    word_buffer_m_V_addr_2_reg_1464(7 downto 1) <= zext_ln132_1_fu_727_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_V_addr_5_reg_1469(7 downto 1) <= zext_ln135_fu_738_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_12_fu_962_p3 = ap_const_lv1_1) and (icmp_ln149_fu_941_p2 = ap_const_lv1_0))) then
                    add_ln165_1_reg_1633(8 downto 1) <= add_ln165_1_fu_1167_p2(8 downto 1);
                    old_word_buffer_m_V_6_reg_1638(7 downto 1) <= zext_ln165_fu_1173_p1(8 - 1 downto 0)(7 downto 1);
                    old_word_buffer_m_V_7_reg_1643(7 downto 1) <= zext_ln168_fu_1184_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln149_fu_941_p2 = ap_const_lv1_0) and (tmp_12_fu_962_p3 = ap_const_lv1_0))) then
                    add_ln180_12_reg_1618(8 downto 1) <= add_ln180_12_fu_1106_p2(8 downto 1);
                    word_buffer_m_V_addr_3_reg_1623(7 downto 1) <= zext_ln180_21_fu_1112_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_V_addr_4_reg_1628(7 downto 1) <= zext_ln160_fu_1123_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln173_fu_1323_p2 = ap_const_lv1_0))) then
                add_ln180_20_reg_1702 <= add_ln180_20_fu_1347_p2;
                cc_V_6_reg_1707 <= cc_V_6_fu_1352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln118_fu_596_p2 = ap_const_lv1_0))) then
                    add_ln180_2_reg_1443(9 downto 1) <= add_ln180_2_fu_674_p2(9 downto 1);
                    line_buffer_m_V_addr_2_reg_1449(8 downto 1) <= zext_ln180_8_fu_680_p1(9 - 1 downto 0)(8 downto 1);
                    line_buffer_m_V_addr_4_reg_1454(8 downto 1) <= zext_ln180_9_fu_691_p1(9 - 1 downto 0)(8 downto 1);
                    zext_ln544_reg_1435(3 downto 0) <= zext_ln544_fu_631_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_8_fu_623_p3 = ap_const_lv1_1) and (icmp_ln118_fu_596_p2 = ap_const_lv1_0))) then
                    add_ln180_5_reg_1474(8 downto 1) <= add_ln180_5_fu_783_p2(8 downto 1);
                    old_word_buffer_m_V_1_reg_1484(7 downto 1) <= zext_ln127_fu_800_p1(8 - 1 downto 0)(7 downto 1);
                    old_word_buffer_m_V_s_reg_1479(7 downto 1) <= zext_ln180_12_fu_789_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln149_fu_941_p2 = ap_const_lv1_0))) then
                    add_ln180_7_reg_1572(8 downto 1) <= add_ln180_7_fu_1003_p2(8 downto 1);
                    add_ln180_9_reg_1603(9 downto 1) <= add_ln180_9_fu_1059_p2(9 downto 1);
                    line_buffer_m_V_addr_5_reg_1593(8 downto 1) <= zext_ln180_16_fu_1043_p1(9 - 1 downto 0)(8 downto 1);
                    line_buffer_m_V_addr_7_reg_1598(8 downto 1) <= zext_ln180_17_fu_1054_p1(9 - 1 downto 0)(8 downto 1);
                    line_buffer_m_V_addr_8_reg_1608(8 downto 1) <= zext_ln180_18_fu_1065_p1(9 - 1 downto 0)(8 downto 1);
                    line_buffer_m_V_addr_9_reg_1613(8 downto 1) <= zext_ln180_19_fu_1076_p1(9 - 1 downto 0)(8 downto 1);
                    sub_ln180_1_reg_1587(9 downto 1) <= sub_ln180_1_fu_1037_p2(9 downto 1);
                tmp_12_reg_1558 <= ret_V_10_fu_957_p2(5 downto 5);
                    word_buffer_m_V_addr_7_reg_1577(7 downto 1) <= zext_ln180_15_fu_1009_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_V_addr_8_reg_1582(7 downto 1) <= zext_ln179_fu_1020_p1(8 - 1 downto 0)(7 downto 1);
                    zext_ln544_5_reg_1562(3 downto 0) <= zext_ln544_5_fu_970_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                bank_V_1_reg_1553 <= bank_V_1_fu_947_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                bank_V_reg_1427 <= bank_V_fu_602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                first_wrd_reg_1399 <= first_wrd_fu_572_p2;
                last_wrd_reg_1406 <= last_wrd_fu_582_p2;
                    rhs_V_reg_1413(4 downto 0) <= rhs_V_fu_588_p1(4 downto 0);
                trunc_ln68_reg_1419 <= trunc_ln68_fu_592_p1;
                    zext_ln99_1_reg_1390(4 downto 3) <= zext_ln99_1_fu_548_p1(4 downto 3);
                    zext_ln99_reg_1385(4 downto 3) <= zext_ln99_fu_544_p1(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln118_fu_596_p2 = ap_const_lv1_1))) then
                trunc_ln145_reg_1489 <= trunc_ln145_fu_805_p1;
            end if;
        end if;
    end process;
    zext_ln99_reg_1385(2 downto 0) <= "000";
    zext_ln99_reg_1385(6 downto 5) <= "00";
    zext_ln99_1_reg_1390(2 downto 0) <= "000";
    zext_ln99_1_reg_1390(5) <= '0';
    rhs_V_reg_1413(5) <= '0';
    zext_ln544_reg_1435(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln180_2_reg_1443(0) <= '0';
    line_buffer_m_V_addr_2_reg_1449(0) <= '0';
    line_buffer_m_V_addr_4_reg_1454(0) <= '1';
    add_ln132_1_reg_1459(0) <= '0';
    word_buffer_m_V_addr_2_reg_1464(0) <= '0';
    word_buffer_m_V_addr_5_reg_1469(0) <= '1';
    add_ln180_5_reg_1474(0) <= '0';
    old_word_buffer_m_V_s_reg_1479(0) <= '0';
    old_word_buffer_m_V_1_reg_1484(0) <= '1';
    zext_ln544_5_reg_1562(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln180_7_reg_1572(0) <= '0';
    word_buffer_m_V_addr_7_reg_1577(0) <= '0';
    word_buffer_m_V_addr_8_reg_1582(0) <= '1';
    sub_ln180_1_reg_1587(0) <= '0';
    line_buffer_m_V_addr_5_reg_1593(0) <= '0';
    line_buffer_m_V_addr_7_reg_1598(0) <= '1';
    add_ln180_9_reg_1603(0) <= '0';
    line_buffer_m_V_addr_8_reg_1608(0) <= '0';
    line_buffer_m_V_addr_9_reg_1613(0) <= '1';
    add_ln180_12_reg_1618(0) <= '0';
    word_buffer_m_V_addr_3_reg_1623(0) <= '0';
    word_buffer_m_V_addr_4_reg_1628(0) <= '1';
    add_ln165_1_reg_1633(0) <= '0';
    old_word_buffer_m_V_6_reg_1638(0) <= '0';
    old_word_buffer_m_V_7_reg_1643(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln118_fu_596_p2, tmp_8_fu_623_p3, ap_CS_fsm_state3, icmp_ln130_fu_809_p2, ap_CS_fsm_state6, icmp_ln122_fu_884_p2, ap_CS_fsm_state11, tmp_12_fu_962_p3, icmp_ln149_fu_941_p2, ap_CS_fsm_state12, icmp_ln155_fu_1189_p2, ap_CS_fsm_state15, icmp_ln163_fu_1275_p2, ap_CS_fsm_state17, icmp_ln173_fu_1323_p2, grp_conv_word_fu_525_ap_done, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_8_fu_623_p3 = ap_const_lv1_1) and (icmp_ln118_fu_596_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_8_fu_623_p3 = ap_const_lv1_0) and (icmp_ln118_fu_596_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln130_fu_809_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln122_fu_884_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state10 => 
                if (((grp_conv_word_fu_525_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln149_fu_941_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_12_fu_962_p3 = ap_const_lv1_1) and (icmp_ln149_fu_941_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln155_fu_1189_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln163_fu_1275_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln173_fu_1323_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln111_fu_556_p2 <= std_logic_vector(signed(ap_const_lv4_D) + signed(zext_ln111_fu_552_p1));
    add_ln127_fu_794_p2 <= std_logic_vector(unsigned(add_ln180_5_fu_783_p2) + unsigned(ap_const_lv9_9));
    add_ln132_1_fu_721_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_701_p3) + unsigned(zext_ln132_fu_717_p1));
    add_ln132_2_fu_819_p2 <= std_logic_vector(unsigned(add_ln132_1_reg_1459) + unsigned(zext_ln132_3_fu_815_p1));
    add_ln132_fu_696_p2 <= std_logic_vector(unsigned(s_idx_V_fu_618_p2) + unsigned(zext_ln99_1_reg_1390));
    add_ln1353_fu_743_p2 <= std_logic_vector(unsigned(trunc_ln68_reg_1419) + unsigned(xor_ln68_fu_608_p2));
    add_ln135_fu_732_p2 <= std_logic_vector(unsigned(add_ln132_1_fu_721_p2) + unsigned(ap_const_lv9_9));
    add_ln160_fu_1117_p2 <= std_logic_vector(unsigned(add_ln180_12_fu_1106_p2) + unsigned(ap_const_lv9_9));
    add_ln165_1_fu_1167_p2 <= std_logic_vector(signed(sext_ln165_1_fu_1163_p1) + signed(p_shl12_cast_fu_1147_p3));
    add_ln165_2_fu_1285_p2 <= std_logic_vector(unsigned(add_ln165_1_reg_1633) + unsigned(zext_ln165_2_fu_1281_p1));
    add_ln165_fu_1138_p2 <= std_logic_vector(unsigned(zext_ln99_reg_1385) + unsigned(sext_ln165_fu_1134_p1));
    add_ln168_fu_1178_p2 <= std_logic_vector(unsigned(ap_const_lv9_9) + unsigned(add_ln165_1_fu_1167_p2));
    add_ln179_fu_1014_p2 <= std_logic_vector(unsigned(ap_const_lv9_9) + unsigned(add_ln180_7_fu_1003_p2));
    add_ln180_10_fu_1070_p2 <= std_logic_vector(unsigned(ap_const_lv10_13) + unsigned(sub_ln180_1_fu_1037_p2));
    add_ln180_11_fu_1081_p2 <= std_logic_vector(unsigned(ret_V_10_fu_957_p2) + unsigned(zext_ln99_1_reg_1390));
    add_ln180_12_fu_1106_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_1086_p3) + unsigned(zext_ln180_20_fu_1102_p1));
    add_ln180_13_fu_894_p2 <= std_logic_vector(unsigned(add_ln180_5_reg_1474) + unsigned(zext_ln180_23_fu_890_p1));
    add_ln180_14_fu_908_p2 <= std_logic_vector(unsigned(add_ln180_2_reg_1443) + unsigned(zext_ln180_22_fu_904_p1));
    add_ln180_15_fu_833_p2 <= std_logic_vector(unsigned(add_ln180_2_reg_1443) + unsigned(zext_ln132_2_fu_829_p1));
    add_ln180_16_fu_1199_p2 <= std_logic_vector(unsigned(add_ln180_12_reg_1618) + unsigned(zext_ln180_29_fu_1195_p1));
    add_ln180_17_fu_1213_p2 <= std_logic_vector(unsigned(sub_ln180_1_reg_1587) + unsigned(zext_ln180_28_fu_1209_p1));
    add_ln180_18_fu_1299_p2 <= std_logic_vector(unsigned(sub_ln180_1_reg_1587) + unsigned(zext_ln165_1_fu_1295_p1));
    add_ln180_19_fu_1337_p2 <= std_logic_vector(unsigned(add_ln180_7_reg_1572) + unsigned(zext_ln180_33_fu_1333_p1));
    add_ln180_20_fu_1347_p2 <= std_logic_vector(unsigned(add_ln180_9_reg_1603) + unsigned(zext_ln180_32_fu_1329_p1));
    add_ln180_2_fu_674_p2 <= std_logic_vector(unsigned(ap_const_lv10_14) + unsigned(sub_ln180_fu_668_p2));
    add_ln180_3_fu_685_p2 <= std_logic_vector(unsigned(ap_const_lv10_1D) + unsigned(sub_ln180_fu_668_p2));
    add_ln180_4_fu_758_p2 <= std_logic_vector(unsigned(zext_ln180_10_fu_754_p1) + unsigned(zext_ln99_1_reg_1390));
    add_ln180_5_fu_783_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_763_p3) + unsigned(zext_ln180_11_fu_779_p1));
    add_ln180_6_fu_974_p2 <= std_logic_vector(unsigned(zext_ln99_1_reg_1390) + unsigned(lhs_V_fu_953_p1));
    add_ln180_7_fu_1003_p2 <= std_logic_vector(unsigned(zext_ln180_13_fu_995_p1) + unsigned(p_shl9_cast_fu_979_p3));
    add_ln180_8_fu_1048_p2 <= std_logic_vector(unsigned(ap_const_lv10_9) + unsigned(sub_ln180_1_fu_1037_p2));
    add_ln180_9_fu_1059_p2 <= std_logic_vector(unsigned(ap_const_lv10_A) + unsigned(sub_ln180_1_fu_1037_p2));
    add_ln180_fu_639_p2 <= std_logic_vector(unsigned(zext_ln99_1_reg_1390) + unsigned(zext_ln180_fu_635_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state11, icmp_ln149_fu_941_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln149_fu_941_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge1_phi_fu_495_p4_assign_proc : process(tmp_12_reg_1558, select_ln168_fu_1266_p3, ap_CS_fsm_state14, select_ln160_fu_1238_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
            if ((tmp_12_reg_1558 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge1_phi_fu_495_p4 <= select_ln160_fu_1238_p3;
            elsif ((tmp_12_reg_1558 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge1_phi_fu_495_p4 <= select_ln168_fu_1266_p3;
            else 
                ap_phi_mux_storemerge1_phi_fu_495_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_storemerge1_phi_fu_495_p4 <= "XX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11, icmp_ln149_fu_941_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln149_fu_941_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bank_V_1_fu_947_p2 <= std_logic_vector(unsigned(p_0198_0_reg_469) + unsigned(ap_const_lv4_1));
    bank_V_fu_602_p2 <= std_logic_vector(unsigned(p_095_0_reg_424) + unsigned(ap_const_lv4_1));
    cc_V_1_fu_851_p2 <= std_logic_vector(unsigned(p_0249_0_reg_435) + unsigned(ap_const_lv4_1));
    cc_V_3_fu_1317_p2 <= std_logic_vector(unsigned(p_0284_0_reg_502) + unsigned(ap_const_lv4_1));
    cc_V_5_fu_1223_p2 <= std_logic_vector(unsigned(p_0324_0_reg_480) + unsigned(ap_const_lv4_1));
    cc_V_6_fu_1352_p2 <= std_logic_vector(unsigned(p_0501_0_reg_514) + unsigned(ap_const_lv4_1));
    cc_V_fu_918_p2 <= std_logic_vector(unsigned(p_027_0_reg_447) + unsigned(ap_const_lv4_1));
    conv_out_buffer_m_V_address0 <= grp_conv_word_fu_525_conv_out_buffer_m_V_address0;
    conv_out_buffer_m_V_ce0 <= grp_conv_word_fu_525_conv_out_buffer_m_V_ce0;
    conv_out_buffer_m_V_d0 <= grp_conv_word_fu_525_conv_out_buffer_m_V_d0;
    conv_out_buffer_m_V_we0 <= grp_conv_word_fu_525_conv_out_buffer_m_V_we0;
    conv_params_m_V_address0 <= grp_conv_word_fu_525_conv_params_m_V_address0;
    conv_params_m_V_ce0 <= grp_conv_word_fu_525_conv_params_m_V_ce0;
    first_wrd_fu_572_p2 <= "1" when (wrd_V = ap_const_lv8_0) else "0";
    grp_conv_word_fu_525_ap_start <= grp_conv_word_fu_525_ap_start_reg;
    icmp_ln118_fu_596_p2 <= "1" when (p_095_0_reg_424 = ap_const_lv4_8) else "0";
    icmp_ln122_fu_884_p2 <= "1" when (p_027_0_reg_447 = ap_const_lv4_9) else "0";
    icmp_ln130_fu_809_p2 <= "1" when (p_0249_0_reg_435 = ap_const_lv4_9) else "0";
    icmp_ln149_fu_941_p2 <= "1" when (p_0198_0_reg_469 = ap_const_lv4_8) else "0";
    icmp_ln155_fu_1189_p2 <= "1" when (p_0324_0_reg_480 = ap_const_lv4_9) else "0";
    icmp_ln163_fu_1275_p2 <= "1" when (p_0284_0_reg_502 = ap_const_lv4_9) else "0";
    icmp_ln173_fu_1323_p2 <= "1" when (p_0501_0_reg_514 = ap_const_lv4_9) else "0";
    last_wrd_fu_582_p2 <= "1" when (zext_ln879_fu_578_p1 = wrd_V) else "0";
    lb_addr_3_gep_fu_367_p3 <= zext_ln544_5_reg_1562(3 - 1 downto 0);
    lb_addr_4_gep_fu_399_p3 <= zext_ln544_5_reg_1562(3 - 1 downto 0);
    lb_addr_gep_fu_223_p3 <= zext_ln544_reg_1435(3 - 1 downto 0);

    lb_address0_assign_proc : process(zext_ln544_reg_1435, ap_CS_fsm_state3, ap_CS_fsm_state6, lb_addr_gep_fu_223_p3, zext_ln544_5_reg_1562, ap_CS_fsm_state12, ap_CS_fsm_state15, lb_addr_3_gep_fu_367_p3, ap_CS_fsm_state17, lb_addr_4_gep_fu_399_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            lb_address0 <= lb_addr_4_gep_fu_399_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            lb_address0 <= lb_addr_3_gep_fu_367_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            lb_address0 <= zext_ln544_5_reg_1562(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lb_address0 <= lb_addr_gep_fu_223_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            lb_address0 <= zext_ln544_reg_1435(3 - 1 downto 0);
        else 
            lb_address0 <= "XXX";
        end if; 
    end process;


    lb_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            lb_ce0 <= ap_const_logic_1;
        else 
            lb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0198_0_reg_469),6));

    line_buffer_m_V_address0_assign_proc : process(line_buffer_m_V_addr_2_reg_1449, line_buffer_m_V_addr_4_reg_1454, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, tmp_12_reg_1558, line_buffer_m_V_addr_5_reg_1593, line_buffer_m_V_addr_9_reg_1613, ap_CS_fsm_state13, grp_conv_word_fu_525_line_buffer_m_V_address0, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state14, zext_ln180_26_fu_838_p1, zext_ln180_25_fu_913_p1, zext_ln180_31_fu_1218_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buffer_m_V_address0 <= line_buffer_m_V_addr_9_reg_1613;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_12_reg_1558 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_12_reg_1558 = ap_const_lv1_1)))) then 
            line_buffer_m_V_address0 <= line_buffer_m_V_addr_5_reg_1593;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_m_V_address0 <= zext_ln180_31_fu_1218_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            line_buffer_m_V_address0 <= line_buffer_m_V_addr_4_reg_1454;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            line_buffer_m_V_address0 <= zext_ln180_25_fu_913_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            line_buffer_m_V_address0 <= line_buffer_m_V_addr_2_reg_1449;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_V_address0 <= zext_ln180_26_fu_838_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            line_buffer_m_V_address0 <= grp_conv_word_fu_525_line_buffer_m_V_address0;
        else 
            line_buffer_m_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buffer_m_V_address1_assign_proc : process(line_buffer_m_V_addr_7_reg_1598, line_buffer_m_V_addr_8_reg_1608, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state14, ap_CS_fsm_state18, zext_ln180_27_fu_1304_p1, zext_ln180_35_fu_1358_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buffer_m_V_address1 <= line_buffer_m_V_addr_8_reg_1608;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            line_buffer_m_V_address1 <= zext_ln180_35_fu_1358_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            line_buffer_m_V_address1 <= zext_ln180_27_fu_1304_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            line_buffer_m_V_address1 <= line_buffer_m_V_addr_7_reg_1598;
        else 
            line_buffer_m_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buffer_m_V_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, tmp_12_reg_1558, ap_CS_fsm_state13, grp_conv_word_fu_525_line_buffer_m_V_ce0, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_12_reg_1558 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_12_reg_1558 = ap_const_lv1_1)))) then 
            line_buffer_m_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            line_buffer_m_V_ce0 <= grp_conv_word_fu_525_line_buffer_m_V_ce0;
        else 
            line_buffer_m_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_V_ce1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            line_buffer_m_V_ce1 <= ap_const_logic_1;
        else 
            line_buffer_m_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_V_d0_assign_proc : process(word_buffer_m_V_q1, old_word_buffer_m_V_q0, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, tmp_12_reg_1558, ap_CS_fsm_state13, ap_CS_fsm_state9, storemerge_reg_459, ap_CS_fsm_state19, ap_CS_fsm_state14, select_ln879_fu_843_p3, select_ln134_fu_862_p3, select_ln126_fu_924_p3, select_ln159_fu_1229_p3, select_ln167_fu_1252_p3, select_ln179_fu_1371_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buffer_m_V_d0 <= select_ln179_fu_1371_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_12_reg_1558 = ap_const_lv1_1))) then 
            line_buffer_m_V_d0 <= select_ln167_fu_1252_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_12_reg_1558 = ap_const_lv1_0))) then 
            line_buffer_m_V_d0 <= select_ln159_fu_1229_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            line_buffer_m_V_d0 <= word_buffer_m_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            line_buffer_m_V_d0 <= storemerge_reg_459;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            line_buffer_m_V_d0 <= select_ln126_fu_924_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            line_buffer_m_V_d0 <= old_word_buffer_m_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            line_buffer_m_V_d0 <= select_ln134_fu_862_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            line_buffer_m_V_d0 <= select_ln879_fu_843_p3;
        else 
            line_buffer_m_V_d0 <= "XX";
        end if; 
    end process;


    line_buffer_m_V_d1_assign_proc : process(word_buffer_m_V_q0, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_phi_mux_storemerge1_phi_fu_495_p4, ap_CS_fsm_state14, ap_CS_fsm_state18, select_ln879_2_fu_1309_p3, select_ln178_fu_1362_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            line_buffer_m_V_d1 <= select_ln178_fu_1362_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            line_buffer_m_V_d1 <= word_buffer_m_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            line_buffer_m_V_d1 <= select_ln879_2_fu_1309_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            line_buffer_m_V_d1 <= ap_phi_mux_storemerge1_phi_fu_495_p4;
        else 
            line_buffer_m_V_d1 <= "XX";
        end if; 
    end process;


    line_buffer_m_V_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state8, tmp_12_reg_1558, ap_CS_fsm_state13, ap_CS_fsm_state9, ap_CS_fsm_state19, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_12_reg_1558 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_12_reg_1558 = ap_const_lv1_1)))) then 
            line_buffer_m_V_we0 <= ap_const_logic_1;
        else 
            line_buffer_m_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_V_we1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            line_buffer_m_V_we1 <= ap_const_logic_1;
        else 
            line_buffer_m_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_m_V_address0_assign_proc : process(old_word_buffer_m_V_s_reg_1479, ap_CS_fsm_state6, icmp_ln122_fu_884_p2, old_word_buffer_m_V_7_reg_1643, ap_CS_fsm_state15, zext_ln180_24_fu_899_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            old_word_buffer_m_V_address0 <= old_word_buffer_m_V_7_reg_1643;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln122_fu_884_p2 = ap_const_lv1_1))) then 
            old_word_buffer_m_V_address0 <= old_word_buffer_m_V_s_reg_1479;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln122_fu_884_p2 = ap_const_lv1_0))) then 
            old_word_buffer_m_V_address0 <= zext_ln180_24_fu_899_p1(8 - 1 downto 0);
        else 
            old_word_buffer_m_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_m_V_address1_assign_proc : process(first_wrd_reg_1399, old_word_buffer_m_V_1_reg_1484, ap_CS_fsm_state6, old_word_buffer_m_V_6_reg_1638, ap_CS_fsm_state15, icmp_ln163_fu_1275_p2, zext_ln165_3_fu_1290_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln163_fu_1275_p2 = ap_const_lv1_1))) then 
            old_word_buffer_m_V_address1 <= old_word_buffer_m_V_6_reg_1638;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln163_fu_1275_p2 = ap_const_lv1_0) and (first_wrd_reg_1399 = ap_const_lv1_0))) then 
            old_word_buffer_m_V_address1 <= zext_ln165_3_fu_1290_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            old_word_buffer_m_V_address1 <= old_word_buffer_m_V_1_reg_1484;
        else 
            old_word_buffer_m_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_m_V_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln122_fu_884_p2, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln122_fu_884_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln122_fu_884_p2 = ap_const_lv1_0)))) then 
            old_word_buffer_m_V_ce0 <= ap_const_logic_1;
        else 
            old_word_buffer_m_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_m_V_ce1_assign_proc : process(first_wrd_reg_1399, ap_CS_fsm_state6, ap_CS_fsm_state15, icmp_ln163_fu_1275_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln163_fu_1275_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln163_fu_1275_p2 = ap_const_lv1_0) and (first_wrd_reg_1399 = ap_const_lv1_0)))) then 
            old_word_buffer_m_V_ce1 <= ap_const_logic_1;
        else 
            old_word_buffer_m_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln134_fu_857_p2 <= (lb_q0 or last_wrd_reg_1406);
    or_ln135_fu_871_p2 <= (rb_q0 or last_wrd_reg_1406);
    or_ln167_fu_1247_p2 <= (lb_q0 or first_wrd_reg_1399);
    or_ln168_fu_1261_p2 <= (rb_q0 or first_wrd_reg_1399);
    p_shl10_cast_fu_1086_p3 <= (add_ln180_11_fu_1081_p2 & ap_const_lv3_0);
    p_shl12_cast_fu_1147_p3 <= (trunc_ln165_fu_1143_p1 & ap_const_lv3_0);
    p_shl3_cast_fu_763_p3 <= (add_ln180_4_fu_758_p2 & ap_const_lv3_0);
    p_shl5_cast_fu_701_p3 <= (add_ln132_fu_696_p2 & ap_const_lv3_0);
    p_shl7_cast_fu_1029_p3 <= (trunc_ln180_1_fu_1025_p1 & ap_const_lv5_0);
    p_shl9_cast_fu_979_p3 <= (add_ln180_6_fu_974_p2 & ap_const_lv3_0);
    p_shl_cast_fu_648_p3 <= (trunc_ln180_fu_644_p1 & ap_const_lv5_0);
    rb_addr_3_gep_fu_375_p3 <= zext_ln544_5_reg_1562(3 - 1 downto 0);
    rb_addr_4_gep_fu_407_p3 <= zext_ln544_5_reg_1562(3 - 1 downto 0);
    rb_addr_gep_fu_231_p3 <= zext_ln544_reg_1435(3 - 1 downto 0);

    rb_address0_assign_proc : process(zext_ln544_reg_1435, ap_CS_fsm_state3, ap_CS_fsm_state6, rb_addr_gep_fu_231_p3, zext_ln544_5_reg_1562, ap_CS_fsm_state12, ap_CS_fsm_state15, rb_addr_3_gep_fu_375_p3, ap_CS_fsm_state17, rb_addr_4_gep_fu_407_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rb_address0 <= rb_addr_4_gep_fu_407_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            rb_address0 <= rb_addr_3_gep_fu_375_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            rb_address0 <= zext_ln544_5_reg_1562(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rb_address0 <= rb_addr_gep_fu_231_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rb_address0 <= zext_ln544_reg_1435(3 - 1 downto 0);
        else 
            rb_address0 <= "XXX";
        end if; 
    end process;


    rb_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rb_ce0 <= ap_const_logic_1;
        else 
            rb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_10_fu_957_p2 <= std_logic_vector(unsigned(lhs_V_fu_953_p1) - unsigned(rhs_V_reg_1413));
    ret_V_9_fu_1128_p2 <= std_logic_vector(unsigned(ap_const_lv6_8) + unsigned(ret_V_10_fu_957_p2));
    ret_V_fu_748_p2 <= (ap_const_lv4_8 xor add_ln1353_fu_743_p2);
    rhs_V_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(slices_per_line_V_fu_566_p2),6));
    s_idx_V_fu_618_p2 <= std_logic_vector(unsigned(rhs_V_reg_1413) + unsigned(sext_ln68_fu_614_p1));
    select_ln126_fu_924_p3 <= 
        ap_const_lv2_0 when (lb_q0(0) = '1') else 
        old_word_buffer_m_V_q0;
    select_ln127_fu_933_p3 <= 
        ap_const_lv2_0 when (rb_q0(0) = '1') else 
        old_word_buffer_m_V_q1;
    select_ln134_fu_862_p3 <= 
        ap_const_lv2_0 when (or_ln134_fu_857_p2(0) = '1') else 
        word_buffer_m_V_q0;
    select_ln135_fu_876_p3 <= 
        ap_const_lv2_0 when (or_ln135_fu_871_p2(0) = '1') else 
        word_buffer_m_V_q1;
    select_ln159_fu_1229_p3 <= 
        ap_const_lv2_0 when (lb_q0(0) = '1') else 
        word_buffer_m_V_q1;
    select_ln160_fu_1238_p3 <= 
        ap_const_lv2_0 when (rb_q0(0) = '1') else 
        word_buffer_m_V_q0;
    select_ln167_fu_1252_p3 <= 
        ap_const_lv2_0 when (or_ln167_fu_1247_p2(0) = '1') else 
        old_word_buffer_m_V_q1;
    select_ln168_fu_1266_p3 <= 
        ap_const_lv2_0 when (or_ln168_fu_1261_p2(0) = '1') else 
        old_word_buffer_m_V_q0;
    select_ln178_fu_1362_p3 <= 
        ap_const_lv2_0 when (lb_q0(0) = '1') else 
        word_buffer_m_V_q0;
    select_ln179_fu_1371_p3 <= 
        ap_const_lv2_0 when (rb_q0(0) = '1') else 
        word_buffer_m_V_q1;
    select_ln879_2_fu_1309_p3 <= 
        ap_const_lv2_0 when (first_wrd_reg_1399(0) = '1') else 
        old_word_buffer_m_V_q1;
    select_ln879_fu_843_p3 <= 
        ap_const_lv2_0 when (last_wrd_reg_1406(0) = '1') else 
        word_buffer_m_V_q0;
        sext_ln111_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln111_fu_556_p2),5));

        sext_ln165_1_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_1155_p3),9));

        sext_ln165_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_9_fu_1128_p2),7));

        sext_ln68_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln68_fu_608_p2),6));

    slices_per_line_V_fu_566_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv5_1),to_integer(unsigned('0' & sext_ln111_fu_562_p1(5-1 downto 0)))));
    sub_ln180_1_fu_1037_p2 <= std_logic_vector(unsigned(p_shl7_cast_fu_1029_p3) - unsigned(zext_ln180_14_fu_999_p1));
    sub_ln180_fu_668_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_648_p3) - unsigned(zext_ln180_7_fu_664_p1));
    tmp_10_fu_771_p3 <= (add_ln180_4_fu_758_p2 & ap_const_lv1_0);
    tmp_11_fu_709_p3 <= (add_ln132_fu_696_p2 & ap_const_lv1_0);
    tmp_12_fu_962_p3 <= ret_V_10_fu_957_p2(5 downto 5);
    tmp_13_fu_987_p3 <= (add_ln180_6_fu_974_p2 & ap_const_lv1_0);
    tmp_14_fu_1155_p3 <= (add_ln165_fu_1138_p2 & ap_const_lv1_0);
    tmp_15_fu_1094_p3 <= (add_ln180_11_fu_1081_p2 & ap_const_lv1_0);
    tmp_8_fu_623_p3 <= s_idx_V_fu_618_p2(5 downto 5);
    tmp_9_fu_656_p3 <= (add_ln180_fu_639_p2 & ap_const_lv1_0);
    tmp_fu_536_p3 <= (word_buffer_m_V_offset & ap_const_lv3_0);
    trunc_ln145_fu_805_p1 <= word_buffer_m_V_offset(1 - 1 downto 0);
    trunc_ln165_fu_1143_p1 <= add_ln165_fu_1138_p2(6 - 1 downto 0);
    trunc_ln180_1_fu_1025_p1 <= add_ln180_6_fu_974_p2(5 - 1 downto 0);
    trunc_ln180_fu_644_p1 <= add_ln180_fu_639_p2(5 - 1 downto 0);
    trunc_ln68_fu_592_p1 <= slices_per_line_V_fu_566_p2(4 - 1 downto 0);

    word_buffer_m_V_address0_assign_proc : process(last_wrd_reg_1406, word_buffer_m_V_addr_2_reg_1464, ap_CS_fsm_state3, icmp_ln130_fu_809_p2, word_buffer_m_V_addr_7_reg_1577, word_buffer_m_V_addr_4_reg_1628, ap_CS_fsm_state12, ap_CS_fsm_state17, icmp_ln173_fu_1323_p2, zext_ln132_4_fu_824_p1, zext_ln180_34_fu_1342_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln173_fu_1323_p2 = ap_const_lv1_1))) then 
            word_buffer_m_V_address0 <= word_buffer_m_V_addr_7_reg_1577;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln173_fu_1323_p2 = ap_const_lv1_0))) then 
            word_buffer_m_V_address0 <= zext_ln180_34_fu_1342_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            word_buffer_m_V_address0 <= word_buffer_m_V_addr_4_reg_1628;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln130_fu_809_p2 = ap_const_lv1_1))) then 
            word_buffer_m_V_address0 <= word_buffer_m_V_addr_2_reg_1464;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln130_fu_809_p2 = ap_const_lv1_0) and (last_wrd_reg_1406 = ap_const_lv1_0))) then 
            word_buffer_m_V_address0 <= zext_ln132_4_fu_824_p1(8 - 1 downto 0);
        else 
            word_buffer_m_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_m_V_address1_assign_proc : process(word_buffer_m_V_addr_5_reg_1469, ap_CS_fsm_state3, word_buffer_m_V_addr_8_reg_1582, word_buffer_m_V_addr_3_reg_1623, ap_CS_fsm_state12, icmp_ln155_fu_1189_p2, ap_CS_fsm_state17, zext_ln180_30_fu_1204_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            word_buffer_m_V_address1 <= word_buffer_m_V_addr_8_reg_1582;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln155_fu_1189_p2 = ap_const_lv1_1))) then 
            word_buffer_m_V_address1 <= word_buffer_m_V_addr_3_reg_1623;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln155_fu_1189_p2 = ap_const_lv1_0))) then 
            word_buffer_m_V_address1 <= zext_ln180_30_fu_1204_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            word_buffer_m_V_address1 <= word_buffer_m_V_addr_5_reg_1469;
        else 
            word_buffer_m_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_m_V_ce0_assign_proc : process(last_wrd_reg_1406, ap_CS_fsm_state3, icmp_ln130_fu_809_p2, ap_CS_fsm_state12, ap_CS_fsm_state17, icmp_ln173_fu_1323_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln173_fu_1323_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln173_fu_1323_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln130_fu_809_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln130_fu_809_p2 = ap_const_lv1_0) and (last_wrd_reg_1406 = ap_const_lv1_0)))) then 
            word_buffer_m_V_ce0 <= ap_const_logic_1;
        else 
            word_buffer_m_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    word_buffer_m_V_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state12, icmp_ln155_fu_1189_p2, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln155_fu_1189_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln155_fu_1189_p2 = ap_const_lv1_0)))) then 
            word_buffer_m_V_ce1 <= ap_const_logic_1;
        else 
            word_buffer_m_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln68_fu_608_p2 <= (p_095_0_reg_424 xor ap_const_lv4_8);
    zext_ln111_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(log_width_V),4));
    zext_ln127_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_fu_794_p2),64));
    zext_ln132_1_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln132_1_fu_721_p2),64));
    zext_ln132_2_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0249_0_reg_435),10));
    zext_ln132_3_fu_815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0249_0_reg_435),9));
    zext_ln132_4_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln132_2_fu_819_p2),64));
    zext_ln132_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_709_p3),9));
    zext_ln135_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln135_fu_732_p2),64));
    zext_ln160_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln160_fu_1117_p2),64));
    zext_ln165_1_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0284_0_reg_502),10));
    zext_ln165_2_fu_1281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0284_0_reg_502),9));
    zext_ln165_3_fu_1290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_2_fu_1285_p2),64));
    zext_ln165_fu_1173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_1_fu_1167_p2),64));
    zext_ln168_fu_1184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_fu_1178_p2),64));
    zext_ln179_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_fu_1014_p2),64));
    zext_ln180_10_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_748_p2),6));
    zext_ln180_11_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_771_p3),9));
    zext_ln180_12_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_5_fu_783_p2),64));
    zext_ln180_13_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_987_p3),9));
    zext_ln180_14_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_987_p3),10));
    zext_ln180_15_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_7_fu_1003_p2),64));
    zext_ln180_16_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln180_1_fu_1037_p2),64));
    zext_ln180_17_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_8_fu_1048_p2),64));
    zext_ln180_18_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_9_fu_1059_p2),64));
    zext_ln180_19_fu_1076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_10_fu_1070_p2),64));
    zext_ln180_20_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1094_p3),9));
    zext_ln180_21_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_12_fu_1106_p2),64));
    zext_ln180_22_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_027_0_reg_447),10));
    zext_ln180_23_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_027_0_reg_447),9));
    zext_ln180_24_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_13_fu_894_p2),64));
    zext_ln180_25_fu_913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_14_fu_908_p2),64));
    zext_ln180_26_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_15_fu_833_p2),64));
    zext_ln180_27_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_18_fu_1299_p2),64));
    zext_ln180_28_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0324_0_reg_480),10));
    zext_ln180_29_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0324_0_reg_480),9));
    zext_ln180_30_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_16_fu_1199_p2),64));
    zext_ln180_31_fu_1218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_17_fu_1213_p2),64));
    zext_ln180_32_fu_1329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0501_0_reg_514),10));
    zext_ln180_33_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0501_0_reg_514),9));
    zext_ln180_34_fu_1342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_19_fu_1337_p2),64));
    zext_ln180_35_fu_1358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_20_reg_1702),64));
    zext_ln180_7_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_656_p3),10));
    zext_ln180_8_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_2_fu_674_p2),64));
    zext_ln180_9_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln180_3_fu_685_p2),64));
    zext_ln180_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_095_0_reg_424),6));
    zext_ln544_5_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0198_0_reg_469),64));
    zext_ln544_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_095_0_reg_424),64));
    zext_ln879_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(words_per_image_V),8));
    zext_ln99_1_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_536_p3),6));
    zext_ln99_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_536_p3),7));
end behav;
