# Benchmark "control_merge_dataless" written by ABC on Sat Oct 19 00:54:26 2024
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs_valid index[0] \
 index[1] index_valid

.latch        n54 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n59 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n64 tehb.dataReg[0]  0
.latch        n69 tehb.dataReg[1]  0
.latch        n74 tehb.control.fullReg  0

.names ins_valid[4] ins_valid[5] new_n42
00 1
.names ins_valid[6] ins_valid[7] new_n43
00 1
.names ins_valid[2] ins_valid[3] new_n44
00 1
.names ins_valid[0] ins_valid[1] new_n45
00 1
.names ins_valid[8] new_n45 new_n46
01 1
.names new_n42 new_n43 new_n47
11 1
.names new_n44 new_n47 new_n48
11 1
.names new_n46 new_n48 new_n49
11 1
.names tehb.control.fullReg new_n49 new_n50
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n50 outs_valid
10 1
.names tehb.dataReg[0] tehb.control.fullReg new_n52
11 1
.names ins_valid[1] ins_valid[2] new_n53
10 1
.names ins_valid[3] new_n53 new_n54_1
00 1
.names ins_valid[4] new_n54_1 new_n55
00 1
.names ins_valid[5] new_n55 new_n56
00 1
.names ins_valid[6] new_n56 new_n57
00 1
.names ins_valid[7] new_n57 new_n58
00 1
.names ins_valid[8] new_n58 new_n59_1
00 1
.names tehb.control.fullReg new_n59_1 new_n60
01 1
.names new_n52 new_n60 index[0]
00 0
.names tehb.dataReg[1] tehb.control.fullReg new_n62
11 1
.names new_n42 new_n44 new_n63
10 1
.names new_n43 new_n63 new_n64_1
10 1
.names ins_valid[8] new_n64_1 new_n65
00 1
.names tehb.control.fullReg new_n65 new_n66
01 1
.names new_n62 new_n66 index[1]
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n50 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue \
 new_n69_1
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n70
01 1
.names new_n69_1 new_n70 new_n71
00 1
.names rst new_n71 new_n72
00 1
.names new_n50 new_n72 n74
01 1
.names new_n69_1 n74 n54
01 0
.names new_n70 n74 n59
01 0
.names tehb.control.fullReg new_n71 new_n76
00 1
.names new_n49 new_n76 new_n77
01 1
.names tehb.dataReg[0] new_n77 new_n78
10 1
.names new_n59_1 new_n77 new_n79
11 1
.names new_n78 new_n79 new_n80
00 1
.names rst new_n80 n64
00 1
.names tehb.dataReg[1] new_n77 new_n82
10 1
.names new_n65 new_n77 new_n83
11 1
.names new_n82 new_n83 new_n84
00 1
.names rst new_n84 n69
00 1
.names tehb.control.fullReg ins_ready[0]
0 1
.names ins_ready[0] ins_ready[1]
1 1
.names ins_ready[0] ins_ready[2]
1 1
.names ins_ready[0] ins_ready[3]
1 1
.names ins_ready[0] ins_ready[4]
1 1
.names ins_ready[0] ins_ready[5]
1 1
.names ins_ready[0] ins_ready[6]
1 1
.names ins_ready[0] ins_ready[7]
1 1
.names ins_ready[0] ins_ready[8]
1 1
.end
