module register_3 
	(input   [2:0] inData,
	 output  [2:0] outData,
	 input reset,
    input load,
    input clk);

	reg  [2:0] data;
	
	assign outData  = data;
	
	always @(posedge clk)
	begin
		   if(reset) // if there is reset signal, value returns to zero
			data <= 0;
			else if(load) data <= inData;
	end

endmodule
