# üíª EE3043: Computer Architecture - Pipelined RISC-V Processor <img src="https://flagcdn.com/w40/vn.png" alt="Vietnam Flag" />

This repository contains the design, implementation, and verification files for the Computer Architecture course project at HCMC University of Technology, VNU-HCM.

The project is a progression through three milestones, culminating in the design and performance analysis of various **pipelined RISC-V (RV32I) processors**. All designs are intended to be **synthesizable** and implemented on a **DE2 FPGA board**.

---

## üéØ Project Objectives

* **Design a single-cycle RV32I processor**.
* **Design several models of pipelined processors** for comparison, exploring pipeline techniques and addressing limitations.
* **Explore the Branch Prediction technique**.
* **Measure and compare performance** using **Instructions Per Cycle (IPC)** as the criterion.

---

## üìÇ Repository Structure

The project maintains a well-organized directory hierarchy for efficient management and submission:

| Directory | Description |
| :--- | :--- |
| `00_src` | Verilog/SystemVerilog source files (RTL) |
| `01_bench` | Testbench files |
| `02_test` | Testing files containing assembly test code and dump files |
| `02_test/asm` | Assembly test code |
| `02_test/dump` | Binary/hex dump files |
| `10_sim` | Simulation scripts/files for **Verilator**  |
| `11_xm` | Simulation scripts/files for **Cadence Xcelium** |
| `20_syn` | Synthesis files |
| `99_doc` | Documentation files and project reports  |

---

## üìå Milestone Breakdown

### Milestone 1: Vending Machine Design üç¨

This milestone focused on reviewing basic logic design and **Finite State Machine (FSM) concepts** using SystemVerilog.

* **Task**: Design a Vending Machine controller that accepts coins: **$5\text{¬¢}$ (Nickel)**, **$10\text{¬¢}$ (Dime)**, and **$25\text{¬¢}$ (Quarter)**.
* **Function**: Dispense a soda and calculate the correct change when the deposited amount **exceeds $20\text{¬¢}$**.

---

### Milestone 2: Single-Cycle RV32I Processor ‚öôÔ∏è

This milestone involved designing a full **single-cycle RV32I processor** (top-level module: `singlecycle.sv` ).

#### Key Components:
* **ALU**: Executes arithmetic and logical operations defined by the RV32I instruction set.
* **BRC (Branch Comparison Unit)**: Compares two register values, handling both signed and unsigned comparisons.
* **Regfile**: 32-register, 32-bit register file with two asynchronous read ports and one synchronous write port.
* **LSU (Load-Store Unit) / I/O System**: Manages memory and memory-mapped I/O for peripherals.

#### Memory and I/O Mapping (LSU Table 1):

| Base Address | Top Address | Mapping | Required? |
| :--- | :--- | :--- | :--- |
| `0x0000_0000` | `0x0000_07FF` | Memory (2 KiB) | Yes |
| `0x1000_0000` | `0x1000_0FFF` | Red LEDs | Yes |
| `0x1000_1000` | `0x1000_1FFF` | Green LEDs | Yes |
| `0x1000_2000` | `0x1000_2FFF` | Seven-segment LEDs 3-0 | Optional |
| `0x1000_3000` | `0x1000_3FFF` | Seven-segment LEDs 7-4 | Optional |
| `0x1000_4000` | `0x1000_4FFF` | LCD Control Registers | Optional |
| `0x1001_0000` | `0x1001_0FFF` | Switches | Yes |

---

### Milestone 3: Pipelined Processors and Performance Analysis üöÄ

The focus is on designing and comparing at least **two models of pipelined processors** (top-level module: `pipelined.sv` ) using synchronous read/write memory models.

#### Memory and I/O Mapping (Table 1):

| Base Address | Top Address | Mapping | Required? |
| :--- | :--- | :--- | :--- |
| `0x0000_0000` | `0x0000_FFFF` | Memory (64 KiB) | Yes |
| `0x1000_0000` | `0x1000_0FFF` | Red LEDs | Yes |
| `0x1000_1000` | `0x1000_1FFF` | Green LEDs | Yes |
| `0x1000_2000` | `0x1000_2FFF` | Seven-segment LEDs 3-0 | Optional |
| `0x1000_3000` | `0x1000_3FFF` | Seven-segment LEDs 7-4 | Optional |
| `0x1000_4000` | `0x1000_4FFF` | LCD Control Registers | Optional |
| `0x1001_0000` | `0x1001_0FFF` | Switches | Yes |

#### Pipelined Processor Models (Select 2 or more):

| Model | Description | Key Mechanism | Bonus Credit |
| :--- | :--- | :--- | :--- |
| **Non-forwarding** | Incorporates **Hazard Detection** to use **stall** and **flush** signals on hazards. | Hazard Detection Unit | No |
| **Forwarding** | Adds a **Forwarding Network** to resolve hazards, requiring caution with load instructions. | Forwarding Unit | No |
| **Always Taken** | Implements static prediction via a **Branch Target Buffer (BTB)**, modifying the Fetch stage. | BTB Implementation | No |
| **Two-Bit Dynamic Branch Prediction** | Uses a straightforward **two-bit prediction scheme**. | Two-Bit Predictor | Yes  |
| **G-share Branch Prediction** | An advanced branch prediction technique. | G-share Predictor | Yes  |

#### Performance Evaluation:

* **Synthesis Data**: Record **Maximum Frequency ($F_{\text{max}}$ (MHz))**, **Total logic elements (%)**, **Total registers (%)**, and **Total memory bits (%)** for comparison.
* **Performance Data**: Record **IPC** and **Mispred Rate (%)** for the ISA test and at least one custom program.
* Utilizing **BRAMs** to enhance processor frequency earns a **1-point bonus**.

---

## üìñ Report Guidelines

A comprehensive project report is required, detailing the design process, challenges faced, and solutions implemented. Visual aids like diagrams and charts are encouraged.

The report must include sections for **introduction, methodology, results, and conclusions**. The Milestone 3 report specifically requires recording the synthesis and performance data for all implemented models.

## Block Diagram
<img width="4057" height="2872" alt="1_bit_predict" src="https://github.com/user-attachments/assets/ab08c9c5-646f-42d9-8a53-4014a8b3d8b5" />
<img width="4056" height="2872" alt="2_bit_predict" src="https://github.com/user-attachments/assets/1827b9c8-4eb1-45e7-9e8a-1a06000d90df" />
<img width="4056" height="2832" alt="G-share" src="https://github.com/user-attachments/assets/95e7716f-d92a-4e14-be1c-a0bb2fa84f03" />

## Benchmark Program
The following assembly code was used as a benchmark to evaluate the performance of different prediction schemes. It features nested loops and frequent branching to stress-test the predictors.

```assembly
    addi x13, x0, 100
    
again:    
    addi x6, x0, 50
    addi x7, x0, 60
    jal x1, loop_x6
    jal x2, loop_x7
    addi x13, x13, -1
    bne x13, x0, again
    jal x3, end
    
loop_x6:
    addi x6, x6, -1
    sb x6, 0(x8)
    li x9, 2048
    bne x6, x0, loop_x6
    jalr x0, x1, 0
    
loop_x7:    
    addi x7, x7, -1
    sb x7, 0(x9)
    li x12, 16384
    bne x7, x0, loop_x7
    jalr x0, x2, 0
    
end:
    li x30, 18170208
```

### Branch Prediction Comparison
<img width="1910" height="223" alt="image" src="https://github.com/user-attachments/assets/914c4332-651a-436c-9672-6b0bfc2e2ca0" />

### Kit DE10 Implementation
https://www.youtube.com/watch?v=mxOSGJVKNEY
