Version 1.0;
SocketDef
{
	PinDescription PinDefinitions.pin;
	DUT 11
	{
		Resource DPin
		{
			IP_CPU::AUDCLK [U] 00.000;   #not on TGL
			IP_CPU::AUDIN [U] 00.000;   #not on TGL
			IP_CPU::AUDOUT [U] 00.000;   #not on TGL
			IP_CPU::BCLK_N [U] 00.000;   #Sort pins only
			IP_CPU::BCLK_P [U] 00.000;   #Sort pins only
			IP_CPU::BKLTCTL [U] 00.000;   #TC_M25_DP192_TD04__BKLTCTL
			IP_CPU::BKLTEN [U] 00.000;   #TC_M25_DP192_TD04__BKLTEN
			IP_CPU::C10_WAKE [U] 00.000;   #SIU only
			IP_CPU::CATERRB     7.022;   #TC_M24_TD01__CATERRB
			IP_CPU::CKPLL_MON_N [U] 00.000;   #TGL Y pins only
			IP_CPU::CKPLL_MON_P [U] 00.000;   #TC_M23_TD03__CKPLL_MON_P
			IP_CPU::CLKOUT_CPUBCLK_N [U] 00.000;   #SIU only
			IP_CPU::CLKOUT_CPUBCLK_P [U] 00.000;   #SIU only
			IP_CPU::CLKOUT_CPUNSSC_N [U] 00.000;   #SIU only
			IP_CPU::CLKOUT_CPUNSSC_P [U] 00.000;   #SIU only
			IP_CPU::CLKOUT_CPUPCIBCLK_N [U] 00.000;   #SIU only
			IP_CPU::CLKOUT_CPUPCIBCLK_P [U] 00.000;   #SIU only
			IP_CPU::CLKOUT_CPURTC [U] 00.000;   #SIU only
			IP_CPU::CLKOUT_SRC_N_Y_0_BB_6 [U] 00.000;   #TC_M22_DP257_TD03_CLKOUT_SRC_N_0_1_2_3_4_5_6
			IP_CPU::CLKOUT_SRC_P_Y_0_BB_6 [U] 00.000;   #TC_M22_DP257_TD03_CLKOUT_SRC_P_0_1_2_3_4_5_6
			IP_CPU::CLKXTALN [U] 00.000;   #CPU pin from sort
			IP_CPU::CLKXTALP [U] 00.000;   #CPU pin from sort
			IP_CPU::CNV_WR_CLKN [U] 00.000;   #TC_M21_DP230_TD03__CNV_WR_CLKN
			IP_CPU::CNV_WR_CLKP [U] 00.000;   #TC_M21_DP230_TD03__CNV_WR_CLKP
			IP_CPU::CNV_WR_D0N [U] 00.000;   #TC_M21_DP229_TD03__CNV_WR_D0N_TC
			IP_CPU::CNV_WR_D0P [U] 00.000;   #TC_M21_DP229_TD03__CNV_WR_D0P_TC
			IP_CPU::CNV_WR_D1N [U] 00.000;   #TC_M21_DP228_TD03__CNV_WR_D1N_TC
			IP_CPU::CNV_WR_D1P [U] 00.000;   #TC_M21_DP228_TD03__CNV_WR_D1P_TC
			IP_CPU::CNV_WT_CLKN [U] 00.000;   #TC_M21_DP231_TD03__CNV_WT_CLKN
			IP_CPU::CNV_WT_CLKP [U] 00.000;   #TC_M21_DP231_TD03__CNV_WT_CLKP
			IP_CPU::CNV_WT_D0N [U] 00.000;   #TC_M21_DP227_TD03__CNV_WT_D0N_TC
			IP_CPU::CNV_WT_D0P [U] 00.000;   #TC_M21_DP227_TD03__CNV_WT_D0P_TC
			IP_CPU::CNV_WT_D1N [U] 00.000;   #TC_M21_DP226_TD03__CNV_WT_D1N_TC
			IP_CPU::CNV_WT_D1P [U] 00.000;   #TC_M21_DP226_TD03__CNV_WT_D1P_TC
			IP_CPU::CNVLDO_MON [U] 00.000;   #TC_M24_TD03__CNVLDO_MON
			IP_CPU::CPU_EDM_0     7.043;   #TC_M24_TD01__CPU_EDM_0
			IP_CPU::CPU_EDM_1     7.002;   #TC_M24_TD01__CPU_EDM_1
			IP_CPU::CPU_POPIO_VIEW_0     9.041;   #TC_M06_TD02__CPU_POPIO_VIEW_0_TC
			IP_CPU::CPU_POPIO_VIEW_1     2.019;   #TC_M06_TD02__CPU_POPIO_VIEW_1_TC
			IP_CPU::CPU_WAKE [U] 00.000;   #not on TGLU tspec
			IP_CPU::CPUPWRGD [U] 00.000;   #CPU pin from sort
			IP_CPU::CSI_A_CK_N_X [U] 00.000;   #Sort only pin, CSI_A_CKN
			IP_CPU::CSI_A_CK_P_X [U] 00.000;   #Sort only pin, CSI_A_CKP
			IP_CPU::CSI_A_D_N_00     8.079;   #TC_M21_DP248_TD02__CSI_A_D0N_B_D3N
			IP_CPU::CSI_A_D_N_01     8.037;   #TC_M21_DP247_TD02__CSI_A_D1N_B_D2N
			IP_CPU::CSI_A_D_P_00     8.083;   #TC_M21_DP248_TD02__CSI_A_D0P_B_D3P
			IP_CPU::CSI_A_D_P_01     8.093;   #TC_M21_DP247_TD02__CSI_A_D1P_B_D2P
			IP_CPU::CSI_B_CK_N_X     10.031;   #TC_M21_DP246_TD02__CSI_B_CKN
			IP_CPU::CSI_B_CK_P_X     10.030;   #TC_M21_DP246_TD02__CSI_B_CKP
			IP_CPU::CSI_B_D_N_00     1.019;   #TC_M21_DP245_TD02__CSI_B_D0N
			IP_CPU::CSI_B_D_N_01     7.101;   #TC_M21_DP244_TD02__CSI_B_D1N
			IP_CPU::CSI_B_D_P_00     1.037;   #TC_M21_DP245_TD02__CSI_B_D0P
			IP_CPU::CSI_B_D_P_01     7.085;   #TC_M21_DP244_TD02__CSI_B_D1P
			IP_CPU::CSI_C_CK_N_X     1.007;   #TC_M21_DP243_TD02__CSI_C_CKN
			IP_CPU::CSI_C_CK_P_X     1.006;   #TC_M21_DP243_TD02__CSI_C_CKP
			IP_CPU::CSI_C_D_N_00     2.039;   #TC_M21_DP242_TD02__CSI_C_D0N
			IP_CPU::CSI_C_D_N_01     2.055;   #TC_M21_DP241_TD02__CSI_C_D1N
			IP_CPU::CSI_C_D_P_00     2.011;   #TC_M21_DP242_TD02__CSI_C_D0P
			IP_CPU::CSI_C_D_P_01     2.045;   #TC_M21_DP241_TD02__CSI_C_D1P
			IP_CPU::CSI_D_CK_N_X [U] 00.000;   #Sort Only Pin
			IP_CPU::CSI_D_CK_P_X [U] 00.000;   #Sort Only Pin
			IP_CPU::CSI_D_D_N_00     8.035;   #TC_M21_DP240_TD02__CSI_D_D0N_C_D3N
			IP_CPU::CSI_D_D_N_01     10.003;   #TC_M21_DP239_TD02__CSI_D_D1N_C_D2N
			IP_CPU::CSI_D_D_P_00     8.067;   #TC_M21_DP240_TD02__CSI_D_D0P_C_D3P
			IP_CPU::CSI_D_D_P_01     10.001;   #TC_M21_DP239_TD02__CSI_D_D1P_C_D2P
			IP_CPU::CSI_E_CK_N_X     9.021;   #TC_M21_DP249_TD02__CSI_E_CKN
			IP_CPU::CSI_E_CK_P_X     9.020;   #TC_M21_DP249_TD02__CSI_E_CKP
			IP_CPU::CSI_E_D_N_00     10.045;   #TC_M21_DP238_TD02__CSI_E_D0N_F_D3N
			IP_CPU::CSI_E_D_N_01     9.001;   #TC_M21_DP237_TD02__CSI_E_D1N_F_D2N
			IP_CPU::CSI_E_D_P_00     10.009;   #TC_M21_DP238_TD02__CSI_E_D0P_F_D3P
			IP_CPU::CSI_E_D_P_01     9.023;   #TC_M21_DP237_TD02__CSI_E_D1P_F_D2P
			IP_CPU::CSI_F_CK_N_X     8.051;   #TC_M21_DP236_TD02__CSI_F_CKN
			IP_CPU::CSI_F_CK_P_X     8.050;   #TC_M21_DP236_TD02__CSI_F_CKP
			IP_CPU::CSI_F_D_N_00     10.027;   #TC_M21_DP235_TD02__CSI_F_D0N
			IP_CPU::CSI_F_D_N_01     10.013;   #TC_M21_DP234_TD02__CSI_F_D1N
			IP_CPU::CSI_F_D_P_00     10.033;   #TC_M21_DP235_TD02__CSI_F_D0P
			IP_CPU::CSI_F_D_P_01     10.041;   #TC_M21_DP234_TD02__CSI_F_D1P
			IP_CPU::CSI_G_CK_N_X [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_G_CK_P_X [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_G_D_N_00 [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_G_D_N_01 [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_G_D_P_00 [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_G_D_P_01 [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_H_CK_N_X [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_H_CK_P_X [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_H_D_N_00 [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_H_D_N_01 [U] 00.000;   
			IP_CPU::CSI_H_D_P_00 [U] 00.000;   #TGL Y pins only
			IP_CPU::CSI_H_D_P_01 [U] 00.000;   
			IP_CPU::DBG_PMODE [U] 00.000;   #TC_M24_TD03__DBG_PMODE
			IP_CPU::DDIA_AUXN     2.035;   #TC_M21_DP333_TD02__DDIA_AUXN_TC
			IP_CPU::DDIA_AUXP     2.034;   #TC_M21_DP333_TD02__DDIA_AUXP_TC
			IP_CPU::DDIA_OBS     7.089;   #TC_M06_TD02__DDIA_OBS_TC
			IP_CPU::DDIA_TXN_0     1.043;   #TC_M21_DP225_TD02__DDIA_TXN_0
			IP_CPU::DDIA_TXN_1     8.023;   #TC_M21_DP224_TD02__DDIA_TXN_1
			IP_CPU::DDIA_TXN_2     1.049;   #TC_M21_DP223_TD02__DDIA_TXN_2
			IP_CPU::DDIA_TXN_3     2.013;   #TC_M21_DP222_TD02__DDIA_TXN_3
			IP_CPU::DDIA_TXP_0     1.027;   #TC_M21_DP225_TD02__DDIA_TXP_0
			IP_CPU::DDIA_TXP_1     8.039;   #TC_M21_DP224_TD02__DDIA_TXP_1
			IP_CPU::DDIA_TXP_2     1.039;   #TC_M21_DP223_TD02__DDIA_TXP_2
			IP_CPU::DDIA_TXP_3     2.023;   #TC_M21_DP222_TD02__DDIA_TXP_3
			IP_CPU::DDIB_AUXN     2.005;   #TC_M21_DP332_TD02__DDIB_AUXN_TC
			IP_CPU::DDIB_AUXP     2.004;   #TC_M21_DP332_TD02__DDIB_AUXP_TC
			IP_CPU::DDIB_OBS [U] 00.000;   
			IP_CPU::DDIB_TXN_0     10.039;   #TC_M21_DP221_TD02__DDIB_TXN_0
			IP_CPU::DDIB_TXN_1     8.087;   #TC_M21_DP220_TD02__DDIB_TXN_1
			IP_CPU::DDIB_TXN_2     1.029;   #TC_M21_DP219_TD02__DDIB_TXN_2
			IP_CPU::DDIB_TXN_3     1.041;   #TC_M21_DP218_TD02__DDIB_TXN_3
			IP_CPU::DDIB_TXP_0     10.019;   #TC_M21_DP221_TD02__DDIB_TXP_0
			IP_CPU::DDIB_TXP_1     8.085;   #TC_M21_DP220_TD02__DDIB_TXP_1
			IP_CPU::DDIB_TXP_2     1.031;   #TC_M21_DP219_TD02__DDIB_TXP_2
			IP_CPU::DDIB_TXP_3     1.045;   #TC_M21_DP218_TD02__DDIB_TXP_3
			IP_CPU::DDR_0ACTN_2CS1_2CS0_2CA3     8.099;   #TC_M16_TD02__DDR_0ACTN_2CS1_2CS0_2CA3
			IP_CPU::DDR_0BA0_3CA0_3CA0_3CA6     8.047;   #TC_M16_TD02__DDR_0BA0_3CA0_3CA0_3CA6
			IP_CPU::DDR_0BA1_1CA5_1CA6_1CA0     8.031;   #TC_M16_TD02__DDR_0BA1_1CA5_1CA6_1CA0
			IP_CPU::DDR_0BG0_2CA3_2CA4_2CS1     1.035;   #TC_M16_TD02__DDR_0BG0_2CA3_2CA4_2CS1
			IP_CPU::DDR_0BG1_2CA2_2CA3_2CS0     2.041;   #TC_M16_TD02__DDR_0BG1_2CA2_2CA3_2CS0
			IP_CPU::DDR_0CKE0_2CA5_2CA6_2CA0     8.103;   #TC_M16_TD02__DDR_0CKE0_2CA5_2CA6_2CA0
			IP_CPU::DDR_0CKE1_2CA4_2CA5_2CA1     8.003;   #TC_M16_TD02__DDR_0CKE1_2CA4_2CA5_2CA1
			IP_CPU::DDR_0CLKN0_0CLKN_0CLKN_0CLKN     1.009;   #TC_M17_TD02__DDR_0CLKN0_0CLKN_0CLKN_0CLKN
			IP_CPU::DDR_0CLKN1_3CLKN_3CLKN_3CLKN     8.007;   #TC_M17_TD02__DDR_0CLKN1_3CLKN_3CLKN_3CLKN
			IP_CPU::DDR_0CLKP0_0CLKP_0CLKP_0CLKP     8.041;   #TC_M17_TD02__DDR_0CLKP0_0CLKP_0CLKP_0CLKP
			IP_CPU::DDR_0CLKP1_3CLKP_3CLKP_3CLKP     8.011;   #TC_M17_TD02__DDR_0CLKP1_3CLKP_3CLKP_3CLKP
			IP_CPU::DDR_0CS0_NC_1CS1_1CA4     10.005;   #TC_M16_TD02__DDR_0CS0_NC_1CS1_1CA4
			IP_CPU::DDR_0CS1_1CA1_1CA1_1CA5     2.037;   #TC_M16_TD02__DDR_0CS1_1CA1_1CA1_1CA5
			IP_CPU::DDR_0MA00_NC_3CS1_3CA4     2.053;   #TC_M16_TD02__DDR_0MA0_NC_3CS1_3CA4
			IP_CPU::DDR_0MA01_NC_0CS1_0CA4     8.059;   #TC_M16_TD02__DDR_0MA1_NC_0CS1_0CA4
			IP_CPU::DDR_0MA02_3CS0_3CA2_3CA2     2.043;   #TC_M16_TD02__DDR_0MA2_3CS0_3CA2_3CA2
			IP_CPU::DDR_0MA03_0CS1_0CS0_0CA3     7.063;   #TC_M16_TD02__DDR_0MA3_0CS1_0CS0_0CA3
			IP_CPU::DDR_0MA04_0CS0_0CA2_0CA2     8.013;   #TC_M16_TD02__DDR_0MA4_0CS0_0CA2_0CA2
			IP_CPU::DDR_0MA05_0CA5_0CA6_0CA0     2.033;   #TC_M16_TD02__DDR_0MA5_0CA5_0CA6_0CA0
			IP_CPU::DDR_0MA06_0CA3_0CA4_0CS1     8.065;   #TC_M16_TD02__DDR_0MA6_0CA3_0CA4_0CS1
			IP_CPU::DDR_0MA07_0CA4_0CA5_0CA1     2.025;   #TC_M16_TD02__DDR_0MA7_0CA4_0CA5_0CA1
			IP_CPU::DDR_0MA08_0CA2_0CA3_0CS0     7.077;   #TC_M16_TD02__DDR_0MA8_0CA2_0CA3_0CS0
			IP_CPU::DDR_0MA09_2CA0_2CA0_2CA6     2.017;   #TC_M16_TD02__DDR_0MA9_2CA0_2CA0_2CA6
			IP_CPU::DDR_0MA10_3CA1_3CA1_3CA5     9.013;   #TC_M16_TD02__DDR_0MA10_3CA1_3CA1_3CA5
			IP_CPU::DDR_0MA11_NC_2CS1_2CA4     9.047;   #TC_M16_TD02__DDR_0MA11_NC_2CS1_2CA4
			IP_CPU::DDR_0MA12_2CA1_2CA1_2CA5     2.015;   #TC_M16_TD02__DDR_0MA12_2CA1_2CA1_2CA5
			IP_CPU::DDR_0MA13_1CS1_1CS0_1CA3     1.055;   #TC_M16_TD02__DDR_0MA13_1CS1_1CS0_1CA3
			IP_CPU::DDR_0MA14_1CA2_1CA3_1CS0     7.081;   #TC_M16_TD02__DDR_0MA14_1CA2_1CA3_1CS0
			IP_CPU::DDR_0MA15_1CA3_1CA4_1CS1     9.035;   #TC_M16_TD02__DDR_0MA15_1CA3_1CA4_1CS1
			IP_CPU::DDR_0MA16_1CA4_1CA5_1CA1     7.057;   #TC_M16_TD02__DDR_0MA16_1CA4_1CA5_1CA1
			IP_CPU::DDR_0ODT0_1CS0_1CA2_1CA2     8.109;   #TC_M16_TD02__DDR_0ODT0_1CS0_1CA2_1CA2
			IP_CPU::DDR_0ODT1_1CA0_1CA0_1CA6     10.021;   #TC_M16_TD02__DDR_0ODT1_1CA0_1CA0_1CA6
			IP_CPU::DDR_0PAR_3CS1_3CS0_3CA3     2.027;   #TC_M16_TD02__DDR_0PAR_3CS1_3CS0_3CA3
			IP_CPU::DDR_1ACTN_6CS1_6CS0_6CA3     9.055;   #TC_M16_TD02__DDR_1ACTN_6CS1_6CS0_6CA3
			IP_CPU::DDR_1BA0_7CA0_7CA0_7CA6     8.001;   #TC_M16_TD02__DDR_1BA0_7CA0_7CA0_7CA6
			IP_CPU::DDR_1BA1_5CA5_5CA6_5CA0     9.017;   #TC_M16_TD02__DDR_1BA1_5CA5_5CA6_5CA0
			IP_CPU::DDR_1BG0_6CA3_6CA4_6CS1     10.029;   #TC_M16_TD02__DDR_1BG0_6CA3_6CA4_6CS1
			IP_CPU::DDR_1BG1_6CA2_6CA3_6CS0     1.005;   #TC_M16_TD02__DDR_1BG1_6CA2_6CA3_6CS0
			IP_CPU::DDR_1CKE0_6CA5_6CA6_6CA0     1.053;   #TC_M16_TD02__DDR_1CKE0_6CA5_6CA6_6CA0
			IP_CPU::DDR_1CKE1_6CA4_6CA5_6CA1     2.049;   #TC_M16_TD02__DDR_1CKE1_6CA4_6CA5_6CA1
			IP_CPU::DDR_1CLKN0_4CLKN_4CLKN_4CLKN     9.043;   #TC_M17_TD02__DDR_1CLKN0_4CLKN_4CLKN_4CLKN
			IP_CPU::DDR_1CLKN1_7CLKN_7CLKN_7CLKN     9.053;   #TC_M17_TD02__DDR_1CLKN1_7CLKN_7CLKN_7CLKN
			IP_CPU::DDR_1CLKP0_4CLKP_4CLKP_4CLKP     9.027;   #TC_M17_TD02__DDR_1CLKP0_4CLKP_4CLKP_4CLKP
			IP_CPU::DDR_1CLKP1_7CLKP_7CLKP_7CLKP     2.021;   #TC_M17_TD02__DDR_1CLKP1_7CLKP_7CLKP_7CLKP
			IP_CPU::DDR_1CS0_NC_5CS1_5CA4     7.069;   #TC_M16_TD02__DDR_1CS0_NC_5CS1_5CA4
			IP_CPU::DDR_1CS1_5CA1_5CA1_5CA5     9.051;   #TC_M16_TD02__DDR_1CS1_5CA1_5CA1_5CA5
			IP_CPU::DDR_1MA00_NC_7CS1_7CA4     8.045;   #TC_M16_TD02__DDR_1MA0_NC_7CS1_7CA4
			IP_CPU::DDR_1MA01_NC_4CS1_4CA4     7.061;   #TC_M16_TD02__DDR_1MA1_NC_4CS1_4CA4
			IP_CPU::DDR_1MA02_7CS0_7CA2_7CA2     1.047;   #TC_M16_TD02__DDR_1MA2_7CS0_7CA2_7CA2
			IP_CPU::DDR_1MA03_4CS1_4CS0_4CA3     9.049;   #TC_M16_TD02__DDR_1MA3_4CS1_4CS0_4CA3
			IP_CPU::DDR_1MA04_4CS0_4CA2_4CA2     10.025;   #TC_M16_TD02__DDR_1MA4_4CS0_4CA2_4CA2
			IP_CPU::DDR_1MA05_4CA5_4CA6_4CA0     2.009;   #TC_M16_TD02__DDR_1MA5_4CA5_4CA6_4CA0
			IP_CPU::DDR_1MA06_4CA3_4CA4_4CS1     2.029;   #TC_M16_TD02__DDR_1MA6_4CA3_4CA4_4CS1
			IP_CPU::DDR_1MA07_4CA4_4CA5_4CA1     8.061;   #TC_M16_TD02__DDR_1MA7_4CA4_4CA5_4CA1
			IP_CPU::DDR_1MA08_4CA2_4CA3_4CS0     9.003;   #TC_M16_TD02__DDR_1MA8_4CA2_4CA3_4CS0
			IP_CPU::DDR_1MA09_6CA0_6CA0_6CA6     7.111;   #TC_M16_TD02__DDR_1MA9_6CA0_6CA0_6CA6
			IP_CPU::DDR_1MA10_7CA1_7CA1_7CA5     7.059;   #TC_M16_TD02__DDR_1MA10_7CA1_7CA1_7CA5
			IP_CPU::DDR_1MA11_NC_6CS1_6CA4     10.051;   #TC_M16_TD02__DDR_1MA11_NC_6CS1_6CA4
			IP_CPU::DDR_1MA12_6CA1_6CA1_6CA5     1.001;   #TC_M16_TD02__DDR_1MA12_6CA1_6CA1_6CA5
			IP_CPU::DDR_1MA13_5CS1_5CS0_5CA3     9.054;   #TC_M16_TD02__DDR_1MA13_5CS1_5CS0_5CA3
			IP_CPU::DDR_1MA14_5CA2_5CA3_5CS0     9.025;   #TC_M16_TD02__DDR_1MA14_5CA2_5CA3_5CS0
			IP_CPU::DDR_1MA15_5CA3_5CA4_5CS1     1.025;   #TC_M16_TD02__DDR_1MA15_5CA3_5CA4_5CS1
			IP_CPU::DDR_1MA16_5CA4_5CA5_5CA1     7.075;   #TC_M16_TD02__DDR_1MA16_5CA4_5CA5_5CA1
			IP_CPU::DDR_1ODT0_5CS0_5CA2_5CA2     8.073;   #TC_M16_TD02__DDR_1ODT0_5CS0_5CA2_5CA2
			IP_CPU::DDR_1ODT1_5CA0_5CA0_5CA6     10.017;   #TC_M16_TD02__DDR_1ODT1_5CA0_5CA0_5CA6
			IP_CPU::DDR_1PAR_7CS1_7CS0_7CA3     7.079;   #TC_M16_TD02__DDR_1PAR_7CS1_7CS0_7CA3
			IP_CPU::DDR_NC_0CA0_0CA0_0CA6     8.025;   #TC_M16_TD02__DDR_NC_0CA0_0CA0_0CA6
			IP_CPU::DDR_NC_0CA1_0CA1_0CA5     7.093;   #TC_M16_TD02__DDR_NC_0CA1_0CA1_0CA5
			IP_CPU::DDR_NC_0CKE0_0WCKP_0WCKP     7.067;   #TC_M17_TD02__DDR_NC_0CKE0_0WCKP_0WCKP
			IP_CPU::DDR_NC_0CKE1_0WCKN_0WCKN     7.097;   #TC_M17_TD02__DDR_NC_0CKE1_0WCKN_0WCKN
			IP_CPU::DDR_NC_1CKE0_1WCKP_1WCKP     8.002;   #TC_M17_TD02__DDR_NC_1CKE0_1WCKP_1WCKP
			IP_CPU::DDR_NC_1CKE1_1WCKN_1WCKN     8.082;   #TC_M17_TD02__DDR_NC_1CKE1_1WCKN_1WCKN
			IP_CPU::DDR_NC_1CLKN_1CLKN_1CLKN     10.037;   #TC_M17_TD02__DDR_NC_1CLKN_1CLKN_1CLKN
			IP_CPU::DDR_NC_1CLKP_1CLKP_1CLKP     8.053;   #TC_M17_TD02__DDR_NC_1CLKP_1CLKP_1CLKP
			IP_CPU::DDR_NC_2CKE0_2WCKP_2WCKP     9.037;   #TC_M17_TD02__DDR_NC_2CKE0_2WCKP_2WCKP
			IP_CPU::DDR_NC_2CKE1_2WCKN_2WCKN     7.071;   #TC_M17_TD02__DDR_NC_2CKE1_2WCKN_2WCKN
			IP_CPU::DDR_NC_2CLKN_2CLKN_2CLKN     1.023;   #TC_M17_TD02__DDR_NC_2CLKN_2CLKN_2CLKN
			IP_CPU::DDR_NC_2CLKP_2CLKP_2CLKP     8.063;   #TC_M17_TD02__DDR_NC_2CLKP_2CLKP_2CLKP
			IP_CPU::DDR_NC_2CS0_2CA2_2CA2     1.015;   #TC_M16_TD02__DDR_NC_2CS0_2CA2_2CA2
			IP_CPU::DDR_NC_3CA2_3CA3_3CS0     2.047;   #TC_M16_TD02__DDR_NC_3CA2_3CA3_3CS0
			IP_CPU::DDR_NC_3CA3_3CA4_3CS1     9.009;   #TC_M16_TD02__DDR_NC_3CA3_3CA4_3CS1
			IP_CPU::DDR_NC_3CA4_3CA5_3CA1     1.021;   #TC_M16_TD02__DDR_NC_3CA4_3CA5_3CA1
			IP_CPU::DDR_NC_3CA5_3CA6_3CA0     8.033;   #TC_M16_TD02__DDR_NC_3CA5_3CA6_3CA0
			IP_CPU::DDR_NC_3CKE0_3WCKP_3WCKP     7.103;   #TC_M17_TD02__DDR_NC_3CKE0_3WCKP_3WCKP
			IP_CPU::DDR_NC_3CKE1_3WCKN_3WCKN     7.107;   #TC_M17_TD02__DDR_NC_3CKE1_3WCKN_3WCKN
			IP_CPU::DDR_NC_4CA0_4CA0_4CA6     8.021;   #TC_M16_TD02__DDR_NC_4CA0_4CA0_4CA6
			IP_CPU::DDR_NC_4CA1_4CA1_4CA5     9.005;   #TC_M16_TD02__DDR_NC_4CA1_4CA1_4CA5
			IP_CPU::DDR_NC_4CKE0_4WCKP_4WCKP     1.011;   #TC_M17_TD02__DDR_NC_4CKE0_4WCKP_4WCKP
			IP_CPU::DDR_NC_4CKE1_4WCKN_4WCKN     8.055;   #TC_M17_TD02__DDR_NC_4CKE1_4WCKN_4WCKN
			IP_CPU::DDR_NC_5CKE0_5WCKP_5WCKP     8.071;   #TC_M17_TD02__DDR_NC_5CKE0_5WCKP_5WCKP
			IP_CPU::DDR_NC_5CKE1_5WCKN_5WCKN     7.083;   #TC_M17_TD02__DDR_NC_5CKE1_5WCKN_5WCKN
			IP_CPU::DDR_NC_5CLKN_5CLKN_5CLKN     7.105;   #TC_M17_TD02__DDR_NC_5CLKN_5CLKN_5CLKN
			IP_CPU::DDR_NC_5CLKP_5CLKP_5CLKP     9.029;   #TC_M17_TD02__DDR_NC_5CLKP_5CLKP_5CLKP
			IP_CPU::DDR_NC_6CKE0_6WCKP_6WCKP     8.101;   #TC_M17_TD02__DDR_NC_6CKE0_6WCKP_6WCKP
			IP_CPU::DDR_NC_6CKE1_6WCKN_6WCKN     8.029;   #TC_M17_TD02__DDR_NC_6CKE1_6WCKN_6WCKN
			IP_CPU::DDR_NC_6CLKN_6CLKN_6CLKN     9.007;   #TC_M17_TD02__DDR_NC_6CLKN_6CLKN_6CLKN
			IP_CPU::DDR_NC_6CLKP_6CLKP_6CLKP     7.109;   #TC_M17_TD02__DDR_NC_6CLKP_6CLKP_6CLKP
			IP_CPU::DDR_NC_6CS0_6CA2_6CA2     7.065;   #TC_M16_TD02__DDR_NC_6CS0_6CA2_6CA2
			IP_CPU::DDR_NC_7CA2_7CA3_7CS0     1.017;   #TC_M16_TD02__DDR_NC_7CA2_7CA3_7CS0
			IP_CPU::DDR_NC_7CA3_7CA4_7CS1     7.095;   #TC_M16_TD02__DDR_NC_7CA3_7CA4_7CS1
			IP_CPU::DDR_NC_7CA4_7CA5_7CA1     10.049;   #TC_M16_TD02__DDR_NC_7CA4_7CA5_7CA1
			IP_CPU::DDR_NC_7CA5_7CA6_7CA0     10.015;   #TC_M16_TD02__DDR_NC_7CA5_7CA6_7CA0
			IP_CPU::DDR_NC_7CKE0_7WCKP_7WCKP     2.001;   #TC_M17_TD02__DDR_NC_7CKE0_7WCKP_7WCKP
			IP_CPU::DDR_NC_7CKE1_7WCKN_7WCKN     8.049;   #TC_M17_TD02__DDR_NC_7CKE1_7WCKN_7WCKN
			IP_CPU::DDR_VCCDD2G_VIEW [U] 00.000;   #Sort only pin
			IP_CPU::DDR_VCCDLL_VIEW [U] 00.000;   #Sort only pin
			IP_CPU::DDR_VCCIOG_VIEW [U] 00.000;   #Sort only pin
			IP_CPU::DDR_VCCSAG_VIEW [U] 00.000;   #Sort only pin
			IP_CPU::DDR_VIEW_0     10.053;   #TC_M16_TD02__DDR_VIEW_0
			IP_CPU::DDR_VIEW_1     10.043;   #TC_M16_TD02__DDR_VIEW_1
			IP_CPU::DDR_VSXHI_VIEW [U] 00.000;   #Sort only pin
			IP_CPU::DDR_VTT_CTL     8.105;   #TC_M16_TD02__DDR_VTT_CTL
			IP_CPU::DDR_VTT_VIEW [U] 00.000;   #Sort only pin
			IP_CPU::DDR0_ALERT_N     8.027;   #TC_M16_TD02__DDR0_ALERT_N
			IP_CPU::DDR0_VREF_CA     8.017;   #TC_M16_TD02__DDR0_VREF_CA
			IP_CPU::DDR1_ALERT_N     7.091;   #TC_M16_TD02__DDR1_ALERT_N
			IP_CPU::DDR1_VREF_CA     9.045;   #TC_M16_TD02__DDR1_VREF_CA
			IP_CPU::DDRDQ_IL00_NIL00_LP00_0     2.016;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_0
			IP_CPU::DDRDQ_IL00_NIL00_LP00_1     2.024;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_1
			IP_CPU::DDRDQ_IL00_NIL00_LP00_2     10.028;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_2
			IP_CPU::DDRDQ_IL00_NIL00_LP00_3     1.020;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_3
			IP_CPU::DDRDQ_IL00_NIL00_LP00_4     8.096;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_4
			IP_CPU::DDRDQ_IL00_NIL00_LP00_5     7.096;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_5
			IP_CPU::DDRDQ_IL00_NIL00_LP00_6     7.076;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_6
			IP_CPU::DDRDQ_IL00_NIL00_LP00_7     9.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_7
			IP_CPU::DDRDQ_IL01_NIL01_LP01_0     2.048;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_0
			IP_CPU::DDRDQ_IL01_NIL01_LP01_1     10.044;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_1
			IP_CPU::DDRDQ_IL01_NIL01_LP01_2     8.092;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_2
			IP_CPU::DDRDQ_IL01_NIL01_LP01_3     9.024;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_3
			IP_CPU::DDRDQ_IL01_NIL01_LP01_4     1.004;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_4
			IP_CPU::DDRDQ_IL01_NIL01_LP01_5     7.064;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_5
			IP_CPU::DDRDQ_IL01_NIL01_LP01_6     7.056;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_6
			IP_CPU::DDRDQ_IL01_NIL01_LP01_7     8.080;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_7
			IP_CPU::DDRDQ_IL02_NIL04_LP20_0     10.008;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_0
			IP_CPU::DDRDQ_IL02_NIL04_LP20_1     8.052;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_1
			IP_CPU::DDRDQ_IL02_NIL04_LP20_2     8.060;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_2
			IP_CPU::DDRDQ_IL02_NIL04_LP20_3     2.012;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_3
			IP_CPU::DDRDQ_IL02_NIL04_LP20_4     10.024;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_4
			IP_CPU::DDRDQ_IL02_NIL04_LP20_5     9.008;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_5
			IP_CPU::DDRDQ_IL02_NIL04_LP20_6     2.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_6
			IP_CPU::DDRDQ_IL02_NIL04_LP20_7     2.036;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_7
			IP_CPU::DDRDQ_IL03_NIL05_LP21_0     2.044;   #TC_M18_SC4_TD02__DDRDQ_IL03_NIL05_LP21_0
			IP_CPU::DDRDQ_IL03_NIL05_LP21_1     8.036;   #TC_M18_SC4_TD02__DDRDQ_IL03_NIL05_LP21_1
			IP_CPU::DDRDQ_IL03_NIL05_LP21_2     8.110;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_2
			IP_CPU::DDRDQ_IL03_NIL05_LP21_3     8.030;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_3
			IP_CPU::DDRDQ_IL03_NIL05_LP21_4     1.030;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_4
			IP_CPU::DDRDQ_IL03_NIL05_LP21_5     1.042;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_5
			IP_CPU::DDRDQ_IL03_NIL05_LP21_6     9.042;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_6
			IP_CPU::DDRDQ_IL03_NIL05_LP21_7     9.022;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_7
			IP_CPU::DDRDQ_IL04_NIL10_LP40_0     8.020;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_0
			IP_CPU::DDRDQ_IL04_NIL10_LP40_1     8.084;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_1
			IP_CPU::DDRDQ_IL04_NIL10_LP40_2     8.016;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_2
			IP_CPU::DDRDQ_IL04_NIL10_LP40_3     1.016;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_3
			IP_CPU::DDRDQ_IL04_NIL10_LP40_4     1.048;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_4
			IP_CPU::DDRDQ_IL04_NIL10_LP40_5     9.048;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_5
			IP_CPU::DDRDQ_IL04_NIL10_LP40_6     2.008;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_6
			IP_CPU::DDRDQ_IL04_NIL10_LP40_7     8.108;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_7
			IP_CPU::DDRDQ_IL05_NIL11_LP41_0     7.080;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_0
			IP_CPU::DDRDQ_IL05_NIL11_LP41_1     10.016;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_1
			IP_CPU::DDRDQ_IL05_NIL11_LP41_2     10.020;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_2
			IP_CPU::DDRDQ_IL05_NIL11_LP41_3     8.012;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_3
			IP_CPU::DDRDQ_IL05_NIL11_LP41_4     7.068;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_4
			IP_CPU::DDRDQ_IL05_NIL11_LP41_5     8.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_5
			IP_CPU::DDRDQ_IL05_NIL11_LP41_6     8.088;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_6
			IP_CPU::DDRDQ_IL05_NIL11_LP41_7     9.016;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_7
			IP_CPU::DDRDQ_IL06_NIL14_LP60_0     1.044;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_0
			IP_CPU::DDRDQ_IL06_NIL14_LP60_1     10.012;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_1
			IP_CPU::DDRDQ_IL06_NIL14_LP60_2     1.032;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_2
			IP_CPU::DDRDQ_IL06_NIL14_LP60_3     2.020;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_3
			IP_CPU::DDRDQ_IL06_NIL14_LP60_4     7.108;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_4
			IP_CPU::DDRDQ_IL06_NIL14_LP60_5     1.040;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_5
			IP_CPU::DDRDQ_IL06_NIL14_LP60_6     7.100;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_6
			IP_CPU::DDRDQ_IL06_NIL14_LP60_7     7.104;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_7
			IP_CPU::DDRDQ_IL07_NIL15_LP61_0     8.076;   #TC_M18_SC4_TD02__DDRDQ_IL07_NIL15_LP61_0
			IP_CPU::DDRDQ_IL07_NIL15_LP61_1     9.004;   #TC_M18_SC4_TD02__DDRDQ_IL07_NIL15_LP61_1
			IP_CPU::DDRDQ_IL07_NIL15_LP61_2     10.038;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_2
			IP_CPU::DDRDQ_IL07_NIL15_LP61_3     9.006;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_3
			IP_CPU::DDRDQ_IL07_NIL15_LP61_4     10.040;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_4
			IP_CPU::DDRDQ_IL07_NIL15_LP61_5     8.066;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_5
			IP_CPU::DDRDQ_IL07_NIL15_LP61_6     10.002;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_6
			IP_CPU::DDRDQ_IL07_NIL15_LP61_7     8.034;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_7
			IP_CPU::DDRDQ_IL10_NIL02_LP10_0     2.028;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_0
			IP_CPU::DDRDQ_IL10_NIL02_LP10_1     1.036;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_1
			IP_CPU::DDRDQ_IL10_NIL02_LP10_2     2.032;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_2
			IP_CPU::DDRDQ_IL10_NIL02_LP10_3     10.052;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_3
			IP_CPU::DDRDQ_IL10_NIL02_LP10_4     1.024;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_4
			IP_CPU::DDRDQ_IL10_NIL02_LP10_5     1.052;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_5
			IP_CPU::DDRDQ_IL10_NIL02_LP10_6     1.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_6
			IP_CPU::DDRDQ_IL10_NIL02_LP10_7     8.044;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_7
			IP_CPU::DDRDQ_IL11_NIL03_LP11_0     8.028;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_0
			IP_CPU::DDRDQ_IL11_NIL03_LP11_1     2.052;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_1
			IP_CPU::DDRDQ_IL11_NIL03_LP11_2     8.024;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_2
			IP_CPU::DDRDQ_IL11_NIL03_LP11_3     10.032;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_3
			IP_CPU::DDRDQ_IL11_NIL03_LP11_4     7.088;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_4
			IP_CPU::DDRDQ_IL11_NIL03_LP11_5     7.060;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_5
			IP_CPU::DDRDQ_IL11_NIL03_LP11_6     8.072;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_6
			IP_CPU::DDRDQ_IL11_NIL03_LP11_7     7.092;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_7
			IP_CPU::DDRDQ_IL12_NIL06_LP30_0     10.042;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_0
			IP_CPU::DDRDQ_IL12_NIL06_LP30_1     2.010;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_1
			IP_CPU::DDRDQ_IL12_NIL06_LP30_2     8.014;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_2
			IP_CPU::DDRDQ_IL12_NIL06_LP30_3     10.026;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_3
			IP_CPU::DDRDQ_IL12_NIL06_LP30_4     10.018;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_4
			IP_CPU::DDRDQ_IL12_NIL06_LP30_5     1.054;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_5
			IP_CPU::DDRDQ_IL12_NIL06_LP30_6     9.034;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_6
			IP_CPU::DDRDQ_IL12_NIL06_LP30_7     8.074;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_7
			IP_CPU::DDRDQ_IL13_NIL07_LP31_0     7.062;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_0
			IP_CPU::DDRDQ_IL13_NIL07_LP31_1     2.050;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_1
			IP_CPU::DDRDQ_IL13_NIL07_LP31_2     2.046;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_2
			IP_CPU::DDRDQ_IL13_NIL07_LP31_3     7.070;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_3
			IP_CPU::DDRDQ_IL13_NIL07_LP31_4     7.066;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_4
			IP_CPU::DDRDQ_IL13_NIL07_LP31_5     2.014;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_5
			IP_CPU::DDRDQ_IL13_NIL07_LP31_6     2.038;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_6
			IP_CPU::DDRDQ_IL13_NIL07_LP31_7     7.102;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_7
			IP_CPU::DDRDQ_IL14_NIL12_LP50_0     8.068;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_0
			IP_CPU::DDRDQ_IL14_NIL12_LP50_1     8.032;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_1
			IP_CPU::DDRDQ_IL14_NIL12_LP50_2     10.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_2
			IP_CPU::DDRDQ_IL14_NIL12_LP50_3     8.100;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_3
			IP_CPU::DDRDQ_IL14_NIL12_LP50_4     9.028;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_4
			IP_CPU::DDRDQ_IL14_NIL12_LP50_5     10.004;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_5
			IP_CPU::DDRDQ_IL14_NIL12_LP50_6     9.036;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_6
			IP_CPU::DDRDQ_IL14_NIL12_LP50_7     7.084;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_7
			IP_CPU::DDRDQ_IL15_NIL13_LP51_0     9.012;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_0
			IP_CPU::DDRDQ_IL15_NIL13_LP51_1     9.044;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_1
			IP_CPU::DDRDQ_IL15_NIL13_LP51_2     8.104;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_2
			IP_CPU::DDRDQ_IL15_NIL13_LP51_3     1.008;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_3
			IP_CPU::DDRDQ_IL15_NIL13_LP51_4     1.028;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_4
			IP_CPU::DDRDQ_IL15_NIL13_LP51_5     9.052;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_5
			IP_CPU::DDRDQ_IL15_NIL13_LP51_6     10.048;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_6
			IP_CPU::DDRDQ_IL15_NIL13_LP51_7     8.064;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_7
			IP_CPU::DDRDQ_IL16_NIL16_LP70_0     9.002;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_0
			IP_CPU::DDRDQ_IL16_NIL16_LP70_1     1.022;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_1
			IP_CPU::DDRDQ_IL16_NIL16_LP70_2     2.054;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_2
			IP_CPU::DDRDQ_IL16_NIL16_LP70_3     7.090;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_3
			IP_CPU::DDRDQ_IL16_NIL16_LP70_4     8.022;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_4
			IP_CPU::DDRDQ_IL16_NIL16_LP70_5     2.026;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_5
			IP_CPU::DDRDQ_IL16_NIL16_LP70_6     2.018;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_6
			IP_CPU::DDRDQ_IL16_NIL16_LP70_7     1.026;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_7
			IP_CPU::DDRDQ_IL17_NIL17_LP71_0     8.010;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_0
			IP_CPU::DDRDQ_IL17_NIL17_LP71_1     7.094;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_1
			IP_CPU::DDRDQ_IL17_NIL17_LP71_2     10.010;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_2
			IP_CPU::DDRDQ_IL17_NIL17_LP71_3     9.026;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_3
			IP_CPU::DDRDQ_IL17_NIL17_LP71_4     9.018;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_4
			IP_CPU::DDRDQ_IL17_NIL17_LP71_5     8.006;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_5
			IP_CPU::DDRDQ_IL17_NIL17_LP71_6     8.098;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_6
			IP_CPU::DDRDQ_IL17_NIL17_LP71_7     1.010;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_7
			IP_CPU::DDRDQSN_IL00_NIL00_LP00     2.030;   #TC_M17_SC2_TD02__DDRDQSN_IL00_NIL00_LP00
			IP_CPU::DDRDQSN_IL01_NIL01_LP01     7.098;   #TC_M17_SC2_TD02__DDRDQSN_IL01_NIL01_LP01
			IP_CPU::DDRDQSN_IL02_NIL04_LP20     8.062;   #TC_M17_SC2_TD02__DDRDQSN_IL02_NIL04_LP20
			IP_CPU::DDRDQSN_IL03_NIL05_LP21     1.014;   #TC_M17_SC2_TD02__DDRDQSN_IL03_NIL05_LP21
			IP_CPU::DDRDQSN_IL04_NIL10_LP40     7.110;   #TC_M17_SC2_TD02__DDRDQSN_IL04_NIL10_LP40
			IP_CPU::DDRDQSN_IL05_NIL11_LP41     7.078;   #TC_M17_SC2_TD02__DDRDQSN_IL05_NIL11_LP41
			IP_CPU::DDRDQSN_IL06_NIL14_LP60     8.054;   #TC_M17_SC2_TD02__DDRDQSN_IL06_NIL14_LP60
			IP_CPU::DDRDQSN_IL07_NIL15_LP61     1.038;   #TC_M17_SC2_TD02__DDRDQSN_IL07_NIL15_LP61
			IP_CPU::DDRDQSN_IL10_NIL02_LP10     8.102;   #TC_M17_SC2_TD02__DDRDQSN_IL10_NIL02_LP10
			IP_CPU::DDRDQSN_IL11_NIL03_LP11     7.074;   #TC_M17_SC2_TD02__DDRDQSN_IL11_NIL03_LP11
			IP_CPU::DDRDQSN_IL12_NIL06_LP30     8.058;   #TC_M17_SC2_TD02__DDRDQSN_IL12_NIL06_LP30
			IP_CPU::DDRDQSN_IL13_NIL07_LP31     7.106;   #TC_M17_SC2_TD02__DDRDQSN_IL13_NIL07_LP31
			IP_CPU::DDRDQSN_IL14_NIL12_LP50     7.082;   #TC_M17_SC2_TD02__DDRDQSN_IL14_NIL12_LP50
			IP_CPU::DDRDQSN_IL15_NIL13_LP51     9.046;   #TC_M17_SC2_TD02__DDRDQSN_IL15_NIL13_LP51
			IP_CPU::DDRDQSN_IL16_NIL16_LP70     10.036;   #TC_M17_SC2_TD02__DDRDQSN_IL16_NIL16_LP70
			IP_CPU::DDRDQSN_IL17_NIL17_LP71     9.050;   #TC_M17_SC2_TD02__DDRDQSN_IL17_NIL17_LP71
			IP_CPU::DDRDQSP_IL00_NIL00_LP00     8.070;   #TC_M17_SC2_TD02__DDRDQSP_IL00_NIL00_LP00
			IP_CPU::DDRDQSP_IL01_NIL01_LP01     7.058;   #TC_M17_SC2_TD02__DDRDQSP_IL01_NIL01_LP01
			IP_CPU::DDRDQSP_IL02_NIL04_LP20     8.038;   #TC_M17_SC2_TD02__DDRDQSP_IL02_NIL04_LP20
			IP_CPU::DDRDQSP_IL03_NIL05_LP21     8.046;   #TC_M17_SC2_TD02__DDRDQSP_IL03_NIL05_LP21
			IP_CPU::DDRDQSP_IL04_NIL10_LP40     2.040;   #TC_M17_SC2_TD02__DDRDQSP_IL04_NIL10_LP40
			IP_CPU::DDRDQSP_IL05_NIL11_LP41     9.040;   #TC_M17_SC2_TD02__DDRDQSP_IL05_NIL11_LP41
			IP_CPU::DDRDQSP_IL06_NIL14_LP60     1.034;   #TC_M17_SC2_TD02__DDRDQSP_IL06_NIL14_LP60
			IP_CPU::DDRDQSP_IL07_NIL15_LP61     2.042;   #TC_M17_SC2_TD02__DDRDQSP_IL07_NIL15_LP61
			IP_CPU::DDRDQSP_IL10_NIL02_LP10     1.046;   #TC_M17_SC2_TD02__DDRDQSP_IL10_NIL02_LP10
			IP_CPU::DDRDQSP_IL11_NIL03_LP11     8.040;   #TC_M17_SC2_TD02__DDRDQSP_IL11_NIL03_LP11
			IP_CPU::DDRDQSP_IL12_NIL06_LP30     8.042;   #TC_M17_SC2_TD02__DDRDQSP_IL12_NIL06_LP30
			IP_CPU::DDRDQSP_IL13_NIL07_LP31     10.050;   #TC_M17_SC2_TD02__DDRDQSP_IL13_NIL07_LP31
			IP_CPU::DDRDQSP_IL14_NIL12_LP50     8.086;   #TC_M17_SC2_TD02__DDRDQSP_IL14_NIL12_LP50
			IP_CPU::DDRDQSP_IL15_NIL13_LP51     2.022;   #TC_M17_SC2_TD02__DDRDQSP_IL15_NIL13_LP51
			IP_CPU::DDRDQSP_IL16_NIL16_LP70     1.018;   #TC_M17_SC2_TD02__DDRDQSP_IL16_NIL16_LP70
			IP_CPU::DDRDQSP_IL17_NIL17_LP71     10.014;   #TC_M17_SC2_TD02__DDRDQSP_IL17_NIL17_LP71
			IP_CPU::DISP_UTILS     8.111;   #TC_M24_TD02__DISP_UTILS
			IP_CPU::DRAM_RESETB [U] 00.000;   #TC_M16_TD04__DRAM_RESETB
			IP_CPU::DSI_DE_TE_2     2.031;   #TC_M24_TD02__DSI_DE_TE_2
			IP_CPU::DSW_PWROK [U] 00.000;   #TC_M15_TD03__DSW_PWROK
			IP_CPU::DSWLDO_MON [U] 00.000;   #SIU only
			IP_CPU::EAR     7.038;   #TC_M15_TD01__EAR_N
			IP_CPU::FIVR_PROBE_ANA_0     7.047;   #TC_M06_TD01__FIVR_PROBE_ANA_0_TC
			IP_CPU::FIVR_PROBE_ANA_1     7.041;   #TC_M06_TD01__FIVR_PROBE_ANA_1_TC
			IP_CPU::FPF_LDOMON [U] 00.000;   #TC_M15_DP01_TD03__FPF_LDOMON
			IP_CPU::FPF_MON [U] 00.000;   #TC_M15_DP01_TD03__FPF_MON
			IP_CPU::GPD_00_BATLOWB [U] 00.000;   #TC_M19_TD03__GPD_0_BATLOWB
			IP_CPU::GPD_01_ACPRESENT [U] 00.000;   #TC_M19_TD03__GPD_1_ACPRESENT
			IP_CPU::GPD_02_LAN_WAKEB [U] 00.000;   #TC_M19_TD03__GPD_2_LAN_WAKEB
			IP_CPU::GPD_03_PWRBTNB [U] 00.000;   #TC_M19_TD03__GPD_3_PWRBTNB
			IP_CPU::GPD_04_SLP_S3B [U] 00.000;   #TC_M19_TD04__GPD_4_SLP_S3B
			IP_CPU::GPD_05_SLP_S4B [U] 00.000;   #TC_M19_TD04__GPD_5_SLP_S4B
			IP_CPU::GPD_06_SLP_AB [U] 00.000;   #TC_M19_TD03__GPD_6_SLP_AB
			IP_CPU::GPD_07 [U] 00.000;   #TC_M19_TD03__GPD_7
			IP_CPU::GPD_08_SUSCLK [U] 00.000;   #TC_M19_TD03__GPD_8_SUSCLK
			IP_CPU::GPD_09_SLP_WLANB [U] 00.000;   #TC_M19_TD03__GPD_9_SLP_WLANB
			IP_CPU::GPD_10_SLP_S5B [U] 00.000;   #TC_M19_TD03__GPD_10_SLP_S5B
			IP_CPU::GPD_11_LANPHYPC_DSWLDO_MON [U] 00.000;   #TC_M19_TD03__GPD_11_LANPHYPC_DSWLDO_MON
			IP_CPU::GPP_R_00_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK [U] 00.000;   #TC_M19_TD03__GPP_R_0_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
			IP_CPU::GPP_R_01_HDA_SYNC_I2S0_SFRM [U] 00.000;   #TC_M19_TD03__GPP_R_1_HDA_SYNC_I2S0_SFRM
			IP_CPU::GPP_R_02_HDA_SDO_I2S0_TXD_HDACPU_SDO [U] 00.000;   #TC_M19_TD03__GPP_R_2_HDA_SDO_I2S0_TXD_HDACPU_SDO
			IP_CPU::GPP_R_03_HDA_SDI_0_I2S0_RXD_HDACPU_SDI [U] 00.000;   #TC_M19_TD03__GPP_R_3_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
			IP_CPU::GPP_R_04_HDA_RSTB [U] 00.000;   #TC_M19_TD03__GPP_R_4_HDA_RSTB
			IP_CPU::GPP_R_05_HDA_SDI_1_I2S1_RXD [U] 00.000;   #TC_M19_TD03__GPP_R_5_HDA_SDI_1_I2S1_RXD
			IP_CPU::GPP_R_06_I2S1_TXD [U] 00.000;   #TC_M19_TD03__GPP_R_6_I2S1_TXD
			IP_CPU::GPP_R_07_I2S1_SFRM [U] 00.000;   #TC_M19_TD03__GPP_R_7_I2S1_SFRM
			IP_CPU::GPP_S_00_SNDW0_CLK_RGMII_AUXTS [U] 00.000;   #TC_M19_TD04__GPP_S_0_SNDW0_CLK_RGMII_AUXTS
			IP_CPU::GPP_S_01_SNDW0_DATA_RGMII_INT [U] 00.000;   #TC_M19_TD04__GPP_S_1_SNDW0_DATA_RGMII_INT
			IP_CPU::GPP_S_02_SNDW1_CLK_DMIC_CLK_B_0_RGMII_RESET [U] 00.000;   #TC_M19_TD04__GPP_S_2_SNDW1_CLK_DMIC_CLK_B_0_RGMII_RESET
			IP_CPU::GPP_S_03_SNDW1_DATA_DMIC_CLK_B_1_RGMII_PPS [U] 00.000;   #TC_M19_TD04__GPP_S_3_SNDW1_DATA_DMIC_CLK_B_1_RGMII_PPS
			IP_CPU::GPP_S_04_SNDW2_CLK_DMIC_CLK_A_1 [U] 00.000;   #TC_M19_TD04__GPP_S_4_SNDW2_CLK_DMIC_CLK_A_1
			IP_CPU::GPP_S_05_SNDW2_DATA_DMIC_DATA_1 [U] 00.000;   #TC_M19_TD04__GPP_S_5_SNDW2_DATA_DMIC_DATA_1
			IP_CPU::GPP_S_06_SNDW3_CLK_DMIC_CLK_A_0 [U] 00.000;   #TC_M19_TD04__GPP_S_6_SNDW3_CLK_DMIC_CLK_A_0
			IP_CPU::GPP_S_07_SNDW3_DATA_DMIC_DATA_0 [U] 00.000;   #TC_M19_TD04__GPP_S_7_SNDW3_DATA_DMIC_DATA_0
			IP_CPU::GPPC_A_00_ESPI_IO_0 [U] 00.000;   #TC_M19_TD03__GPPC_A_0_ESPI_IO_0
			IP_CPU::GPPC_A_01_ESPI_IO_1 [U] 00.000;   #TC_M19_TD03__GPPC_A_1_ESPI_IO_1
			IP_CPU::GPPC_A_02_ESPI_IO_2_SUSWARNB_SUSPWRDNACK [U] 00.000;   #TC_M19_TD03__GPPC_A_2_ESPI_IO_2_SUSWARNB_SUSPWRDNACK
			IP_CPU::GPPC_A_03_ESPI_IO_3_SUSACKB [U] 00.000;   #TC_M19_TD03__GPPC_A_3_ESPI_IO_3_SUSACKB
			IP_CPU::GPPC_A_04_ESPI_CSB [U] 00.000;   #TC_M19_TD03__GPPC_A_4_ESPI_CSB
			IP_CPU::GPPC_A_05_ESPI_CLK [U] 00.000;   #TC_M19_TD03__GPPC_A_5_ESPI_CLK
			IP_CPU::GPPC_A_06_ESPI_RESETB [U] 00.000;   #TC_M19_TD03__GPPC_A_6_ESPI_RESETB
			IP_CPU::GPPC_A_07_I2S2_SCLK_DMIC_CLK_A_0 [U] 00.000;   #TC_M19_TD03__GPPC_A_7_I2S2_SCLK_DMIC_CLK_A_0
			IP_CPU::GPPC_A_08_I2S2_SFRM_CNV_RF_RESET_B_DMIC_DATA_0 [U] 00.000;   #TC_M19_TD03__GPPC_A_8_I2S2_SFRM_CNV_RF_RESET_B_DMIC_DATA_0
			IP_CPU::GPPC_A_09_I2S2_TXD_MODEM_CLKREQ_CRF_XTAL_CLKREQ_DMIC_CLK_A_1 [U] 00.000;   #TC_M19_TD03__DL49
			IP_CPU::GPPC_A_10_I2S2_RXD_DMIC_DATA_1 [U] 00.000;   #TC_M19_TD03__GPPC_A_10_I2S2_RXD_DMIC_DATA_1
			IP_CPU::GPPC_A_11_PMC_I2C_SDA_I2S3_SCLK__DP [U] 00.000;   #TC_M19_TD03__GPPC_A_11_PMC_I2C_SDA_I2S3_SCLK
			IP_CPU::GPPC_A_12_SATAXPCIE_1_SATAGP_1_I2S3_SFRM [U] 00.000;   #TC_M19_TD03__GPPC_A_12_SATAXPCIE_1_SATAGP_1_I2S3_SFRM
			IP_CPU::GPPC_A_13_PMC_I2C_SCL_I2S3_TXD_DMIC_CLK_B_0 [U] 00.000;   #TC_M19_TD03__GPPC_A_13_PMC_I2C_SCL_I2S3_TXD_DMIC_CLK_B_0
			IP_CPU::GPPC_A_14_USB2_OCB_1_DDSP_HPD_3_I2S3_RXD_DISP_MISC_3_DMIC_CLK_B_1 [U] 00.000;   #TC_M19_TD03__DH52
			IP_CPU::GPPC_A_15_USB2_OCB_2_DDSP_HPD_4_I2S4_SCLK_DISP_MISC_4 [U] 00.000;   #TC_M19_TD03__DK45
			IP_CPU::GPPC_A_16_USB2_OCB_3_I2S4_SFRM [U] 00.000;   #TC_M19_TD03__GPPC_A_16_USB2_OCB_3_I2S4_SFRM
			IP_CPU::GPPC_A_17_DISP_MISC_C_I2S4_TXD [U] 00.000;   #TC_M19_TD03__GPPC_A_17_DISP_MISC_C_I2S4_TXD
			IP_CPU::GPPC_A_18_DDSP_HPD_B_DISP_MISC_B_I2S4_RXD [U] 00.000;   #TC_M19_TD03__GPPC_A_18_DDSP_HPD_B_DISP_MISC_B_I2S4_RXD
			IP_CPU::GPPC_A_19_DDSP_HPD_1_DISP_MISC_1_I2S5_SCLK [U] 00.000;   #TC_M19_TD03__GPPC_A_19_DDSP_HPD_1_DISP_MISC_1_I2S5_SCLK
			IP_CPU::GPPC_A_20_DDSP_HPD_2_DISP_MISC_2_I2S5_SFRM [U] 00.000;   #TC_M19_TD03__GPPC_A_20_DDSP_HPD_2_DISP_MISC_2_I2S5_SFRM
			IP_CPU::GPPC_A_21_DDPC_CTRLCLK_I2S5_TXD [U] 00.000;   #TC_M19_TD03__GPPC_A_21_DDPC_CTRLCLK_I2S5_TXD
			IP_CPU::GPPC_A_22_DDPC_CTRLDATA_I2S5_RXD [U] 00.000;   #TC_M19_TD03__GPPC_A_22_DDPC_CTRLDATA_I2S5_RXD
			IP_CPU::GPPC_A_23_I2S1_SCLK [U] 00.000;   #TC_M19_TD03__GPPC_A_23_I2S1_SCLK
			IP_CPU::GPPC_B_00_CORE_VID_0 [U] 00.000;   #TC_M19_TD03__GPPC_B_0_CORE_VID_0
			IP_CPU::GPPC_B_01_CORE_VID_1 [U] 00.000;   #TC_M19_TD03__GPPC_B_1_CORE_VID_1
			IP_CPU::GPPC_B_02_VRALERTB [U] 00.000;   #TC_M19_TD03__GPPC_B_2_VRALERTB
			IP_CPU::GPPC_B_03_CPU_GP_2 [U] 00.000;   #TC_M19_TD03__GPPC_B_3_CPU_GP_2
			IP_CPU::GPPC_B_04_CPU_GP_3 [U] 00.000;   #TC_M19_TD03__GPPC_B_4_CPU_GP_3
			IP_CPU::GPPC_B_05_ISH_I2C0_SDA_CAS_I2C0_SDA [U] 00.000;   #TC_M19_TD03__GPPC_B_5_ISH_I2C0_SDA_CAS_I2C0_SDA
			IP_CPU::GPPC_B_06_ISH_I2C0_SCL_CAS_I2C0_SCL [U] 00.000;   #TC_M19_TD03__GPPC_B_6_ISH_I2C0_SCL_CAS_I2C0_SCL
			IP_CPU::GPPC_B_07_ISH_I2C1_SDA_CAS_I2C1_SDA [U] 00.000;   #TC_M19_TD04__GPPC_B_7_ISH_I2C1_SDA_CAS_I2C1_SDA
			IP_CPU::GPPC_B_08_ISH_I2C1_SCL_CAS_I2C1_SCL [U] 00.000;   #TC_M19_TD04__GPPC_B_8_ISH_I2C1_SCL_CAS_I2C1_SCL
			IP_CPU::GPPC_B_09_I2C5_SDA_ISH_I2C2_SDA_CAS_I2C2_SDA [U] 00.000;   #TC_M19_TD04__GPPC_B_9_I2C5_SDA_ISH_I2C2_SDA_CAS_I2C2_SDA
			IP_CPU::GPPC_B_10_I2C5_SCL_ISH_I2C2_SCL_CAS_I2C2_SCL [U] 00.000;   #TC_M19_TD04__GPPC_B_10_I2C5_SCL_ISH_I2C2_SCL_CAS_I2C2_SCL
			IP_CPU::GPPC_B_11_PMCALERTB [U] 00.000;   #TC_M19_TD04__GPPC_B_11_PMCALERTB
			IP_CPU::GPPC_B_12_SLP_S0B [U] 00.000;   #TC_M19_TD04__GPPC_B_12_SLP_S0B
			IP_CPU::GPPC_B_13_PLTRSTB [U] 00.000;   #TC_M19_TD04__GPPC_B_13_PLTRSTB
			IP_CPU::GPPC_B_14_SPKR_TIME_SYNC_1_GSPI0_CS1B [U] 00.000;   #TC_M19_TD03__GPPC_B_14_SPKR_TIME_SYNC_1_GSPI0_CS1B
			IP_CPU::GPPC_B_15_GSPI0_CS0B [U] 00.000;   #TC_M19_TD03__GPPC_B_15_GSPI0_CS0B
			IP_CPU::GPPC_B_16_GSPI0_CLK [U] 00.000;   #TC_M19_TD04__GPPC_B_16_GSPI0_CLK
			IP_CPU::GPPC_B_17_GSPI0_MISO [U] 00.000;   #TC_M19_TD04__GPPC_B_17_GSPI0_MISO
			IP_CPU::GPPC_B_18_GSPI0_MOSI [U] 00.000;   #TC_M19_TD03__GPPC_B_18_GSPI0_MOSI
			IP_CPU::GPPC_B_19_GSPI1_CS0B [U] 00.000;   #TC_M19_TD03__GPPC_B_19_GSPI1_CS0B
			IP_CPU::GPPC_B_20_GSPI1_CLK_NFC_CLK [U] 00.000;   #TC_M19_TD03__GPPC_B_20_GSPI1_CLK_NFC_CLK
			IP_CPU::GPPC_B_21_GSPI1_MISO_NFC_CLKREQ [U] 00.000;   #TC_M19_TD04__GPPC_B_21_GSPI1_MISO_NFC_CLKREQ
			IP_CPU::GPPC_B_22_GSPI1_MOSI [U] 00.000;   #TC_M19_TD04__GPPC_B_22_GSPI1_MOSI
			IP_CPU::GPPC_B_23_SML1ALERTB_PCHHOTB_GSPI1_CS1B [U] 00.000;   #TC_M19_TD03__GPPC_B_23_SML1ALERTB_PCHHOTB_GSPI1_CS1B
			IP_CPU::GPPC_C_00_SMBCLK [U] 00.000;   #TC_M19_TD03__GPPC_C_0_SMBCLK
			IP_CPU::GPPC_C_01_SMBDATA [U] 00.000;   #TC_M19_TD04__GPPC_C_1_SMBDATA
			IP_CPU::GPPC_C_02_SMBALERTB [U] 00.000;   #TC_M19_TD03__GPPC_C_2_SMBALERTB
			IP_CPU::GPPC_C_03_SML0CLK [U] 00.000;   #TC_M19_TD03__GPPC_C_3_SML0CLK
			IP_CPU::GPPC_C_04_SML0DATA [U] 00.000;   #TC_M19_TD03__GPPC_C_4_SML0DATA
			IP_CPU::GPPC_C_05_SML0ALERTB [U] 00.000;   #TC_M19_TD03__GPPC_C_5_SML0ALERTB
			IP_CPU::GPPC_C_06_SML1CLK [U] 00.000;   #TC_M19_TD03__GPPC_C_6_SML1CLK
			IP_CPU::GPPC_C_07_SML1DATA [U] 00.000;   #TC_M19_TD03__GPPC_C_7_SML1DATA
			IP_CPU::GPPC_C_08_UART0_RXD [U] 00.000;   #TC_M19_TD03__GPPC_C_8_UART0_RXD
			IP_CPU::GPPC_C_09_UART0_TXD [U] 00.000;   #TC_M19_TD03__GPPC_C_9_UART0_TXD
			IP_CPU::GPPC_C_10_UART0_RTSB [U] 00.000;   #TC_M19_TD03__GPPC_C_10_UART0_RTSB
			IP_CPU::GPPC_C_11_UART0_CTSB [U] 00.000;   #TC_M19_TD03__GPPC_C_11_UART0_CTSB
			IP_CPU::GPPC_C_12_UART1_RXD_ISH_UART1_RXD [U] 00.000;   #TC_M19_TD04__GPPC_C_12_UART1_RXD_ISH_UART1_RXD
			IP_CPU::GPPC_C_13_UART1_TXD_ISH_UART1_TXD [U] 00.000;   #TC_M19_TD04__GPPC_C_13_UART1_TXD_ISH_UART1_TXD
			IP_CPU::GPPC_C_14_UART1_RTSB_ISH_UART1_RTSB [U] 00.000;   #TC_M19_TD03__GPPC_C_14_UART1_RTSB_ISH_UART1_RTSB
			IP_CPU::GPPC_C_15_UART1_CTSB_ISH_UART1_CTSB [U] 00.000;   #TC_M19_TD03__GPPC_C_15_UART1_CTSB_ISH_UART1_CTSB
			IP_CPU::GPPC_C_16_I2C0_SDA [U] 00.000;   #TC_M19_TD03__GPPC_C_16_I2C0_SDA
			IP_CPU::GPPC_C_17_I2C0_SCL [U] 00.000;   #TC_M19_TD03__GPPC_C_17_I2C0_SCL
			IP_CPU::GPPC_C_18_I2C1_SDA [U] 00.000;   #TC_M19_TD03__GPPC_C_18_I2C1_SDA
			IP_CPU::GPPC_C_19_I2C1_SCL [U] 00.000;   #TC_M19_TD03__GPPC_C_19_I2C1_SCL
			IP_CPU::GPPC_C_20_UART2_RXD_CNV_MFUART0_RXD [U] 00.000;   #TC_M19_TD03__GPPC_C_20_UART2_RXD_CNV_MFUART0_RXD
			IP_CPU::GPPC_C_21_UART2_TXD_CNV_MFUART0_TXD [U] 00.000;   #TC_M19_TD03__GPPC_C_21_UART2_TXD_CNV_MFUART0_TXD
			IP_CPU::GPPC_C_22_UART2_RTSB_CNV_MFUART0_RTS_B [U] 00.000;   #TC_M19_TD03__GPPC_C_22_UART2_RTSB_CNV_MFUART0_RTS_B
			IP_CPU::GPPC_C_23_UART2_CTSB_CNV_MFUART0_CTS_B [U] 00.000;   #TC_M19_TD03__GPPC_C_23_UART2_CTSB_CNV_MFUART0_CTS_B
			IP_CPU::GPPC_D_00_ISH_GP_0_BK_0_CAS_GP_0_SBK_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_0_ISH_GP_0_BK_0_CAS_GP_0_SBK_0
			IP_CPU::GPPC_D_01_ISH_GP_1_BK_1_CAS_GP_1_SBK_1 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_1_ISH_GP_1_BK_1_CAS_GP_1_SBK_1
			IP_CPU::GPPC_D_02_ISH_GP_2_BK_2_CAS_GP_2_SBK_2 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_2_ISH_GP_2_BK_2_CAS_GP_2_SBK_2
			IP_CPU::GPPC_D_03_ISH_GP_3_BK_3_CAS_GP_3_SBK_3 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_3_ISH_GP_3_BK_3_CAS_GP_3_SBK_3
			IP_CPU::GPPC_D_04_IMGCLKOUT_0_BK_4_SBK_4 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_4_IMGCLKOUT_0_BK_4_SBK_4
			IP_CPU::GPPC_D_05_SRCCLKREQB_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_5_SRCCLKREQB_0
			IP_CPU::GPPC_D_06_SRCCLKREQB_1 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_6_SRCCLKREQB_1
			IP_CPU::GPPC_D_07_SRCCLKREQB_2 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_7_SRCCLKREQB_2
			IP_CPU::GPPC_D_08_SRCCLKREQB_3 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_8_SRCCLKREQB_3
			IP_CPU::GPPC_D_09_ISH_SPI_CSB_DDP3_LSX2 [U] 00.000;   #TC_M19_SC2_TD03__DN23
			IP_CPU::GPPC_D_10_ISH_SPI_CLK_DDP3_LSX2 [U] 00.000;   #TC_M19_SC2_TD03__DM23
			IP_CPU::GPPC_D_11_ISH_SPI_MISO_DDP4_LSX3 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_11_ISH
			IP_CPU::GPPC_D_12_ISH_SPI_MOSI_DDP4_LSX3 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_12_ISH
			IP_CPU::GPPC_D_13_ISH_UART0_RXD_SML0BDATA_I2C4B_SDA [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_13_ISH_UART0_RXD_SML0BDATA_I2C4B_SDA
			IP_CPU::GPPC_D_14_ISH_UART0_TXD_SML0BCLK_I2C4B_SCL [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_14_ISH_UART0_TXD_SML0BCLK_I2C4B_SCL
			IP_CPU::GPPC_D_15_ISH_UART0_RTSB_GSPI2_CS1B_IMGCLKOUT_5 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_15_ISH_UART0_RTSB_GSPI2_CS1B_IMGCLKOUT_5
			IP_CPU::GPPC_D_16_ISH_UART0_CTSB_SML0BALERTB_CAS_SPIM_CS1B [U] 00.000;   #TC_M19_SC2_TD03__DV25
			IP_CPU::GPPC_D_17_ISH_GP_4_CAS_GP_4 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_17_ISH_GP_4_CAS_GP_4
			IP_CPU::GPPC_D_18_ISH_GP_5_CAS_GP_5 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_18_ISH_GP_5_CAS_GP_5
			IP_CPU::GPPC_D_19_I2S_MCLK1_OUT [U] 00.000;   #TC_M19_SC2_TD03__GPPC_D_19_I2S_MCLK1_OUT
			IP_CPU::GPPC_E_00_SATAXPCIE_0_SATAGP_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_0_SATAXPCIE_0_SATAGP_0
			IP_CPU::GPPC_E_01_SPI1_IO_2_THC0_SPI1_IO_2 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_1_SPI1_IO_2_THC0_SPI1_IO_2
			IP_CPU::GPPC_E_02_SPI1_IO_3_THC0_SPI1_IO_3 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_2_SPI1_IO_3_THC0_SPI1_IO_3
			IP_CPU::GPPC_E_03_CPU_GP_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_3_CPU_GP_0
			IP_CPU::GPPC_E_04_SATA_DEVSLP_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_4_SATA_DEVSLP_0
			IP_CPU::GPPC_E_05_SATA_DEVSLP_1 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_5_SATA_DEVSLP_1
			IP_CPU::GPPC_E_06_THC0_SPI1_RSTB [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_6_THC0_SPI1_RSTB
			IP_CPU::GPPC_E_07_CPU_GP_1 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_7_CPU_GP_1
			IP_CPU::GPPC_E_08_SPI1_CS1B_SATA_LEDB [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_8_SPI1_CS1B_SATA_LEDB
			IP_CPU::GPPC_E_09_USB2_OCB_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_9_USB2_OCB_0
			IP_CPU::GPPC_E_10_SPI1_CSB_THC0_SPI1_CSB [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_10_SPI1_CSB_THC0_SPI1_CSB
			IP_CPU::GPPC_E_11_SPI1_CLK_THC0_SPI1_CLK [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_11_SPI1_CLK_THC0_SPI1_CLK
			IP_CPU::GPPC_E_12_SPI1_MISO_IO_1_THC0_SPI1_IO_1 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_12_SPI1_MISO_IO_1_THC0_SPI1_IO_1
			IP_CPU::GPPC_E_13_SPI1_MOSI_IO_0_THC0_SPI1_IO_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_13_SPI1_MOSI_IO_0_THC0_SPI1_IO_0
			IP_CPU::GPPC_E_14_DDSP_HPD_A_DISP_MISC_A [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_14_DDSP_HPD_A_DISP_MISC_A
			IP_CPU::GPPC_E_15_ISH_GP_6 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_15_ISH_GP_6
			IP_CPU::GPPC_E_16_ISH_GP_7 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_16_ISH_GP_7
			IP_CPU::GPPC_E_17_THC0_SPI1_INTB [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_17_THC0_SPI1_INTB
			IP_CPU::GPPC_E_18_DDP1_CTRLCLK_TBT_LSX0_A [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_18_DDP1_CTRLCLK_TBT_LSX0_A
			IP_CPU::GPPC_E_19_DDP1_CTRLDATA_TBT_LSX0_B [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_19_DDP1_CTRLDATA_TBT_LSX0_B
			IP_CPU::GPPC_E_20_DDP2_CTRLCLK_TBT_LSX1_A [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_20_DDP2_CTRLCLK_TBT_LSX1_A
			IP_CPU::GPPC_E_21_DDP2_CTRLDATA_TBT_LSX1_B [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_21_DDP2_CTRLDATA_TBT_LSX1_B
			IP_CPU::GPPC_E_22_DDPA_CTRLCLK_DNX_FORCE_RELOAD [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_22_DDPA_CTRLCLK_DNX_FORCE_RELOAD
			IP_CPU::GPPC_E_23_DDPA_CTRLDATA [U] 00.000;   #TC_M19_SC2_TD03__GPPC_E_23_DDPA_CTRLDATA
			IP_CPU::GPPC_F_00_CNV_BRI_DT_UART0_RTSB__DP [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_0_CNV_BRI_DT_UART0_RTSB
			IP_CPU::GPPC_F_01_CNV_BRI_RSP_UART0_RXD [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_1_CNV_BRI_RSP_UART0_RXD
			IP_CPU::GPPC_F_02_CNV_RGI_DT_UART0_TXD [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_2_CNV_RGI_DT_UART0_TXD
			IP_CPU::GPPC_F_03_CNV_RGI_RSP_UART0_CTSB [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_3_CNV_RGI_RSP_UART0_CTSB
			IP_CPU::GPPC_F_04_CNV_RF_RESET_B [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_4_CNV_RF_RESET_B
			IP_CPU::GPPC_F_05_MODEM_CLKREQ_CRF_XTAL_CLKREQ [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_5_MODEM_CLKREQ_CRF_XTAL_CLKREQ
			IP_CPU::GPPC_F_06_CNV_PA_BLANKING [U] 00.000;   #TC_M19_TD03__GPPC_F_6_CNV_PA_BLANKING
			IP_CPU::GPPC_F_07 [U] 00.000;   #TC_M19_TD03__GPPC_F_7
			IP_CPU::GPPC_F_08_I2S_MCLK2_INOUT [U] 00.000;   #TC_M19_TD03__GPPC_F_8_I2S_MCLK2_INOUT
			IP_CPU::GPPC_F_09_BOOTMPC [U] 00.000;   #TC_M19_TD03__GPPC_F_9_BOOTMPC
			IP_CPU::GPPC_F_10 [U] 00.000;   #TC_M19_TD03__GPPC_F_10
			IP_CPU::GPPC_F_11_THC1_SPI2_CLK [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_11_THC1_SPI2_CLK
			IP_CPU::GPPC_F_12_GSXDOUT_THC1_SPI2_IO_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_12_GSXDOUT_THC1_SPI2_IO_0
			IP_CPU::GPPC_F_13_GSXSLOAD_THC1_SPI2_IO_1 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_13_GSXSLOAD_THC1_SPI2_IO_1
			IP_CPU::GPPC_F_14_GSXDIN_THC1_SPI2_IO_2 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_14_GSXDIN_THC1_SPI2_IO_2
			IP_CPU::GPPC_F_15_GSXSRESETB_THC1_SPI2_IO_3 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_15_GSXSRESETB_THC1_SPI2_IO_3
			IP_CPU::GPPC_F_16_GSXCLK_THC1_SPI2_CSB [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_16_GSXCLK_THC1_SPI2_CSB
			IP_CPU::GPPC_F_17_GMII_MDC_THC1_SPI2_RSTB [U] 00.000;   #TC_M19_TD03__GPPC_F_17_GMII_MDC_THC1_SPI2_RSTB
			IP_CPU::GPPC_F_18_GMII_MDIO_THC1_SPI2_INTB [U] 00.000;   #TC_M19_TD03__GPPC_F_18_GMII_MDIO_THC1_SPI2_INTB
			IP_CPU::GPPC_F_19_SRCCLKREQB_6 [U] 00.000;   #TC_M19_TD03__GPPC_F_19_SRCCLKREQB_6
			IP_CPU::GPPC_F_20_EXT_PWR_GATEB [U] 00.000;   #TC_M19_TD03__GPPC_F_20_EXT_PWR_GATEB
			IP_CPU::GPPC_F_21_EXT_PWR_GATE2B [U] 00.000;   #TC_M19_TD03__GPPC_F_21_EXT_PWR_GATE2B
			IP_CPU::GPPC_F_22_VNN_CTRL_IEH_CORR_ERR0B [U] 00.000;   #TC_M19_TD03__GPPC_F_22_VNN_CTRL_IEH_CORR_ERR0B
			IP_CPU::GPPC_F_23_V1P05_CTRL_IEH_NONFATAL_ERR1B [U] 00.000;   #TC_M19_TD03__GPPC_F_23_V1P05_CTRL_IEH_NONFATAL_ERR1B
			IP_CPU::GPPC_H_00 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_0
			IP_CPU::GPPC_H_01 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_1
			IP_CPU::GPPC_H_02 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_2
			IP_CPU::GPPC_H_03_SX_EXIT_HOLDOFFB_IEH_FATAL_ERR2B [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_3_SX_EXIT_HOLDOFFB_IEH_FATAL_ERR2B
			IP_CPU::GPPC_H_04_I2C2_SDA [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_4_I2C2_SDA
			IP_CPU::GPPC_H_05_I2C2_SCL [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_5_I2C2_SCL
			IP_CPU::GPPC_H_06_I2C3_SDA [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_6_I2C3_SDA
			IP_CPU::GPPC_H_07_I2C3_SCL [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_7_I2C3_SCL
			IP_CPU::GPPC_H_08_I2C4_SDA_CNV_MFUART2_RXD [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_8_I2C4_SDA_CNV_MFUART2_RXD
			IP_CPU::GPPC_H_09_I2C4_SCL_CNV_MFUART2_TXD [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_9_I2C4_SCL_CNV_MFUART2_TXD
			IP_CPU::GPPC_H_10_SRCCLKREQB_4 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_10_SRCCLKREQB_4
			IP_CPU::GPPC_H_11_SRCCLKREQB_5 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_11_SRCCLKREQB_5
			IP_CPU::GPPC_H_12_M2_SKT2_CFG_0 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_12_M2_SKT2_CFG_0
			IP_CPU::GPPC_H_13_M2_SKT2_CFG_1 [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_13_M2_SKT2_CFG_1
			IP_CPU::GPPC_H_14_M2_SKT2_CFG_2 [U] 00.000;   #TC_M19_TD03__GPPC_H_14_M2_SKT2_CFG_2
			IP_CPU::GPPC_H_15_M2_SKT2_CFG_3__DP [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_15_M2_SKT2_CFG_3
			IP_CPU::GPPC_H_16_DDPB_CTRLCLK_PCIE_LNK_DOWN [U] 00.000;   #TC_M19_TD03__GPPC_H_16_DDPB_CTRLCLK_PCIE_LNK_DOWN
			IP_CPU::GPPC_H_17_DDPB_CTRLDATA [U] 00.000;   #TC_M19_TD03__GPPC_H_17_DDPB_CTRLDATA
			IP_CPU::GPPC_H_18_CPU_C10_GATEB [U] 00.000;   #TC_M19_TD03__GPPC_H_18_CPU_C10_GATEB
			IP_CPU::GPPC_H_19_TIME_SYNC_0 [U] 00.000;   #TC_M19_TD04__GPPC_H_19_TIME_SYNC_0
			IP_CPU::GPPC_H_20_IMGCLKOUT_1 [U] 00.000;   #TC_M19_TD04__GPPC_H_20_IMGCLKOUT_1
			IP_CPU::GPPC_H_21_IMGCLKOUT_2 [U] 00.000;   #TC_M19_TD04__GPPC_H_21_IMGCLKOUT_2
			IP_CPU::GPPC_H_22_IMGCLKOUT_3 [U] 00.000;   #TC_M19_TD04__GPPC_H_22_IMGCLKOUT_3
			IP_CPU::GPPC_H_23_IMGCLKOUT_4 [U] 00.000;   #TC_M19_TD04__GPPC_H_23_IMGCLKOUT_4
			IP_CPU::GPPC_T_00_I2C6_SDA [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_01_I2C6_SCL [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_02_I2C7_SDA_FUSA_DIAGTEST_EN [U] 00.000;   #TC_M19_TD03__GPPC_T_2_I2C7_SDA_FUSA_DIAGTEST_EN
			IP_CPU::GPPC_T_03_I2C7_SCL_FUSA_DIAGTEST_MODE [U] 00.000;   #TC_M19_TD03__GPPC_T_3_I2C7_SCL_FUSA_DIAGTEST_MODE
			IP_CPU::GPPC_T_04_UART4_RXD [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_05_UART4_TXD [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_06_UART4_RTSB [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_07_UART4_CTSB [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_08_UART5_RXD [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_09_UART5_TXD [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_10_UART5_RTSB [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_11_UART5_CTSB [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_12_UART6_RXD [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_13_UART6_TXD [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_14_UART6_RTSB [U] 00.000;   #SIU only
			IP_CPU::GPPC_T_15_UART6_CTSB [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_00_UART3_RXD [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_01_UART3_TXD [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_02_UART3_RTSB [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_03_UART3_CTSB [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_04_GSPI3_CS0B [U] 00.000;   #TC_M19_TD03__GPPC_U_4_GSPI3_CS0B
			IP_CPU::GPPC_U_05_GSPI3_CLK [U] 00.000;   #TC_M19_TD03__GPPC_U_5_GSPI3_CLK
			IP_CPU::GPPC_U_06_GSPI3_MISO [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_07_GSPI3_MOSI [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_08_GSPI4_CS0B [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_09_GSPI4_CLK [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_10_GSPI4_MISO [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_11_GSPI4_MOSI [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_12_GSPI5_CS0B [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_13_GSPI5_CLK [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_14_GSPI5_MISO [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_15_GSPI5_MOSI [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_16_GSPI6_CS0B [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_17_GSPI6_CLK [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_18_GSPI6_MISO [U] 00.000;   #SIU only
			IP_CPU::GPPC_U_19_GSPI6_MOSI [U] 00.000;   #SIU only
			IP_CPU::HDACPU_BCLK [U] 00.000;   #SIU only
			IP_CPU::HDACPU_SDI [U] 00.000;   #SIU only
			IP_CPU::HDACPU_SDO [U] 00.000;   #SIU only
			IP_CPU::HPLDO_MON [U] 00.000;   #SIU only
			IP_CPU::HVMBCLK_N_dpin     7.049;   #TC_M25_DP02_TD01__HVM_CLK_N
			IP_CPU::HVMBCLK_P_dpin     7.048;   #TC_M25_DP02_TD01__HVM_CLK_P
			IP_CPU::INPUT3VSEL [U] 00.000;   #TC_M24_TD04__INPUT3VSEL
			IP_CPU::INTRUDERB [U] 00.000;   #TC_M24_TD04__INTRUDERB
			IP_CPU::LTB_ENB_CPU [U] 00.000;   #TC_LTB_ENB_CPU - currently undefined as it is not needed for class testing as it is directly connected. If the channel needs to be connected use 7.035
			IP_CPU::LTB_ENB_PCH [U] 00.000;   #TC_LTB_ENB_PCH - currently undefined as it is not needed for class testing as it is directly connected. If the channel needs to be connected use 9.062
			IP_CPU::MBPB_0     7.030;   #TC_M06_TD01__MBPB_0_TC
			IP_CPU::MBPB_1     7.037;   #TC_M06_TD01__MBPB_1_TC
			IP_CPU::MBPB_2     7.009;   #TC_M06_TD01__MBPB_2_TC
			IP_CPU::MBPB_3     7.001;   #TC_M06_TD01__MBPB_3_TC
			IP_CPU::MLK_CLK [U] 00.000;   #TC_M26_TD04__MLK_CLK
			IP_CPU::MLK_DATA [U] 00.000;   #TC_M26_TD04__MLK_DATA
			IP_CPU::MLK_RSTB [U] 00.000;   #TC_M26_TD04__MLK_RSTB
			IP_CPU::NOA_AVRB_STB_P_0     7.025;   #TC_M26_TD01__NOA_AVRB_STB_P_0
			IP_CPU::NOA_AVRB_STB_P_1     7.055;   #TC_M26_TD01__NOA_AVRB_STB_P_1
			IP_CPU::NOAB_00     7.021;   #TC_M26_TD01__NOAB_0
			IP_CPU::NOAB_01     7.006;   #TC_M26_TD01__NOAB_1
			IP_CPU::NOAB_02     7.015;   #TC_M26_TD01__NOAB_2
			IP_CPU::NOAB_03     7.014;   #TC_M26_TD01__NOAB_3
			IP_CPU::NOAB_04     7.011;   #TC_M26_TD01__NOAB_4
			IP_CPU::NOAB_05     7.044;   #TC_M26_TD01__NOAB_5
			IP_CPU::NOAB_06     7.042;   #TC_M26_TD01__NOAB_6
			IP_CPU::NOAB_07     7.028;   #TC_M26_TD01__NOAB_7
			IP_CPU::NOAB_08     7.029;   #TC_M26_TD01__NOAB_8
			IP_CPU::NOAB_09     7.023;   #TC_M26_TD01__NOAB_9
			IP_CPU::NOAB_10     7.003;   #TC_M26_TD01__NOAB_10
			IP_CPU::NOAB_11     7.033;   #TC_M26_TD01__NOAB_11
			IP_CPU::NOAB_12     7.019;   #TC_M26_TD01__NOAB_12
			IP_CPU::NOAB_13     7.018;   #TC_M26_TD01__NOAB_13
			IP_CPU::NOAB_14     7.036;   #TC_M26_TD01__NOAB_14
			IP_CPU::NOAB_15     7.024;   #TC_M26_TD01__NOAB_15
			IP_CPU::OPIRXSB [U] 00.000;   #SIU only
			IP_CPU::OPITXSB [U] 00.000;   #SIU only
			IP_CPU::PCH_CPU_TRSTB [U] 00.000;   #TC_M14_TD03__PCH_CPU_TRSTB_TC
			IP_CPU::PCH_CPUPWRGD [U] 00.000;   #TC_M24_TD04__CPUPWRGD
			IP_CPU::PCH_EDM1 [U] 00.000;   #TC_M24_TD03__PCH_EDM1
			IP_CPU::PCH_EDM2 [U] 00.000;   #SIU only
			IP_CPU::PCH_FIVR_REFCLK__DP [U] 00.000;   #TC_M24_TD04__PCHFIVR_REFCLK
			IP_CPU::PCH_JTAG_TCK__DP [U] 00.000;   #TC_M14_TD03__PCH_JTAG_TCK_TC
			IP_CPU::PCH_JTAG_TDI [U] 00.000;   #TC_M14_TD03__PCH_JTAG_TDI_TC
			IP_CPU::PCH_JTAG_TDO [U] 00.000;   #TC_M14_TD03__PCH_JTAG_TDO_TC
			IP_CPU::PCH_JTAG_TMS [U] 00.000;   #TC_M14_TD03__PCH_JTAG_TMS_TC
			IP_CPU::PCH_JTAGX [U] 00.000;   #TC_M13_TD03__PCH_JTAGX
			IP_CPU::PCH_OPIICCCTL [U] 00.000;   #TC_M24_TD03__PCH_OPIICCCTL
			IP_CPU::PCH_OPIICCCTL_R [U] 00.000;   #TC_TD3_2P49OHM_PCH_OPIICCCTL_TC
			IP_CPU::PCH_OPIICCOBS [U] 00.000;   #SIU only
			IP_CPU::PCH_PECI [U] 00.000;   #PCH-PLL
			IP_CPU::PCH_PRDYB [U] 00.000;   #PCH: TD03(NORM)
			IP_CPU::PCH_PREQB [U] 00.000;   #'PCH: TD03(NORM)
			IP_CPU::PCH_PWROK [U] 00.000;   #TC_M24_TD03__PCH_PWROK
			IP_CPU::PCH_THERMTRIPB [U] 00.000;   #TC_M24_TD04__THRMTRIPB
			IP_CPU::PCHFIVR_ANAPB0 [U] 00.000;   #TC_M06_TD03__PCHFIVR_ANAPB0_TC
			IP_CPU::PCHFIVR_ANAPB1 [U] 00.000;   #TC_M06_TD03__PCHFIVR_ANAPB1_TC
			IP_CPU::PCHFIVR_VLOAD_VNN_TC [U] 00.000;   #TGL Y pins only
			IP_CPU::PCIBCLK_N [U] 00.000;   #Sort pins only
			IP_CPU::PCIBCLK_P [U] 00.000;   #Sort pins only
			IP_CPU::PCIE_01_USB31_1_RXN [U] 00.000;   #TC_M08_DP123_TD03__PCIE_1_USB31_1_RXN_TC
			IP_CPU::PCIE_01_USB31_1_RXP [U] 00.000;   #TC_M08_DP123_TD03__PCIE_1_USB31_1_RXP_TC
			IP_CPU::PCIE_01_USB31_1_TXN [U] 00.000;   #TC_M08_DP122_TD03__PCIE_1_USB31_1_TXN_TC
			IP_CPU::PCIE_01_USB31_1_TXP [U] 00.000;   #TC_M08_DP122_TD03__PCIE_1_USB31_1_TXP_TC
			IP_CPU::PCIE_02_USB31_2_RXN [U] 00.000;   #TC_M08_DP121_TD03__PCIE_2_USB31_2_RXN_TC
			IP_CPU::PCIE_02_USB31_2_RXP [U] 00.000;   #TC_M08_DP121_TD03__PCIE_2_USB31_2_RXP_TC
			IP_CPU::PCIE_02_USB31_2_TXN [U] 00.000;   #TC_M08_DP120_TD03__PCIE_2_USB31_2_TXN_TC
			IP_CPU::PCIE_02_USB31_2_TXP [U] 00.000;   #TC_M08_DP120_TD03__PCIE_2_USB31_2_TXP_TC
			IP_CPU::PCIE_03_USB31_3_RXN [U] 00.000;   #TC_M08_DP115_TD03__PCIE_3_USB31_3_RXN_TC
			IP_CPU::PCIE_03_USB31_3_RXP [U] 00.000;   #TC_M08_DP115_TD03__PCIE_3_USB31_3_RXP_TC
			IP_CPU::PCIE_03_USB31_3_TXN [U] 00.000;   #TC_M08_DP114_TD03__PCIE_3_USB31_3_TXN_TC
			IP_CPU::PCIE_03_USB31_3_TXP [U] 00.000;   #TC_M08_DP114_TD03__PCIE_3_USB31_3_TXP_TC
			IP_CPU::PCIE_04_USB31_4_RXN [U] 00.000;   #TC_M08_DP113_TD03__PCIE_4_USB31_4_RXN_TC
			IP_CPU::PCIE_04_USB31_4_RXP [U] 00.000;   #TC_M08_DP113_TD03__PCIE_4_USB31_4_RXP_TC
			IP_CPU::PCIE_04_USB31_4_TXN [U] 00.000;   #TC_M08_DP112_TD03__PCIE_4_USB31_4_TXN_TC
			IP_CPU::PCIE_04_USB31_4_TXP [U] 00.000;   #TC_M08_DP112_TD03__PCIE_4_USB31_4_TXP_TC
			IP_CPU::PCIE_05_RXN [U] 00.000;   #TC_M08_DP107_TD03__PCIE_5_RXN_TC
			IP_CPU::PCIE_05_RXP [U] 00.000;   #TC_M08_DP107_TD03__PCIE_5_RXP_TC
			IP_CPU::PCIE_05_TXN [U] 00.000;   #TC_M08_DP106_TD03__PCIE_5_TXN_TC
			IP_CPU::PCIE_05_TXP [U] 00.000;   #TC_M08_DP106_TD03__PCIE_5_TXP_TC
			IP_CPU::PCIE_06_RXN [U] 00.000;   #TC_M08_DP105_TD03__PCIE_6_RXN_TC
			IP_CPU::PCIE_06_RXP [U] 00.000;   #TC_M08_DP105_TD03__PCIE_6_RXP_TC
			IP_CPU::PCIE_06_TXN [U] 00.000;   #TC_M08_DP104_TD03__PCIE_6_TXN_TC
			IP_CPU::PCIE_06_TXP [U] 00.000;   #TC_M08_DP104_TD03__PCIE_6_TXP_TC
			IP_CPU::PCIE_07_UFS_00_LAN_0A_TSN_0A_RXN [U] 00.000;   #TC_M08_DP99_TD03__PCIE_7_UFS_00_LAN_0A_TSN_0A_RXN_TC
			IP_CPU::PCIE_07_UFS_00_LAN_0A_TSN_0A_RXP [U] 00.000;   #TC_M08_DP99_TD03__PCIE_7_UFS_00_LAN_0A_TSN_0A_RXP_TC
			IP_CPU::PCIE_07_UFS_00_LAN_0A_TSN_0A_TXN [U] 00.000;   #TC_M08_DP98_TD03__PCIE_7_UFS_00_LAN_0A_TSN_0A_TXN_TC
			IP_CPU::PCIE_07_UFS_00_LAN_0A_TSN_0A_TXP [U] 00.000;   #TC_M08_DP98_TD03__PCIE_7_UFS_00_LAN_0A_TSN_0A_TXP_TC
			IP_CPU::PCIE_08_UFS_01_LAN_0B_TSN_0B_RXN [U] 00.000;   #TC_M08_DP97_TD03__PCIE_8_UFS_01_LAN_0B_TSN_0B_RXN_TC
			IP_CPU::PCIE_08_UFS_01_LAN_0B_TSN_0B_RXP [U] 00.000;   #TC_M08_DP97_TD03__PCIE_8_UFS_01_LAN_0B_TSN_0B_RXP_TC
			IP_CPU::PCIE_08_UFS_01_LAN_0B_TSN_0B_TXN [U] 00.000;   #TC_M08_DP96_TD03__PCIE_8_UFS_01_LAN_0B_TSN_0B_TXN_TC
			IP_CPU::PCIE_08_UFS_01_LAN_0B_TSN_0B_TXP [U] 00.000;   #TC_M08_DP96_TD03__PCIE_8_UFS_01_LAN_0B_TSN_0B_TXP_TC
			IP_CPU::PCIE_09_UFS_10_LAN_0C_RXN [U] 00.000;   #TC_M08_DP89_TD03__PCIE_9_UFS_10_LAN_0C_RXN_TC
			IP_CPU::PCIE_09_UFS_10_LAN_0C_RXP [U] 00.000;   #TC_M08_DP89_TD03__PCIE_9_UFS_10_LAN_0C_RXP_TC
			IP_CPU::PCIE_09_UFS_10_LAN_0C_TXN [U] 00.000;   #TC_M08_DP88_TD03__PCIE_9_UFS_10_LAN_0C_TXN_TC
			IP_CPU::PCIE_09_UFS_10_LAN_0C_TXP [U] 00.000;   #TC_M08_DP88_TD03__PCIE_9_UFS_10_LAN_0C_TXP_TC
			IP_CPU::PCIE_10_UFS_11_RXN [U] 00.000;   #TC_M08_DP91_TD03__PCIE_10_UFS_11_RXN_TC
			IP_CPU::PCIE_10_UFS_11_RXP [U] 00.000;   #TC_M08_DP91_TD03__PCIE_10_UFS_11_RXP_TC
			IP_CPU::PCIE_10_UFS_11_TXN [U] 00.000;   #TC_M08_DP90_TD03__PCIE_10_UFS_11_TXN_TC
			IP_CPU::PCIE_10_UFS_11_TXP [U] 00.000;   #TC_M08_DP90_TD03__PCIE_10_UFS_11_TXP_TC
			IP_CPU::PCIE_11_SATA_0_TSN_0C_RXN [U] 00.000;   #TC_M08_DP131_TD03__PCIE_11_SATA_0_TSN_0C_RXN_TC
			IP_CPU::PCIE_11_SATA_0_TSN_0C_RXP [U] 00.000;   #TC_M08_DP131_TD03__PCIE_11_SATA_0_TSN_0C_RXP_TC
			IP_CPU::PCIE_11_SATA_0_TSN_0C_TXN [U] 00.000;   #TC_M08_DP130_TD03__PCIE_11_SATA_0_TSN_0C_TXN_TC
			IP_CPU::PCIE_11_SATA_0_TSN_0C_TXP [U] 00.000;   #TC_M08_DP130_TD03__PCIE_11_SATA_0_TSN_0C_TXP_TC
			IP_CPU::PCIE_12_SATA_1_TSN_0D_RXN [U] 00.000;   #TC_M08_DP129_TD03__PCIE_12_SATA_1_TSN_0D_RXN_TC
			IP_CPU::PCIE_12_SATA_1_TSN_0D_RXP [U] 00.000;   #TC_M08_DP129_TD03__PCIE_12_SATA_1_TSN_0D_RXP_TC
			IP_CPU::PCIE_12_SATA_1_TSN_0D_TXN [U] 00.000;   #TC_M08_DP128_TD03__PCIE_12_SATA_1_TSN_0D_TXN_TC
			IP_CPU::PCIE_12_SATA_1_TSN_0D_TXP [U] 00.000;   #TC_M08_DP128_TD03__PCIE_12_SATA_1_TSN_0D_TXP_TC
			IP_CPU::PCIE3_PLLOBSN [U] 00.000;   #SIU only
			IP_CPU::PCIE3_PLLOBSP [U] 00.000;   #SIU only
			IP_CPU::PCIE4_COM0_DFX_DAMON_OBSN_LV     8.057;   #TC_M06_DP33_TD02__PCIE4_COM0_DFX_DAMON_OBSN_LV_TC
			IP_CPU::PCIE4_COM0_DFX_DAMON_OBSP_LV [U] 00.000;   #TC_M06_DP33_TD02__PCIE4_COM0_DFX_DAMON_OBSP_LV_TC. Undefined based on the requirement from new package
			IP_CPU::PCIE4_REFCLK_N [U] 00.000;   #not on TGL
			IP_CPU::PCIE4_REFCLK_P [U] 00.000;   #not on TGL
			IP_CPU::PCIE4_RX_N_0     9.011;   #TC_M08_DP83_TD02__PCIE4_RX_N_0_TC
			IP_CPU::PCIE4_RX_N_1     8.090;   #TC_M08_DP82_TD02__PCIE4_RX_N_1_TC
			IP_CPU::PCIE4_RX_N_2     8.019;   #TC_M08_DP81_TD02__PCIE4_RX_N_2_TC
			IP_CPU::PCIE4_RX_N_3     1.003;   #TC_M08_DP80_TD02__PCIE4_RX_N_3_TC
			IP_CPU::PCIE4_RX_P_0     9.010;   #TC_M08_DP83_TD02__PCIE4_RX_P_0_TC
			IP_CPU::PCIE4_RX_P_1     8.091;   #TC_M08_DP82_TD02__PCIE4_RX_P_1_TC
			IP_CPU::PCIE4_RX_P_2     8.018;   #TC_M08_DP81_TD02__PCIE4_RX_P_2_TC
			IP_CPU::PCIE4_RX_P_3     1.002;   #TC_M08_DP80_TD02__PCIE4_RX_P_3_TC
			IP_CPU::PCIE4_TX_N_0     10.047;   #TC_M08_DP79_TD02__PCIE4_TX_N_0_TC
			IP_CPU::PCIE4_TX_N_1     1.013;   #TC_M08_DP78_TD02__PCIE4_TX_N_1_TC
			IP_CPU::PCIE4_TX_N_2     10.055;   #TC_M08_DP77_TD02__PCIE4_TX_N_2_TC
			IP_CPU::PCIE4_TX_N_3     2.003;   #TC_M08_DP76_TD02__PCIE4_TX_N_3_TC
			IP_CPU::PCIE4_TX_P_0     10.046;   #TC_M08_DP79_TD02__PCIE4_TX_P_0_TC
			IP_CPU::PCIE4_TX_P_1     1.012;   #TC_M08_DP78_TD02__PCIE4_TX_P_1_TC
			IP_CPU::PCIE4_TX_P_2     10.054;   #TC_M08_DP77_TD02__PCIE4_TX_P_2_TC
			IP_CPU::PCIE4_TX_P_3     2.002;   #TC_M08_DP76_TD02__PCIE4_TX_P_3_TC
			IP_CPU::PECI     7.013;   #TC_M24_TD01__PECI
			IP_CPU::PEG_VIEW_2     2.051;   #TC_M06_TD02__PEG_VIEW2_TC
			IP_CPU::PEG_VIEW_3     9.019;   #TC_M06_TD02__PEG_VIEW3_TC
			IP_CPU::PLTRST_CPUB [U] 00.000;   #SIU only
			IP_CPU::PM_DN [U] 00.000;   #not in TGL U Tspec
			IP_CPU::PM_DOWN [U] 00.000;   #SIU only
			IP_CPU::PM_SYNC [U] 00.000;   #SIU only
			IP_CPU::PMSYNC [U] 00.000;   #not in TGL U Tspec
			IP_CPU::PRDYB     7.012;   #TC_M27_TD01__PRDYB_TC
			IP_CPU::PREQB     7.007;   #TC_M27_TD01__PREQB_TC
			IP_CPU::PROCHOTB     7.054;   #TC_M24_TD01__PROCHOTB
			IP_CPU::RESET_N [U] 00.000;   #CPU pin from sort
			IP_CPU::RSMRSTB [U] 00.000;   #TC_M24_TD03__RSMRSTB
			IP_CPU::RTCCLK [U] 00.000;   #not on TGLU tspec
			IP_CPU::RTCX1__DP [U] 00.000;   #TC_TD04__RTCX1
			IP_CPU::RTCX2 [U] 00.000;   #TC_TD04__RTCX2
			IP_CPU::RTESTB [U] 00.000;   #TC_M24_TD03__RTESTB
			IP_CPU::SATA_PLLOBSN [U] 00.000;   #SIU only
			IP_CPU::SATA_PLLOBSP [U] 00.000;   #SIU only
			IP_CPU::SCOPETRIG     7.020;   #BARJ_TD01_M06_SCOPE_TC
			IP_CPU::SKTOCC_N     8.043;   #TC_M24_TD02__SKTOCC_N
			IP_CPU::SLP_LANB [U] 00.000;   #TC_M11_TD04__SLP_LANB
			IP_CPU::SLP_SUSB [U] 00.000;   #TC_M11_TD04__SLP_SUSB
			IP_CPU::SPARE_0 [U] 00.000;   #TGL Y pins only
			IP_CPU::SPARE_1 [U] 00.000;   #TGL Y pins only
			IP_CPU::SPARE_2 [U] 00.000;   #TGL Y pins only
			IP_CPU::SPARE_3 [U] 00.000;   #TGL Y pins only
			IP_CPU::SPARE_4 [U] 00.000;   #TGL Y pins only
			IP_CPU::SPARE_5 [U] 00.000;   #TGL Y pins only
			IP_CPU::SPI0_CLK [U] 00.000;   #TC_M11_TD03__SPI0_CLK
			IP_CPU::SPI0_FLASH_0_CSB [U] 00.000;   #TC_M11_TD03__SPI0_FLASH_0_CSB
			IP_CPU::SPI0_FLASH_1_CSB [U] 00.000;   #TC_M11_TD03__SPI0_FLASH_1_CSB
			IP_CPU::SPI0_IO_2 [U] 00.000;   #TC_M11_TD03__SPI0_IO_2
			IP_CPU::SPI0_IO_3 [U] 00.000;   #TC_M11_TD03__SPI0_IO_3
			IP_CPU::SPI0_MISO_IO_1 [U] 00.000;   #TC_M11_TD03__SPI0_MISO_IO_1
			IP_CPU::SPI0_MOSI_IO_0 [U] 00.000;   #TC_M11_TD03__SPI0_MOSI_IO_0
			IP_CPU::SPI0_TPM_CSB [U] 00.000;   #TC_M11_TD03__SPI0_TPM_CSB
			IP_CPU::SRTCRSTB [U] 00.000;   #TC_M24_TD04__SRTCRSTB
			IP_CPU::SYS_PWROK [U] 00.000;   #TC_M24_TD03__SYS_PWROK
			IP_CPU::SYS_RESETB [U] 00.000;   #TC_M24_TD04__SYS_RESETB
			IP_CPU::TCK_dpin     7.040;   #TC_M27_SC8_TD01__CPU_JTAG_TCK_TC
			IP_CPU::TCP_0_AUXPAD_N_X     8.005;   #TC_M05_DP29_TD02__TCP0_AUXPAD_N
			IP_CPU::TCP_0_AUXPAD_P_X     8.004;   #TC_M05_DP29_TD02__TCP0_AUXPAD_P
			IP_CPU::TCP_0_DFX_AMON_OBS_LV     10.011;   #TC_M06_TD02__TCP0_DFX_AMON_OBS_LV_TC
			IP_CPU::TCP_0_DFX_DMONOBS_N_LV0     8.107;   #TC_M06_DP35_TD02__TCP0_DFX_DMONOBS_N_LV0_TC
			IP_CPU::TCP_0_DFX_DMONOBS_N_LV1     10.007;   #TC_M06_DP34_TD02__TCP0_DFX_DMONOBS_N_LV1_TC
			IP_CPU::TCP_0_DFX_DMONOBS_P_LV0     8.106;   #TC_M06_DP35_TD02__TCP0_DFX_DMONOBS_P_LV0_TC
			IP_CPU::TCP_0_DFX_DMONOBS_P_LV1     10.006;   #TC_M06_DP34_TD02__TCP0_DFX_DMONOBS_P_LV1_TC
			IP_CPU::TCP_0_TX_N_0     8.089;   #TC_M08_DP67_TD02__TCP0_TX_N0
			IP_CPU::TCP_0_TX_N_1     8.081;   #TC_M08_DP66_TD02__TCP0_TX_N1
			IP_CPU::TCP_0_TX_P_0     8.075;   #TC_M08_DP67_TD02__TCP0_TX_P0
			IP_CPU::TCP_0_TX_P_1     8.097;   #TC_M08_DP66_TD02__TCP0_TX_P1
			IP_CPU::TCP_0_TXRX_N_0     9.033;   #TC_M08_DP65_TD02__TCP0_TXRX_N0_TC
			IP_CPU::TCP_0_TXRX_N_1     1.051;   #TC_M08_DP64_TD02__TCP0_TXRX_N1_TC
			IP_CPU::TCP_0_TXRX_P_0     9.032;   #TC_M08_DP65_TD02__TCP0_TXRX_P0_TC
			IP_CPU::TCP_0_TXRX_P_1     1.050;   #TC_M08_DP64_TD02__TCP0_TXRX_P1_TC
			IP_CPU::TCP_1_AUXPAD_N_X     7.087;   #TC_M05_DP32_TD02__TCP1_AUXPAD_N
			IP_CPU::TCP_1_AUXPAD_P_X     7.086;   #TC_M05_DP32_TD02__TCP1_AUXPAD_P
			IP_CPU::TCP_1_DFX_AMON_OBS_LV [U] 00.000;   #Sort only pin
			IP_CPU::TCP_1_DFX_DMONOBS_N_LV0 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_1_DFX_DMONOBS_N_LV1 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_1_DFX_DMONOBS_P_LV0 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_1_DFX_DMONOBS_P_LV1 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_1_TX_N_0     8.069;   #TC_M08_DP59_TD02__TCP1_TX_N0
			IP_CPU::TCP_1_TX_N_1     8.077;   #TC_M08_DP58_TD02__TCP1_TX_N1
			IP_CPU::TCP_1_TX_P_0     8.015;   #TC_M08_DP59_TD02__TCP1_TX_P0
			IP_CPU::TCP_1_TX_P_1     8.095;   #TC_M08_DP58_TD02__TCP1_TX_P1
			IP_CPU::TCP_1_TXRX_N_0     2.007;   #TC_M08_DP57_TD02__TCP1_TXRX_N0_TC
			IP_CPU::TCP_1_TXRX_N_1     7.073;   #TC_M08_DP56_TD02__TCP1_TXRX_N1_TC
			IP_CPU::TCP_1_TXRX_P_0     2.006;   #TC_M08_DP57_TD02__TCP1_TXRX_P0_TC
			IP_CPU::TCP_1_TXRX_P_1     7.072;   #TC_M08_DP56_TD02__TCP1_TXRX_P1_TC
			IP_CPU::TCP_2_AUXPAD_N_X     9.039;   #TC_M05_DP31_TD02__TCP2_AUXPAD_N
			IP_CPU::TCP_2_AUXPAD_P_X     9.038;   #TC_M05_DP31_TD02__TCP2_AUXPAD_P
			IP_CPU::TCP_2_DFX_AMON_OBS_LV [U] 00.000;   #Sort only pin
			IP_CPU::TCP_2_DFX_DMONOBS_N_LV0 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_2_DFX_DMONOBS_N_LV1 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_2_DFX_DMONOBS_P_LV0 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_2_DFX_DMONOBS_P_LV1 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_2_TX_N_0     7.051;   #TC_M08_DP51_TD01__TCP2_TX_N0_TC
			IP_CPU::TCP_2_TX_N_1     7.005;   #TC_M08_DP50_TD01__TCP2_TX_N1_TC
			IP_CPU::TCP_2_TX_P_0     7.050;   #TC_M08_DP51_TD01__TCP2_TX_P0_TC
			IP_CPU::TCP_2_TX_P_1     7.004;   #TC_M08_DP50_TD01__TCP2_TX_P1_TC
			IP_CPU::TCP_2_TXRX_N_0     8.009;   #TC_M08_DP49_TD02__TCP2_TXRX_N0_TC
			IP_CPU::TCP_2_TXRX_N_1     10.023;   #TC_M08_DP48_TD02__TCP2_TXRX_N1_TC
			IP_CPU::TCP_2_TXRX_P_0     8.008;   #TC_M08_DP49_TD02__TCP2_TXRX_P0_TC
			IP_CPU::TCP_2_TXRX_P_1     10.022;   #TC_M08_DP48_TD02__TCP2_TXRX_P1_TC
			IP_CPU::TCP_3_AUXPAD_N_X     10.035;   #TC_M05_DP30_TD02__TCP3_AUXPAD_N
			IP_CPU::TCP_3_AUXPAD_P_X     10.034;   #TC_M05_DP30_TD02__TCP3_AUXPAD_P
			IP_CPU::TCP_3_DFX_AMON_OBS_LV [U] 00.000;   #Sort only pin
			IP_CPU::TCP_3_DFX_DMONOBS_N_LV0 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_3_DFX_DMONOBS_N_LV1 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_3_DFX_DMONOBS_P_LV0 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_3_DFX_DMONOBS_P_LV1 [U] 00.000;   #Sort only pin
			IP_CPU::TCP_3_TX_N_0     7.027;   #TC_M08_DP43_TD01__TCP3_TX_N0_TC
			IP_CPU::TCP_3_TX_N_1     7.053;   #TC_M08_DP42_TD01__TCP3_TX_N1_TC
			IP_CPU::TCP_3_TX_P_0     7.026;   #TC_M08_DP43_TD01__TCP3_TX_P0_TC
			IP_CPU::TCP_3_TX_P_1     7.052;   #TC_M08_DP42_TD01__TCP3_TX_P1_TC
			IP_CPU::TCP_3_TXRX_N_0     9.015;   #TC_M08_DP41_TD02__TCP3_TXRX_N0_TC
			IP_CPU::TCP_3_TXRX_N_1     9.031;   #TC_M08_DP40_TD02__TCP3_TXRX_N1_TC
			IP_CPU::TCP_3_TXRX_P_0     9.014;   #TC_M08_DP41_TD02__TCP3_TXRX_P0_TC
			IP_CPU::TCP_3_TXRX_P_1     9.030;   #TC_M08_DP40_TD02__TCP3_TXRX_P1_TC
			IP_CPU::TDI     7.000;   #TC_M27_SC8_TD01__CPU_JTAG_TDI_TC
			IP_CPU::TDO     7.032;   #TC_M27_SC8_TD01__CPU_JTAG_TDO_TC
			IP_CPU::THERMTRIPB [U] 00.000;   #CPU pin from sort
			IP_CPU::TMS     7.016;   #TC_M27_SC8_TD01__CPU_JTAG_TMS_TC
			IP_CPU::TRIGGER_A     8.048;   #TC_M24_TD02_HPC_RC_SMB1
			IP_CPU::TRIGGER_B     1.033;   #TC_M24_TD02_RC_SMB2
			IP_CPU::TRIGGER_IN [U] 00.000;   #SIU only
			IP_CPU::TRIGGER_OUT [U] 00.000;   #SIU only
			IP_CPU::TRSTB     7.008;   #TC_M27_SC8_TD01__CPU_JTAG_TRSTB_TC
			IP_CPU::UFS_RESETB [U] 00.000;   #TC_M24_TD04__UFS_RESETB
			IP_CPU::USB2_ID [U] 00.000;   #TC_M03_TD04__USB2_ID
			IP_CPU::USB2_PLLMON [U] 00.000;   #SIU only
			IP_CPU::USB2_VBUSSENSE [U] 00.000;   #TC_M03_TD04__USB2_VBUSSENSE
			IP_CPU::USB2N_01 [U] 00.000;   #TC_M03_DP28_TD03__USB2N_1
			IP_CPU::USB2N_02 [U] 00.000;   #TC_M03_DP26_TD03__USB2N_2
			IP_CPU::USB2N_03 [U] 00.000;   #TC_M03_DP25_TD03__USB2N_3
			IP_CPU::USB2N_04 [U] 00.000;   #TC_M03_DP24_TD03__USB2N_4
			IP_CPU::USB2N_05 [U] 00.000;   #TC_M03_DP23_TD03__USB2N_5
			IP_CPU::USB2N_06 [U] 00.000;   #TC_M03_DP22_TD03__USB2N_6
			IP_CPU::USB2N_07 [U] 00.000;   #TC_M03_DP21_TD03__USB2N_7
			IP_CPU::USB2N_08 [U] 00.000;   #TC_M03_DP20_TD03__USB2N_8
			IP_CPU::USB2N_09 [U] 00.000;   #TC_M03_DP19_TD03__USB2N_9
			IP_CPU::USB2N_10 [U] 00.000;   #TC_M03_DP27_TD03__USB2N_10
			IP_CPU::USB2P_01 [U] 00.000;   #TC_M03_DP28_TD03__USB2P_1
			IP_CPU::USB2P_02 [U] 00.000;   #TC_M03_DP26_TD03__USB2P_2
			IP_CPU::USB2P_03 [U] 00.000;   #TC_M03_DP25_TD03__USB2P_3
			IP_CPU::USB2P_04 [U] 00.000;   #TC_M03_DP24_TD03__USB2P_4
			IP_CPU::USB2P_05 [U] 00.000;   #TC_M03_DP23_TD03__USB2P_5
			IP_CPU::USB2P_06 [U] 00.000;   #TC_M03_DP22_TD03__USB2P_6
			IP_CPU::USB2P_07 [U] 00.000;   #TC_M03_DP21_TD03__USB2P_7
			IP_CPU::USB2P_08 [U] 00.000;   #TC_M03_DP20_TD03__USB2P_8
			IP_CPU::USB2P_09 [U] 00.000;   #TC_M03_DP19_TD03__USB2P_9
			IP_CPU::USB2P_10 [U] 00.000;   #TC_M03_DP27_TD03__USB2P_10
			IP_CPU::USB2PLL_HPLDO_MON [U] 00.000;   #TC_M24_TD04__USB2PLL_HPLDO_MON
			IP_CPU::USB31_PLLOBSN [U] 00.000;   #SIU only
			IP_CPU::USB31_PLLOBSP [U] 00.000;   #TC_M24_TD03__USB31_PLLOBSP
			IP_CPU::VCC1P05_OUT_FET_VLOAD [U] 00.000;   #TGL Y pins only
			IP_CPU::VCCDSWOUT_1P05 [U] 00.000;   #SIU only
			IP_CPU::VCCPRTC_3P3 [U] 00.000;   #TC_P_M24_TD04__VCCPRTC_3P3
			IP_CPU::VCCST_OVERRIDE [U] 00.000;   #TC_P_M24_TD03__VCCST_OVERRIDE
			IP_CPU::VCCST_PWRGOOD [U] 00.000;   #TC_P_M24_TD01__VCCST_PWRGD
			IP_CPU::VCCSTPWRGOOD     7.034;   #TC_P_M24_TD01__VCCST_PWRGD
			IP_CPU::VCCSTPWRGOODTCSS     7.039;   #TC_M24_TD01__VCCSTPWRGOOD_TCSS
			IP_CPU::VDDEN [U] 00.000;   #TC_P_M24_TD04__VDDEN
			IP_CPU::VIDALERTB     7.031;   #TC_M24_TD01__VIDALERTB
			IP_CPU::VIDSCK     7.045;   #TC_M24_TD01__VIDSCK
			IP_CPU::VIDSOUT     7.046;   #TC_M24_TD01__VIDSOUT
			IP_CPU::VSENSEP_V1P05 [U] 00.000;   #SIU only
			IP_CPU::VSENSEP_VNN [U] 00.000;   #SIU only
			IP_CPU::WAKEB [U] 00.000;   #TC_M24_TD04__WAKEB
			IP_CPU::XTAL_IN__DP [U] 00.000;   #TC_M31_TD04__XTAL_IN_TC
			IP_CPU::XTAL_OUT [U] 00.000;   #TC_M31_TD04__XTAL_OUT_TC
			IP_PCH::AUDCLK [U] 00.000;   #not on TGL
			IP_PCH::AUDIN [U] 00.000;   #not on TGL
			IP_PCH::AUDOUT [U] 00.000;   #not on TGL
			IP_PCH::BCLK_N [U] 00.000;   #Sort pins only
			IP_PCH::BCLK_P [U] 00.000;   #Sort pins only
			IP_PCH::BKLTCTL     9.104;   #TC_M25_DP192_TD04__BKLTCTL
			IP_PCH::BKLTEN     9.105;   #TC_M25_DP192_TD04__BKLTEN
			IP_PCH::C10_WAKE [U] 00.000;   #SIU only
			IP_PCH::CATERRB [U] 00.000;   #TC_M24_TD01__CATERRB
			IP_PCH::CKPLL_MON_N [U] 00.000;   #TGL Y pins only
			IP_PCH::CKPLL_MON_P     10.079;   #TC_M23_TD03__CKPLL_MON_P
			IP_PCH::CLKOUT_CPUBCLK_N [U] 00.000;   #SIU only
			IP_PCH::CLKOUT_CPUBCLK_P [U] 00.000;   #SIU only
			IP_PCH::CLKOUT_CPUNSSC_N [U] 00.000;   #SIU only
			IP_PCH::CLKOUT_CPUNSSC_P [U] 00.000;   #SIU only
			IP_PCH::CLKOUT_CPUPCIBCLK_N [U] 00.000;   #SIU only
			IP_PCH::CLKOUT_CPUPCIBCLK_P [U] 00.000;   #SIU only
			IP_PCH::CLKOUT_CPURTC [U] 00.000;   #SIU only
			IP_PCH::CLKOUT_SRC_N_Y_0_BB_6     1.057;   #TC_M22_DP257_TD03_CLKOUT_SRC_N_0_1_2_3_4_5_6
			IP_PCH::CLKOUT_SRC_P_Y_0_BB_6     1.056;   #TC_M22_DP257_TD03_CLKOUT_SRC_P_0_1_2_3_4_5_6
			IP_PCH::CLKXTALN [U] 00.000;   #CPU pin from sort
			IP_PCH::CLKXTALP [U] 00.000;   #CPU pin from sort
			IP_PCH::CNV_WR_CLKN     3.061;   #TC_M21_DP230_TD03__CNV_WR_CLKN
			IP_PCH::CNV_WR_CLKP     3.060;   #TC_M21_DP230_TD03__CNV_WR_CLKP
			IP_PCH::CNV_WR_D0N     1.083;   #TC_M21_DP229_TD03__CNV_WR_D0N_TC
			IP_PCH::CNV_WR_D0P     1.082;   #TC_M21_DP229_TD03__CNV_WR_D0P_TC
			IP_PCH::CNV_WR_D1N     3.081;   #TC_M21_DP228_TD03__CNV_WR_D1N_TC
			IP_PCH::CNV_WR_D1P     3.080;   #TC_M21_DP228_TD03__CNV_WR_D1P_TC
			IP_PCH::CNV_WT_CLKN     2.063;   #TC_M21_DP231_TD03__CNV_WT_CLKN
			IP_PCH::CNV_WT_CLKP     2.062;   #TC_M21_DP231_TD03__CNV_WT_CLKP
			IP_PCH::CNV_WT_D0N     10.067;   #TC_M21_DP227_TD03__CNV_WT_D0N_TC
			IP_PCH::CNV_WT_D0P     10.066;   #TC_M21_DP227_TD03__CNV_WT_D0P_TC
			IP_PCH::CNV_WT_D1N     2.101;   #TC_M21_DP226_TD03__CNV_WT_D1N_TC
			IP_PCH::CNV_WT_D1P     2.100;   #TC_M21_DP226_TD03__CNV_WT_D1P_TC
			IP_PCH::CNVLDO_MON     10.077;   #TC_M24_TD03__CNVLDO_MON
			IP_PCH::CPU_EDM_0 [U] 00.000;   #TC_M24_TD01__CPU_EDM_0
			IP_PCH::CPU_EDM_1 [U] 00.000;   #TC_M24_TD01__CPU_EDM_1
			IP_PCH::CPU_POPIO_VIEW_0 [U] 00.000;   #TC_M06_TD02__CPU_POPIO_VIEW_0_TC
			IP_PCH::CPU_POPIO_VIEW_1 [U] 00.000;   #TC_M06_TD02__CPU_POPIO_VIEW_1_TC
			IP_PCH::CPU_WAKE [U] 00.000;   #not on TGLU tspec
			IP_PCH::CPUPWRGD [U] 00.000;   #CPU pin from sort
			IP_PCH::CSI_A_CK_N_X [U] 00.000;   #Sort only pin, CSI_A_CKN
			IP_PCH::CSI_A_CK_P_X [U] 00.000;   #Sort only pin, CSI_A_CKP
			IP_PCH::CSI_A_D_N_00 [U] 00.000;   #TC_M21_DP248_TD02__CSI_A_D0N_B_D3N
			IP_PCH::CSI_A_D_N_01 [U] 00.000;   #TC_M21_DP247_TD02__CSI_A_D1N_B_D2N
			IP_PCH::CSI_A_D_P_00 [U] 00.000;   #TC_M21_DP248_TD02__CSI_A_D0P_B_D3P
			IP_PCH::CSI_A_D_P_01 [U] 00.000;   #TC_M21_DP247_TD02__CSI_A_D1P_B_D2P
			IP_PCH::CSI_B_CK_N_X [U] 00.000;   #TC_M21_DP246_TD02__CSI_B_CKN
			IP_PCH::CSI_B_CK_P_X [U] 00.000;   #TC_M21_DP246_TD02__CSI_B_CKP
			IP_PCH::CSI_B_D_N_00 [U] 00.000;   #TC_M21_DP245_TD02__CSI_B_D0N
			IP_PCH::CSI_B_D_N_01 [U] 00.000;   #TC_M21_DP244_TD02__CSI_B_D1N
			IP_PCH::CSI_B_D_P_00 [U] 00.000;   #TC_M21_DP245_TD02__CSI_B_D0P
			IP_PCH::CSI_B_D_P_01 [U] 00.000;   #TC_M21_DP244_TD02__CSI_B_D1P
			IP_PCH::CSI_C_CK_N_X [U] 00.000;   #TC_M21_DP243_TD02__CSI_C_CKN
			IP_PCH::CSI_C_CK_P_X [U] 00.000;   #TC_M21_DP243_TD02__CSI_C_CKP
			IP_PCH::CSI_C_D_N_00 [U] 00.000;   #TC_M21_DP242_TD02__CSI_C_D0N
			IP_PCH::CSI_C_D_N_01 [U] 00.000;   #TC_M21_DP241_TD02__CSI_C_D1N
			IP_PCH::CSI_C_D_P_00 [U] 00.000;   #TC_M21_DP242_TD02__CSI_C_D0P
			IP_PCH::CSI_C_D_P_01 [U] 00.000;   #TC_M21_DP241_TD02__CSI_C_D1P
			IP_PCH::CSI_D_CK_N_X [U] 00.000;   #Sort Only Pin
			IP_PCH::CSI_D_CK_P_X [U] 00.000;   #Sort Only Pin
			IP_PCH::CSI_D_D_N_00 [U] 00.000;   #TC_M21_DP240_TD02__CSI_D_D0N_C_D3N
			IP_PCH::CSI_D_D_N_01 [U] 00.000;   #TC_M21_DP239_TD02__CSI_D_D1N_C_D2N
			IP_PCH::CSI_D_D_P_00 [U] 00.000;   #TC_M21_DP240_TD02__CSI_D_D0P_C_D3P
			IP_PCH::CSI_D_D_P_01 [U] 00.000;   #TC_M21_DP239_TD02__CSI_D_D1P_C_D2P
			IP_PCH::CSI_E_CK_N_X [U] 00.000;   #TC_M21_DP249_TD02__CSI_E_CKN
			IP_PCH::CSI_E_CK_P_X [U] 00.000;   #TC_M21_DP249_TD02__CSI_E_CKP
			IP_PCH::CSI_E_D_N_00 [U] 00.000;   #TC_M21_DP238_TD02__CSI_E_D0N_F_D3N
			IP_PCH::CSI_E_D_N_01 [U] 00.000;   #TC_M21_DP237_TD02__CSI_E_D1N_F_D2N
			IP_PCH::CSI_E_D_P_00 [U] 00.000;   #TC_M21_DP238_TD02__CSI_E_D0P_F_D3P
			IP_PCH::CSI_E_D_P_01 [U] 00.000;   #TC_M21_DP237_TD02__CSI_E_D1P_F_D2P
			IP_PCH::CSI_F_CK_N_X [U] 00.000;   #TC_M21_DP236_TD02__CSI_F_CKN
			IP_PCH::CSI_F_CK_P_X [U] 00.000;   #TC_M21_DP236_TD02__CSI_F_CKP
			IP_PCH::CSI_F_D_N_00 [U] 00.000;   #TC_M21_DP235_TD02__CSI_F_D0N
			IP_PCH::CSI_F_D_N_01 [U] 00.000;   #TC_M21_DP234_TD02__CSI_F_D1N
			IP_PCH::CSI_F_D_P_00 [U] 00.000;   #TC_M21_DP235_TD02__CSI_F_D0P
			IP_PCH::CSI_F_D_P_01 [U] 00.000;   #TC_M21_DP234_TD02__CSI_F_D1P
			IP_PCH::CSI_G_CK_N_X [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_G_CK_P_X [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_G_D_N_00 [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_G_D_N_01 [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_G_D_P_00 [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_G_D_P_01 [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_H_CK_N_X [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_H_CK_P_X [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_H_D_N_00 [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_H_D_N_01 [U] 00.000;   
			IP_PCH::CSI_H_D_P_00 [U] 00.000;   #TGL Y pins only
			IP_PCH::CSI_H_D_P_01 [U] 00.000;   
			IP_PCH::DBG_PMODE     1.096;   #TC_M24_TD03__DBG_PMODE
			IP_PCH::DDIA_AUXN [U] 00.000;   #TC_M21_DP333_TD02__DDIA_AUXN_TC
			IP_PCH::DDIA_AUXP [U] 00.000;   #TC_M21_DP333_TD02__DDIA_AUXP_TC
			IP_PCH::DDIA_OBS [U] 00.000;   #TC_M06_TD02__DDIA_OBS_TC
			IP_PCH::DDIA_TXN_0 [U] 00.000;   #TC_M21_DP225_TD02__DDIA_TXN_0
			IP_PCH::DDIA_TXN_1 [U] 00.000;   #TC_M21_DP224_TD02__DDIA_TXN_1
			IP_PCH::DDIA_TXN_2 [U] 00.000;   #TC_M21_DP223_TD02__DDIA_TXN_2
			IP_PCH::DDIA_TXN_3 [U] 00.000;   #TC_M21_DP222_TD02__DDIA_TXN_3
			IP_PCH::DDIA_TXP_0 [U] 00.000;   #TC_M21_DP225_TD02__DDIA_TXP_0
			IP_PCH::DDIA_TXP_1 [U] 00.000;   #TC_M21_DP224_TD02__DDIA_TXP_1
			IP_PCH::DDIA_TXP_2 [U] 00.000;   #TC_M21_DP223_TD02__DDIA_TXP_2
			IP_PCH::DDIA_TXP_3 [U] 00.000;   #TC_M21_DP222_TD02__DDIA_TXP_3
			IP_PCH::DDIB_AUXN [U] 00.000;   #TC_M21_DP332_TD02__DDIB_AUXN_TC
			IP_PCH::DDIB_AUXP [U] 00.000;   #TC_M21_DP332_TD02__DDIB_AUXP_TC
			IP_PCH::DDIB_OBS [U] 00.000;   
			IP_PCH::DDIB_TXN_0 [U] 00.000;   #TC_M21_DP221_TD02__DDIB_TXN_0
			IP_PCH::DDIB_TXN_1 [U] 00.000;   #TC_M21_DP220_TD02__DDIB_TXN_1
			IP_PCH::DDIB_TXN_2 [U] 00.000;   #TC_M21_DP219_TD02__DDIB_TXN_2
			IP_PCH::DDIB_TXN_3 [U] 00.000;   #TC_M21_DP218_TD02__DDIB_TXN_3
			IP_PCH::DDIB_TXP_0 [U] 00.000;   #TC_M21_DP221_TD02__DDIB_TXP_0
			IP_PCH::DDIB_TXP_1 [U] 00.000;   #TC_M21_DP220_TD02__DDIB_TXP_1
			IP_PCH::DDIB_TXP_2 [U] 00.000;   #TC_M21_DP219_TD02__DDIB_TXP_2
			IP_PCH::DDIB_TXP_3 [U] 00.000;   #TC_M21_DP218_TD02__DDIB_TXP_3
			IP_PCH::DDR_0ACTN_2CS1_2CS0_2CA3 [U] 00.000;   #TC_M16_TD02__DDR_0ACTN_2CS1_2CS0_2CA3
			IP_PCH::DDR_0BA0_3CA0_3CA0_3CA6 [U] 00.000;   #TC_M16_TD02__DDR_0BA0_3CA0_3CA0_3CA6
			IP_PCH::DDR_0BA1_1CA5_1CA6_1CA0 [U] 00.000;   #TC_M16_TD02__DDR_0BA1_1CA5_1CA6_1CA0
			IP_PCH::DDR_0BG0_2CA3_2CA4_2CS1 [U] 00.000;   #TC_M16_TD02__DDR_0BG0_2CA3_2CA4_2CS1
			IP_PCH::DDR_0BG1_2CA2_2CA3_2CS0 [U] 00.000;   #TC_M16_TD02__DDR_0BG1_2CA2_2CA3_2CS0
			IP_PCH::DDR_0CKE0_2CA5_2CA6_2CA0 [U] 00.000;   #TC_M16_TD02__DDR_0CKE0_2CA5_2CA6_2CA0
			IP_PCH::DDR_0CKE1_2CA4_2CA5_2CA1 [U] 00.000;   #TC_M16_TD02__DDR_0CKE1_2CA4_2CA5_2CA1
			IP_PCH::DDR_0CLKN0_0CLKN_0CLKN_0CLKN [U] 00.000;   #TC_M17_TD02__DDR_0CLKN0_0CLKN_0CLKN_0CLKN
			IP_PCH::DDR_0CLKN1_3CLKN_3CLKN_3CLKN [U] 00.000;   #TC_M17_TD02__DDR_0CLKN1_3CLKN_3CLKN_3CLKN
			IP_PCH::DDR_0CLKP0_0CLKP_0CLKP_0CLKP [U] 00.000;   #TC_M17_TD02__DDR_0CLKP0_0CLKP_0CLKP_0CLKP
			IP_PCH::DDR_0CLKP1_3CLKP_3CLKP_3CLKP [U] 00.000;   #TC_M17_TD02__DDR_0CLKP1_3CLKP_3CLKP_3CLKP
			IP_PCH::DDR_0CS0_NC_1CS1_1CA4 [U] 00.000;   #TC_M16_TD02__DDR_0CS0_NC_1CS1_1CA4
			IP_PCH::DDR_0CS1_1CA1_1CA1_1CA5 [U] 00.000;   #TC_M16_TD02__DDR_0CS1_1CA1_1CA1_1CA5
			IP_PCH::DDR_0MA00_NC_3CS1_3CA4 [U] 00.000;   #TC_M16_TD02__DDR_0MA0_NC_3CS1_3CA4
			IP_PCH::DDR_0MA01_NC_0CS1_0CA4 [U] 00.000;   #TC_M16_TD02__DDR_0MA1_NC_0CS1_0CA4
			IP_PCH::DDR_0MA02_3CS0_3CA2_3CA2 [U] 00.000;   #TC_M16_TD02__DDR_0MA2_3CS0_3CA2_3CA2
			IP_PCH::DDR_0MA03_0CS1_0CS0_0CA3 [U] 00.000;   #TC_M16_TD02__DDR_0MA3_0CS1_0CS0_0CA3
			IP_PCH::DDR_0MA04_0CS0_0CA2_0CA2 [U] 00.000;   #TC_M16_TD02__DDR_0MA4_0CS0_0CA2_0CA2
			IP_PCH::DDR_0MA05_0CA5_0CA6_0CA0 [U] 00.000;   #TC_M16_TD02__DDR_0MA5_0CA5_0CA6_0CA0
			IP_PCH::DDR_0MA06_0CA3_0CA4_0CS1 [U] 00.000;   #TC_M16_TD02__DDR_0MA6_0CA3_0CA4_0CS1
			IP_PCH::DDR_0MA07_0CA4_0CA5_0CA1 [U] 00.000;   #TC_M16_TD02__DDR_0MA7_0CA4_0CA5_0CA1
			IP_PCH::DDR_0MA08_0CA2_0CA3_0CS0 [U] 00.000;   #TC_M16_TD02__DDR_0MA8_0CA2_0CA3_0CS0
			IP_PCH::DDR_0MA09_2CA0_2CA0_2CA6 [U] 00.000;   #TC_M16_TD02__DDR_0MA9_2CA0_2CA0_2CA6
			IP_PCH::DDR_0MA10_3CA1_3CA1_3CA5 [U] 00.000;   #TC_M16_TD02__DDR_0MA10_3CA1_3CA1_3CA5
			IP_PCH::DDR_0MA11_NC_2CS1_2CA4 [U] 00.000;   #TC_M16_TD02__DDR_0MA11_NC_2CS1_2CA4
			IP_PCH::DDR_0MA12_2CA1_2CA1_2CA5 [U] 00.000;   #TC_M16_TD02__DDR_0MA12_2CA1_2CA1_2CA5
			IP_PCH::DDR_0MA13_1CS1_1CS0_1CA3 [U] 00.000;   #TC_M16_TD02__DDR_0MA13_1CS1_1CS0_1CA3
			IP_PCH::DDR_0MA14_1CA2_1CA3_1CS0 [U] 00.000;   #TC_M16_TD02__DDR_0MA14_1CA2_1CA3_1CS0
			IP_PCH::DDR_0MA15_1CA3_1CA4_1CS1 [U] 00.000;   #TC_M16_TD02__DDR_0MA15_1CA3_1CA4_1CS1
			IP_PCH::DDR_0MA16_1CA4_1CA5_1CA1 [U] 00.000;   #TC_M16_TD02__DDR_0MA16_1CA4_1CA5_1CA1
			IP_PCH::DDR_0ODT0_1CS0_1CA2_1CA2 [U] 00.000;   #TC_M16_TD02__DDR_0ODT0_1CS0_1CA2_1CA2
			IP_PCH::DDR_0ODT1_1CA0_1CA0_1CA6 [U] 00.000;   #TC_M16_TD02__DDR_0ODT1_1CA0_1CA0_1CA6
			IP_PCH::DDR_0PAR_3CS1_3CS0_3CA3 [U] 00.000;   #TC_M16_TD02__DDR_0PAR_3CS1_3CS0_3CA3
			IP_PCH::DDR_1ACTN_6CS1_6CS0_6CA3 [U] 00.000;   #TC_M16_TD02__DDR_1ACTN_6CS1_6CS0_6CA3
			IP_PCH::DDR_1BA0_7CA0_7CA0_7CA6 [U] 00.000;   #TC_M16_TD02__DDR_1BA0_7CA0_7CA0_7CA6
			IP_PCH::DDR_1BA1_5CA5_5CA6_5CA0 [U] 00.000;   #TC_M16_TD02__DDR_1BA1_5CA5_5CA6_5CA0
			IP_PCH::DDR_1BG0_6CA3_6CA4_6CS1 [U] 00.000;   #TC_M16_TD02__DDR_1BG0_6CA3_6CA4_6CS1
			IP_PCH::DDR_1BG1_6CA2_6CA3_6CS0 [U] 00.000;   #TC_M16_TD02__DDR_1BG1_6CA2_6CA3_6CS0
			IP_PCH::DDR_1CKE0_6CA5_6CA6_6CA0 [U] 00.000;   #TC_M16_TD02__DDR_1CKE0_6CA5_6CA6_6CA0
			IP_PCH::DDR_1CKE1_6CA4_6CA5_6CA1 [U] 00.000;   #TC_M16_TD02__DDR_1CKE1_6CA4_6CA5_6CA1
			IP_PCH::DDR_1CLKN0_4CLKN_4CLKN_4CLKN [U] 00.000;   #TC_M17_TD02__DDR_1CLKN0_4CLKN_4CLKN_4CLKN
			IP_PCH::DDR_1CLKN1_7CLKN_7CLKN_7CLKN [U] 00.000;   #TC_M17_TD02__DDR_1CLKN1_7CLKN_7CLKN_7CLKN
			IP_PCH::DDR_1CLKP0_4CLKP_4CLKP_4CLKP [U] 00.000;   #TC_M17_TD02__DDR_1CLKP0_4CLKP_4CLKP_4CLKP
			IP_PCH::DDR_1CLKP1_7CLKP_7CLKP_7CLKP [U] 00.000;   #TC_M17_TD02__DDR_1CLKP1_7CLKP_7CLKP_7CLKP
			IP_PCH::DDR_1CS0_NC_5CS1_5CA4 [U] 00.000;   #TC_M16_TD02__DDR_1CS0_NC_5CS1_5CA4
			IP_PCH::DDR_1CS1_5CA1_5CA1_5CA5 [U] 00.000;   #TC_M16_TD02__DDR_1CS1_5CA1_5CA1_5CA5
			IP_PCH::DDR_1MA00_NC_7CS1_7CA4 [U] 00.000;   #TC_M16_TD02__DDR_1MA0_NC_7CS1_7CA4
			IP_PCH::DDR_1MA01_NC_4CS1_4CA4 [U] 00.000;   #TC_M16_TD02__DDR_1MA1_NC_4CS1_4CA4
			IP_PCH::DDR_1MA02_7CS0_7CA2_7CA2 [U] 00.000;   #TC_M16_TD02__DDR_1MA2_7CS0_7CA2_7CA2
			IP_PCH::DDR_1MA03_4CS1_4CS0_4CA3 [U] 00.000;   #TC_M16_TD02__DDR_1MA3_4CS1_4CS0_4CA3
			IP_PCH::DDR_1MA04_4CS0_4CA2_4CA2 [U] 00.000;   #TC_M16_TD02__DDR_1MA4_4CS0_4CA2_4CA2
			IP_PCH::DDR_1MA05_4CA5_4CA6_4CA0 [U] 00.000;   #TC_M16_TD02__DDR_1MA5_4CA5_4CA6_4CA0
			IP_PCH::DDR_1MA06_4CA3_4CA4_4CS1 [U] 00.000;   #TC_M16_TD02__DDR_1MA6_4CA3_4CA4_4CS1
			IP_PCH::DDR_1MA07_4CA4_4CA5_4CA1 [U] 00.000;   #TC_M16_TD02__DDR_1MA7_4CA4_4CA5_4CA1
			IP_PCH::DDR_1MA08_4CA2_4CA3_4CS0 [U] 00.000;   #TC_M16_TD02__DDR_1MA8_4CA2_4CA3_4CS0
			IP_PCH::DDR_1MA09_6CA0_6CA0_6CA6 [U] 00.000;   #TC_M16_TD02__DDR_1MA9_6CA0_6CA0_6CA6
			IP_PCH::DDR_1MA10_7CA1_7CA1_7CA5 [U] 00.000;   #TC_M16_TD02__DDR_1MA10_7CA1_7CA1_7CA5
			IP_PCH::DDR_1MA11_NC_6CS1_6CA4 [U] 00.000;   #TC_M16_TD02__DDR_1MA11_NC_6CS1_6CA4
			IP_PCH::DDR_1MA12_6CA1_6CA1_6CA5 [U] 00.000;   #TC_M16_TD02__DDR_1MA12_6CA1_6CA1_6CA5
			IP_PCH::DDR_1MA13_5CS1_5CS0_5CA3 [U] 00.000;   #TC_M16_TD02__DDR_1MA13_5CS1_5CS0_5CA3
			IP_PCH::DDR_1MA14_5CA2_5CA3_5CS0 [U] 00.000;   #TC_M16_TD02__DDR_1MA14_5CA2_5CA3_5CS0
			IP_PCH::DDR_1MA15_5CA3_5CA4_5CS1 [U] 00.000;   #TC_M16_TD02__DDR_1MA15_5CA3_5CA4_5CS1
			IP_PCH::DDR_1MA16_5CA4_5CA5_5CA1 [U] 00.000;   #TC_M16_TD02__DDR_1MA16_5CA4_5CA5_5CA1
			IP_PCH::DDR_1ODT0_5CS0_5CA2_5CA2 [U] 00.000;   #TC_M16_TD02__DDR_1ODT0_5CS0_5CA2_5CA2
			IP_PCH::DDR_1ODT1_5CA0_5CA0_5CA6 [U] 00.000;   #TC_M16_TD02__DDR_1ODT1_5CA0_5CA0_5CA6
			IP_PCH::DDR_1PAR_7CS1_7CS0_7CA3 [U] 00.000;   #TC_M16_TD02__DDR_1PAR_7CS1_7CS0_7CA3
			IP_PCH::DDR_NC_0CA0_0CA0_0CA6 [U] 00.000;   #TC_M16_TD02__DDR_NC_0CA0_0CA0_0CA6
			IP_PCH::DDR_NC_0CA1_0CA1_0CA5 [U] 00.000;   #TC_M16_TD02__DDR_NC_0CA1_0CA1_0CA5
			IP_PCH::DDR_NC_0CKE0_0WCKP_0WCKP [U] 00.000;   #TC_M17_TD02__DDR_NC_0CKE0_0WCKP_0WCKP
			IP_PCH::DDR_NC_0CKE1_0WCKN_0WCKN [U] 00.000;   #TC_M17_TD02__DDR_NC_0CKE1_0WCKN_0WCKN
			IP_PCH::DDR_NC_1CKE0_1WCKP_1WCKP [U] 00.000;   #TC_M17_TD02__DDR_NC_1CKE0_1WCKP_1WCKP
			IP_PCH::DDR_NC_1CKE1_1WCKN_1WCKN [U] 00.000;   #TC_M17_TD02__DDR_NC_1CKE1_1WCKN_1WCKN
			IP_PCH::DDR_NC_1CLKN_1CLKN_1CLKN [U] 00.000;   #TC_M17_TD02__DDR_NC_1CLKN_1CLKN_1CLKN
			IP_PCH::DDR_NC_1CLKP_1CLKP_1CLKP [U] 00.000;   #TC_M17_TD02__DDR_NC_1CLKP_1CLKP_1CLKP
			IP_PCH::DDR_NC_2CKE0_2WCKP_2WCKP [U] 00.000;   #TC_M17_TD02__DDR_NC_2CKE0_2WCKP_2WCKP
			IP_PCH::DDR_NC_2CKE1_2WCKN_2WCKN [U] 00.000;   #TC_M17_TD02__DDR_NC_2CKE1_2WCKN_2WCKN
			IP_PCH::DDR_NC_2CLKN_2CLKN_2CLKN [U] 00.000;   #TC_M17_TD02__DDR_NC_2CLKN_2CLKN_2CLKN
			IP_PCH::DDR_NC_2CLKP_2CLKP_2CLKP [U] 00.000;   #TC_M17_TD02__DDR_NC_2CLKP_2CLKP_2CLKP
			IP_PCH::DDR_NC_2CS0_2CA2_2CA2 [U] 00.000;   #TC_M16_TD02__DDR_NC_2CS0_2CA2_2CA2
			IP_PCH::DDR_NC_3CA2_3CA3_3CS0 [U] 00.000;   #TC_M16_TD02__DDR_NC_3CA2_3CA3_3CS0
			IP_PCH::DDR_NC_3CA3_3CA4_3CS1 [U] 00.000;   #TC_M16_TD02__DDR_NC_3CA3_3CA4_3CS1
			IP_PCH::DDR_NC_3CA4_3CA5_3CA1 [U] 00.000;   #TC_M16_TD02__DDR_NC_3CA4_3CA5_3CA1
			IP_PCH::DDR_NC_3CA5_3CA6_3CA0 [U] 00.000;   #TC_M16_TD02__DDR_NC_3CA5_3CA6_3CA0
			IP_PCH::DDR_NC_3CKE0_3WCKP_3WCKP [U] 00.000;   #TC_M17_TD02__DDR_NC_3CKE0_3WCKP_3WCKP
			IP_PCH::DDR_NC_3CKE1_3WCKN_3WCKN [U] 00.000;   #TC_M17_TD02__DDR_NC_3CKE1_3WCKN_3WCKN
			IP_PCH::DDR_NC_4CA0_4CA0_4CA6 [U] 00.000;   #TC_M16_TD02__DDR_NC_4CA0_4CA0_4CA6
			IP_PCH::DDR_NC_4CA1_4CA1_4CA5 [U] 00.000;   #TC_M16_TD02__DDR_NC_4CA1_4CA1_4CA5
			IP_PCH::DDR_NC_4CKE0_4WCKP_4WCKP [U] 00.000;   #TC_M17_TD02__DDR_NC_4CKE0_4WCKP_4WCKP
			IP_PCH::DDR_NC_4CKE1_4WCKN_4WCKN [U] 00.000;   #TC_M17_TD02__DDR_NC_4CKE1_4WCKN_4WCKN
			IP_PCH::DDR_NC_5CKE0_5WCKP_5WCKP [U] 00.000;   #TC_M17_TD02__DDR_NC_5CKE0_5WCKP_5WCKP
			IP_PCH::DDR_NC_5CKE1_5WCKN_5WCKN [U] 00.000;   #TC_M17_TD02__DDR_NC_5CKE1_5WCKN_5WCKN
			IP_PCH::DDR_NC_5CLKN_5CLKN_5CLKN [U] 00.000;   #TC_M17_TD02__DDR_NC_5CLKN_5CLKN_5CLKN
			IP_PCH::DDR_NC_5CLKP_5CLKP_5CLKP [U] 00.000;   #TC_M17_TD02__DDR_NC_5CLKP_5CLKP_5CLKP
			IP_PCH::DDR_NC_6CKE0_6WCKP_6WCKP [U] 00.000;   #TC_M17_TD02__DDR_NC_6CKE0_6WCKP_6WCKP
			IP_PCH::DDR_NC_6CKE1_6WCKN_6WCKN [U] 00.000;   #TC_M17_TD02__DDR_NC_6CKE1_6WCKN_6WCKN
			IP_PCH::DDR_NC_6CLKN_6CLKN_6CLKN [U] 00.000;   #TC_M17_TD02__DDR_NC_6CLKN_6CLKN_6CLKN
			IP_PCH::DDR_NC_6CLKP_6CLKP_6CLKP [U] 00.000;   #TC_M17_TD02__DDR_NC_6CLKP_6CLKP_6CLKP
			IP_PCH::DDR_NC_6CS0_6CA2_6CA2 [U] 00.000;   #TC_M16_TD02__DDR_NC_6CS0_6CA2_6CA2
			IP_PCH::DDR_NC_7CA2_7CA3_7CS0 [U] 00.000;   #TC_M16_TD02__DDR_NC_7CA2_7CA3_7CS0
			IP_PCH::DDR_NC_7CA3_7CA4_7CS1 [U] 00.000;   #TC_M16_TD02__DDR_NC_7CA3_7CA4_7CS1
			IP_PCH::DDR_NC_7CA4_7CA5_7CA1 [U] 00.000;   #TC_M16_TD02__DDR_NC_7CA4_7CA5_7CA1
			IP_PCH::DDR_NC_7CA5_7CA6_7CA0 [U] 00.000;   #TC_M16_TD02__DDR_NC_7CA5_7CA6_7CA0
			IP_PCH::DDR_NC_7CKE0_7WCKP_7WCKP [U] 00.000;   #TC_M17_TD02__DDR_NC_7CKE0_7WCKP_7WCKP
			IP_PCH::DDR_NC_7CKE1_7WCKN_7WCKN [U] 00.000;   #TC_M17_TD02__DDR_NC_7CKE1_7WCKN_7WCKN
			IP_PCH::DDR_VCCDD2G_VIEW [U] 00.000;   #Sort only pin
			IP_PCH::DDR_VCCDLL_VIEW [U] 00.000;   #Sort only pin
			IP_PCH::DDR_VCCIOG_VIEW [U] 00.000;   #Sort only pin
			IP_PCH::DDR_VCCSAG_VIEW [U] 00.000;   #Sort only pin
			IP_PCH::DDR_VIEW_0 [U] 00.000;   #TC_M16_TD02__DDR_VIEW_0
			IP_PCH::DDR_VIEW_1 [U] 00.000;   #TC_M16_TD02__DDR_VIEW_1
			IP_PCH::DDR_VSXHI_VIEW [U] 00.000;   #Sort only pin
			IP_PCH::DDR_VTT_CTL [U] 00.000;   #TC_M16_TD02__DDR_VTT_CTL
			IP_PCH::DDR_VTT_VIEW [U] 00.000;   #Sort only pin
			IP_PCH::DDR0_ALERT_N [U] 00.000;   #TC_M16_TD02__DDR0_ALERT_N
			IP_PCH::DDR0_VREF_CA [U] 00.000;   #TC_M16_TD02__DDR0_VREF_CA
			IP_PCH::DDR1_ALERT_N [U] 00.000;   #TC_M16_TD02__DDR1_ALERT_N
			IP_PCH::DDR1_VREF_CA [U] 00.000;   #TC_M16_TD02__DDR1_VREF_CA
			IP_PCH::DDRDQ_IL00_NIL00_LP00_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_0
			IP_PCH::DDRDQ_IL00_NIL00_LP00_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_1
			IP_PCH::DDRDQ_IL00_NIL00_LP00_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_2
			IP_PCH::DDRDQ_IL00_NIL00_LP00_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_3
			IP_PCH::DDRDQ_IL00_NIL00_LP00_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_4
			IP_PCH::DDRDQ_IL00_NIL00_LP00_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_5
			IP_PCH::DDRDQ_IL00_NIL00_LP00_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_6
			IP_PCH::DDRDQ_IL00_NIL00_LP00_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL00_NIL00_LP00_7
			IP_PCH::DDRDQ_IL01_NIL01_LP01_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_0
			IP_PCH::DDRDQ_IL01_NIL01_LP01_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_1
			IP_PCH::DDRDQ_IL01_NIL01_LP01_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_2
			IP_PCH::DDRDQ_IL01_NIL01_LP01_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_3
			IP_PCH::DDRDQ_IL01_NIL01_LP01_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_4
			IP_PCH::DDRDQ_IL01_NIL01_LP01_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_5
			IP_PCH::DDRDQ_IL01_NIL01_LP01_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_6
			IP_PCH::DDRDQ_IL01_NIL01_LP01_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL01_NIL01_LP01_7
			IP_PCH::DDRDQ_IL02_NIL04_LP20_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_0
			IP_PCH::DDRDQ_IL02_NIL04_LP20_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_1
			IP_PCH::DDRDQ_IL02_NIL04_LP20_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_2
			IP_PCH::DDRDQ_IL02_NIL04_LP20_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_3
			IP_PCH::DDRDQ_IL02_NIL04_LP20_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_4
			IP_PCH::DDRDQ_IL02_NIL04_LP20_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_5
			IP_PCH::DDRDQ_IL02_NIL04_LP20_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_6
			IP_PCH::DDRDQ_IL02_NIL04_LP20_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL02_NIL04_LP20_7
			IP_PCH::DDRDQ_IL03_NIL05_LP21_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL03_NIL05_LP21_0
			IP_PCH::DDRDQ_IL03_NIL05_LP21_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL03_NIL05_LP21_1
			IP_PCH::DDRDQ_IL03_NIL05_LP21_2 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_2
			IP_PCH::DDRDQ_IL03_NIL05_LP21_3 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_3
			IP_PCH::DDRDQ_IL03_NIL05_LP21_4 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_4
			IP_PCH::DDRDQ_IL03_NIL05_LP21_5 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_5
			IP_PCH::DDRDQ_IL03_NIL05_LP21_6 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_6
			IP_PCH::DDRDQ_IL03_NIL05_LP21_7 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL03_NIL05_LP21_7
			IP_PCH::DDRDQ_IL04_NIL10_LP40_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_0
			IP_PCH::DDRDQ_IL04_NIL10_LP40_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_1
			IP_PCH::DDRDQ_IL04_NIL10_LP40_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_2
			IP_PCH::DDRDQ_IL04_NIL10_LP40_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_3
			IP_PCH::DDRDQ_IL04_NIL10_LP40_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_4
			IP_PCH::DDRDQ_IL04_NIL10_LP40_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_5
			IP_PCH::DDRDQ_IL04_NIL10_LP40_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_6
			IP_PCH::DDRDQ_IL04_NIL10_LP40_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL04_NIL10_LP40_7
			IP_PCH::DDRDQ_IL05_NIL11_LP41_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_0
			IP_PCH::DDRDQ_IL05_NIL11_LP41_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_1
			IP_PCH::DDRDQ_IL05_NIL11_LP41_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_2
			IP_PCH::DDRDQ_IL05_NIL11_LP41_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_3
			IP_PCH::DDRDQ_IL05_NIL11_LP41_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_4
			IP_PCH::DDRDQ_IL05_NIL11_LP41_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_5
			IP_PCH::DDRDQ_IL05_NIL11_LP41_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_6
			IP_PCH::DDRDQ_IL05_NIL11_LP41_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL05_NIL11_LP41_7
			IP_PCH::DDRDQ_IL06_NIL14_LP60_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_0
			IP_PCH::DDRDQ_IL06_NIL14_LP60_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_1
			IP_PCH::DDRDQ_IL06_NIL14_LP60_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_2
			IP_PCH::DDRDQ_IL06_NIL14_LP60_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_3
			IP_PCH::DDRDQ_IL06_NIL14_LP60_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_4
			IP_PCH::DDRDQ_IL06_NIL14_LP60_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_5
			IP_PCH::DDRDQ_IL06_NIL14_LP60_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_6
			IP_PCH::DDRDQ_IL06_NIL14_LP60_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL06_NIL14_LP60_7
			IP_PCH::DDRDQ_IL07_NIL15_LP61_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL07_NIL15_LP61_0
			IP_PCH::DDRDQ_IL07_NIL15_LP61_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL07_NIL15_LP61_1
			IP_PCH::DDRDQ_IL07_NIL15_LP61_2 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_2
			IP_PCH::DDRDQ_IL07_NIL15_LP61_3 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_3
			IP_PCH::DDRDQ_IL07_NIL15_LP61_4 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_4
			IP_PCH::DDRDQ_IL07_NIL15_LP61_5 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_5
			IP_PCH::DDRDQ_IL07_NIL15_LP61_6 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_6
			IP_PCH::DDRDQ_IL07_NIL15_LP61_7 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL07_NIL15_LP61_7
			IP_PCH::DDRDQ_IL10_NIL02_LP10_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_0
			IP_PCH::DDRDQ_IL10_NIL02_LP10_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_1
			IP_PCH::DDRDQ_IL10_NIL02_LP10_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_2
			IP_PCH::DDRDQ_IL10_NIL02_LP10_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_3
			IP_PCH::DDRDQ_IL10_NIL02_LP10_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_4
			IP_PCH::DDRDQ_IL10_NIL02_LP10_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_5
			IP_PCH::DDRDQ_IL10_NIL02_LP10_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_6
			IP_PCH::DDRDQ_IL10_NIL02_LP10_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL10_NIL02_LP10_7
			IP_PCH::DDRDQ_IL11_NIL03_LP11_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_0
			IP_PCH::DDRDQ_IL11_NIL03_LP11_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_1
			IP_PCH::DDRDQ_IL11_NIL03_LP11_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_2
			IP_PCH::DDRDQ_IL11_NIL03_LP11_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_3
			IP_PCH::DDRDQ_IL11_NIL03_LP11_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_4
			IP_PCH::DDRDQ_IL11_NIL03_LP11_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_5
			IP_PCH::DDRDQ_IL11_NIL03_LP11_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_6
			IP_PCH::DDRDQ_IL11_NIL03_LP11_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL11_NIL03_LP11_7
			IP_PCH::DDRDQ_IL12_NIL06_LP30_0 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_0
			IP_PCH::DDRDQ_IL12_NIL06_LP30_1 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_1
			IP_PCH::DDRDQ_IL12_NIL06_LP30_2 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_2
			IP_PCH::DDRDQ_IL12_NIL06_LP30_3 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_3
			IP_PCH::DDRDQ_IL12_NIL06_LP30_4 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_4
			IP_PCH::DDRDQ_IL12_NIL06_LP30_5 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_5
			IP_PCH::DDRDQ_IL12_NIL06_LP30_6 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_6
			IP_PCH::DDRDQ_IL12_NIL06_LP30_7 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL12_NIL06_LP30_7
			IP_PCH::DDRDQ_IL13_NIL07_LP31_0 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_0
			IP_PCH::DDRDQ_IL13_NIL07_LP31_1 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_1
			IP_PCH::DDRDQ_IL13_NIL07_LP31_2 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_2
			IP_PCH::DDRDQ_IL13_NIL07_LP31_3 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_3
			IP_PCH::DDRDQ_IL13_NIL07_LP31_4 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_4
			IP_PCH::DDRDQ_IL13_NIL07_LP31_5 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_5
			IP_PCH::DDRDQ_IL13_NIL07_LP31_6 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_6
			IP_PCH::DDRDQ_IL13_NIL07_LP31_7 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL13_NIL07_LP31_7
			IP_PCH::DDRDQ_IL14_NIL12_LP50_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_0
			IP_PCH::DDRDQ_IL14_NIL12_LP50_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_1
			IP_PCH::DDRDQ_IL14_NIL12_LP50_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_2
			IP_PCH::DDRDQ_IL14_NIL12_LP50_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_3
			IP_PCH::DDRDQ_IL14_NIL12_LP50_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_4
			IP_PCH::DDRDQ_IL14_NIL12_LP50_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_5
			IP_PCH::DDRDQ_IL14_NIL12_LP50_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_6
			IP_PCH::DDRDQ_IL14_NIL12_LP50_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL14_NIL12_LP50_7
			IP_PCH::DDRDQ_IL15_NIL13_LP51_0 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_0
			IP_PCH::DDRDQ_IL15_NIL13_LP51_1 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_1
			IP_PCH::DDRDQ_IL15_NIL13_LP51_2 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_2
			IP_PCH::DDRDQ_IL15_NIL13_LP51_3 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_3
			IP_PCH::DDRDQ_IL15_NIL13_LP51_4 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_4
			IP_PCH::DDRDQ_IL15_NIL13_LP51_5 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_5
			IP_PCH::DDRDQ_IL15_NIL13_LP51_6 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_6
			IP_PCH::DDRDQ_IL15_NIL13_LP51_7 [U] 00.000;   #TC_M18_SC4_TD02__DDRDQ_IL15_NIL13_LP51_7
			IP_PCH::DDRDQ_IL16_NIL16_LP70_0 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_0
			IP_PCH::DDRDQ_IL16_NIL16_LP70_1 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_1
			IP_PCH::DDRDQ_IL16_NIL16_LP70_2 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_2
			IP_PCH::DDRDQ_IL16_NIL16_LP70_3 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_3
			IP_PCH::DDRDQ_IL16_NIL16_LP70_4 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_4
			IP_PCH::DDRDQ_IL16_NIL16_LP70_5 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_5
			IP_PCH::DDRDQ_IL16_NIL16_LP70_6 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_6
			IP_PCH::DDRDQ_IL16_NIL16_LP70_7 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL16_NIL16_LP70_7
			IP_PCH::DDRDQ_IL17_NIL17_LP71_0 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_0
			IP_PCH::DDRDQ_IL17_NIL17_LP71_1 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_1
			IP_PCH::DDRDQ_IL17_NIL17_LP71_2 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_2
			IP_PCH::DDRDQ_IL17_NIL17_LP71_3 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_3
			IP_PCH::DDRDQ_IL17_NIL17_LP71_4 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_4
			IP_PCH::DDRDQ_IL17_NIL17_LP71_5 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_5
			IP_PCH::DDRDQ_IL17_NIL17_LP71_6 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_6
			IP_PCH::DDRDQ_IL17_NIL17_LP71_7 [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_7
			IP_PCH::DDRDQSN_IL00_NIL00_LP00 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL00_NIL00_LP00
			IP_PCH::DDRDQSN_IL01_NIL01_LP01 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL01_NIL01_LP01
			IP_PCH::DDRDQSN_IL02_NIL04_LP20 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL02_NIL04_LP20
			IP_PCH::DDRDQSN_IL03_NIL05_LP21 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL03_NIL05_LP21
			IP_PCH::DDRDQSN_IL04_NIL10_LP40 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL04_NIL10_LP40
			IP_PCH::DDRDQSN_IL05_NIL11_LP41 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL05_NIL11_LP41
			IP_PCH::DDRDQSN_IL06_NIL14_LP60 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL06_NIL14_LP60
			IP_PCH::DDRDQSN_IL07_NIL15_LP61 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL07_NIL15_LP61
			IP_PCH::DDRDQSN_IL10_NIL02_LP10 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL10_NIL02_LP10
			IP_PCH::DDRDQSN_IL11_NIL03_LP11 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL11_NIL03_LP11
			IP_PCH::DDRDQSN_IL12_NIL06_LP30 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL12_NIL06_LP30
			IP_PCH::DDRDQSN_IL13_NIL07_LP31 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL13_NIL07_LP31
			IP_PCH::DDRDQSN_IL14_NIL12_LP50 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL14_NIL12_LP50
			IP_PCH::DDRDQSN_IL15_NIL13_LP51 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL15_NIL13_LP51
			IP_PCH::DDRDQSN_IL16_NIL16_LP70 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL16_NIL16_LP70
			IP_PCH::DDRDQSN_IL17_NIL17_LP71 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSN_IL17_NIL17_LP71
			IP_PCH::DDRDQSP_IL00_NIL00_LP00 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL00_NIL00_LP00
			IP_PCH::DDRDQSP_IL01_NIL01_LP01 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL01_NIL01_LP01
			IP_PCH::DDRDQSP_IL02_NIL04_LP20 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL02_NIL04_LP20
			IP_PCH::DDRDQSP_IL03_NIL05_LP21 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL03_NIL05_LP21
			IP_PCH::DDRDQSP_IL04_NIL10_LP40 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL04_NIL10_LP40
			IP_PCH::DDRDQSP_IL05_NIL11_LP41 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL05_NIL11_LP41
			IP_PCH::DDRDQSP_IL06_NIL14_LP60 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL06_NIL14_LP60
			IP_PCH::DDRDQSP_IL07_NIL15_LP61 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL07_NIL15_LP61
			IP_PCH::DDRDQSP_IL10_NIL02_LP10 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL10_NIL02_LP10
			IP_PCH::DDRDQSP_IL11_NIL03_LP11 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL11_NIL03_LP11
			IP_PCH::DDRDQSP_IL12_NIL06_LP30 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL12_NIL06_LP30
			IP_PCH::DDRDQSP_IL13_NIL07_LP31 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL13_NIL07_LP31
			IP_PCH::DDRDQSP_IL14_NIL12_LP50 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL14_NIL12_LP50
			IP_PCH::DDRDQSP_IL15_NIL13_LP51 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL15_NIL13_LP51
			IP_PCH::DDRDQSP_IL16_NIL16_LP70 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL16_NIL16_LP70
			IP_PCH::DDRDQSP_IL17_NIL17_LP71 [U] 00.000;   #TC_M17_SC2_TD02__DDRDQSP_IL17_NIL17_LP71
			IP_PCH::DISP_UTILS [U] 00.000;   #TC_M24_TD02__DISP_UTILS
			IP_PCH::DRAM_RESETB     9.103;   #TC_M16_TD04__DRAM_RESETB
			IP_PCH::DSI_DE_TE_2 [U] 00.000;   #TC_M24_TD02__DSI_DE_TE_2
			IP_PCH::DSW_PWROK     10.105;   #TC_M15_TD03__DSW_PWROK
			IP_PCH::DSWLDO_MON [U] 00.000;   #SIU only
			IP_PCH::EAR [U] 00.000;   #TC_M15_TD01__EAR_N
			IP_PCH::FIVR_PROBE_ANA_0 [U] 00.000;   #TC_M06_TD01__FIVR_PROBE_ANA_0_TC
			IP_PCH::FIVR_PROBE_ANA_1 [U] 00.000;   #TC_M06_TD01__FIVR_PROBE_ANA_1_TC
			IP_PCH::FPF_LDOMON     3.049;   #TC_M15_DP01_TD03__FPF_LDOMON
			IP_PCH::FPF_MON     3.048;   #TC_M15_DP01_TD03__FPF_MON
			IP_PCH::GPD_00_BATLOWB     3.046;   #TC_M19_TD03__GPD_0_BATLOWB
			IP_PCH::GPD_01_ACPRESENT     3.085;   #TC_M19_TD03__GPD_1_ACPRESENT
			IP_PCH::GPD_02_LAN_WAKEB     3.033;   #TC_M19_TD03__GPD_2_LAN_WAKEB
			IP_PCH::GPD_03_PWRBTNB     1.103;   #TC_M19_TD03__GPD_3_PWRBTNB
			IP_PCH::GPD_04_SLP_S3B     9.084;   #TC_M19_TD04__GPD_4_SLP_S3B
			IP_PCH::GPD_05_SLP_S4B     9.063;   #TC_M19_TD04__GPD_5_SLP_S4B
			IP_PCH::GPD_06_SLP_AB     1.067;   #TC_M19_TD03__GPD_6_SLP_AB
			IP_PCH::GPD_07     2.059;   #TC_M19_TD03__GPD_7
			IP_PCH::GPD_08_SUSCLK     2.057;   #TC_M19_TD03__GPD_8_SUSCLK
			IP_PCH::GPD_09_SLP_WLANB     2.105;   #TC_M19_TD03__GPD_9_SLP_WLANB
			IP_PCH::GPD_10_SLP_S5B     2.067;   #TC_M19_TD03__GPD_10_SLP_S5B
			IP_PCH::GPD_11_LANPHYPC_DSWLDO_MON     3.097;   #TC_M19_TD03__GPD_11_LANPHYPC_DSWLDO_MON
			IP_PCH::GPP_R_00_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK     10.064;   #TC_M19_TD03__GPP_R_0_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
			IP_PCH::GPP_R_01_HDA_SYNC_I2S0_SFRM     3.069;   #TC_M19_TD03__GPP_R_1_HDA_SYNC_I2S0_SFRM
			IP_PCH::GPP_R_02_HDA_SDO_I2S0_TXD_HDACPU_SDO     10.085;   #TC_M19_TD03__GPP_R_2_HDA_SDO_I2S0_TXD_HDACPU_SDO
			IP_PCH::GPP_R_03_HDA_SDI_0_I2S0_RXD_HDACPU_SDI     3.063;   #TC_M19_TD03__GPP_R_3_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
			IP_PCH::GPP_R_04_HDA_RSTB     3.071;   #TC_M19_TD03__GPP_R_4_HDA_RSTB
			IP_PCH::GPP_R_05_HDA_SDI_1_I2S1_RXD     10.075;   #TC_M19_TD03__GPP_R_5_HDA_SDI_1_I2S1_RXD
			IP_PCH::GPP_R_06_I2S1_TXD     10.074;   #TC_M19_TD03__GPP_R_6_I2S1_TXD
			IP_PCH::GPP_R_07_I2S1_SFRM     10.088;   #TC_M19_TD03__GPP_R_7_I2S1_SFRM
			IP_PCH::GPP_S_00_SNDW0_CLK_RGMII_AUXTS     9.067;   #TC_M19_TD04__GPP_S_0_SNDW0_CLK_RGMII_AUXTS
			IP_PCH::GPP_S_01_SNDW0_DATA_RGMII_INT     9.073;   #TC_M19_TD04__GPP_S_1_SNDW0_DATA_RGMII_INT
			IP_PCH::GPP_S_02_SNDW1_CLK_DMIC_CLK_B_0_RGMII_RESET     9.077;   #TC_M19_TD04__GPP_S_2_SNDW1_CLK_DMIC_CLK_B_0_RGMII_RESET
			IP_PCH::GPP_S_03_SNDW1_DATA_DMIC_CLK_B_1_RGMII_PPS     9.106;   #TC_M19_TD04__GPP_S_3_SNDW1_DATA_DMIC_CLK_B_1_RGMII_PPS
			IP_PCH::GPP_S_04_SNDW2_CLK_DMIC_CLK_A_1     9.090;   #TC_M19_TD04__GPP_S_4_SNDW2_CLK_DMIC_CLK_A_1
			IP_PCH::GPP_S_05_SNDW2_DATA_DMIC_DATA_1     9.066;   #TC_M19_TD04__GPP_S_5_SNDW2_DATA_DMIC_DATA_1
			IP_PCH::GPP_S_06_SNDW3_CLK_DMIC_CLK_A_0     9.097;   #TC_M19_TD04__GPP_S_6_SNDW3_CLK_DMIC_CLK_A_0
			IP_PCH::GPP_S_07_SNDW3_DATA_DMIC_DATA_0     9.093;   #TC_M19_TD04__GPP_S_7_SNDW3_DATA_DMIC_DATA_0
			IP_PCH::GPPC_A_00_ESPI_IO_0     10.065;   #TC_M19_TD03__GPPC_A_0_ESPI_IO_0
			IP_PCH::GPPC_A_01_ESPI_IO_1     3.093;   #TC_M19_TD03__GPPC_A_1_ESPI_IO_1
			IP_PCH::GPPC_A_02_ESPI_IO_2_SUSWARNB_SUSPWRDNACK     2.069;   #TC_M19_TD03__GPPC_A_2_ESPI_IO_2_SUSWARNB_SUSPWRDNACK
			IP_PCH::GPPC_A_03_ESPI_IO_3_SUSACKB     3.032;   #TC_M19_TD03__GPPC_A_3_ESPI_IO_3_SUSACKB
			IP_PCH::GPPC_A_04_ESPI_CSB     3.101;   #TC_M19_TD03__GPPC_A_4_ESPI_CSB
			IP_PCH::GPPC_A_05_ESPI_CLK     1.111;   #TC_M19_TD03__GPPC_A_5_ESPI_CLK
			IP_PCH::GPPC_A_06_ESPI_RESETB     1.077;   #TC_M19_TD03__GPPC_A_6_ESPI_RESETB
			IP_PCH::GPPC_A_07_I2S2_SCLK_DMIC_CLK_A_0     1.085;   #TC_M19_TD03__GPPC_A_7_I2S2_SCLK_DMIC_CLK_A_0
			IP_PCH::GPPC_A_08_I2S2_SFRM_CNV_RF_RESET_B_DMIC_DATA_0     2.085;   #TC_M19_TD03__GPPC_A_8_I2S2_SFRM_CNV_RF_RESET_B_DMIC_DATA_0
			IP_PCH::GPPC_A_09_I2S2_TXD_MODEM_CLKREQ_CRF_XTAL_CLKREQ_DMIC_CLK_A_1     2.086;   #TC_M19_TD03__DL49
			IP_PCH::GPPC_A_10_I2S2_RXD_DMIC_DATA_1     1.075;   #TC_M19_TD03__GPPC_A_10_I2S2_RXD_DMIC_DATA_1
			IP_PCH::GPPC_A_11_PMC_I2C_SDA_I2S3_SCLK__DP     3.001;   #TC_M19_TD03__GPPC_A_11_PMC_I2C_SDA_I2S3_SCLK
			IP_PCH::GPPC_A_12_SATAXPCIE_1_SATAGP_1_I2S3_SFRM     10.100;   #TC_M19_TD03__GPPC_A_12_SATAXPCIE_1_SATAGP_1_I2S3_SFRM
			IP_PCH::GPPC_A_13_PMC_I2C_SCL_I2S3_TXD_DMIC_CLK_B_0     1.099;   #TC_M19_TD03__GPPC_A_13_PMC_I2C_SCL_I2S3_TXD_DMIC_CLK_B_0
			IP_PCH::GPPC_A_14_USB2_OCB_1_DDSP_HPD_3_I2S3_RXD_DISP_MISC_3_DMIC_CLK_B_1     3.015;   #TC_M19_TD03__DH52
			IP_PCH::GPPC_A_15_USB2_OCB_2_DDSP_HPD_4_I2S4_SCLK_DISP_MISC_4     10.103;   #TC_M19_TD03__DK45
			IP_PCH::GPPC_A_16_USB2_OCB_3_I2S4_SFRM     3.089;   #TC_M19_TD03__GPPC_A_16_USB2_OCB_3_I2S4_SFRM
			IP_PCH::GPPC_A_17_DISP_MISC_C_I2S4_TXD     10.091;   #TC_M19_TD03__GPPC_A_17_DISP_MISC_C_I2S4_TXD
			IP_PCH::GPPC_A_18_DDSP_HPD_B_DISP_MISC_B_I2S4_RXD     3.053;   #TC_M19_TD03__GPPC_A_18_DDSP_HPD_B_DISP_MISC_B_I2S4_RXD
			IP_PCH::GPPC_A_19_DDSP_HPD_1_DISP_MISC_1_I2S5_SCLK     1.091;   #TC_M19_TD03__GPPC_A_19_DDSP_HPD_1_DISP_MISC_1_I2S5_SCLK
			IP_PCH::GPPC_A_20_DDSP_HPD_2_DISP_MISC_2_I2S5_SFRM     10.081;   #TC_M19_TD03__GPPC_A_20_DDSP_HPD_2_DISP_MISC_2_I2S5_SFRM
			IP_PCH::GPPC_A_21_DDPC_CTRLCLK_I2S5_TXD     2.061;   #TC_M19_TD03__GPPC_A_21_DDPC_CTRLCLK_I2S5_TXD
			IP_PCH::GPPC_A_22_DDPC_CTRLDATA_I2S5_RXD     1.063;   #TC_M19_TD03__GPPC_A_22_DDPC_CTRLDATA_I2S5_RXD
			IP_PCH::GPPC_A_23_I2S1_SCLK     10.095;   #TC_M19_TD03__GPPC_A_23_I2S1_SCLK
			IP_PCH::GPPC_B_00_CORE_VID_0     10.097;   #TC_M19_TD03__GPPC_B_0_CORE_VID_0
			IP_PCH::GPPC_B_01_CORE_VID_1     2.060;   #TC_M19_TD03__GPPC_B_1_CORE_VID_1
			IP_PCH::GPPC_B_02_VRALERTB     1.097;   #TC_M19_TD03__GPPC_B_2_VRALERTB
			IP_PCH::GPPC_B_03_CPU_GP_2     2.104;   #TC_M19_TD03__GPPC_B_3_CPU_GP_2
			IP_PCH::GPPC_B_04_CPU_GP_3     3.104;   #TC_M19_TD03__GPPC_B_4_CPU_GP_3
			IP_PCH::GPPC_B_05_ISH_I2C0_SDA_CAS_I2C0_SDA     3.073;   #TC_M19_TD03__GPPC_B_5_ISH_I2C0_SDA_CAS_I2C0_SDA
			IP_PCH::GPPC_B_06_ISH_I2C0_SCL_CAS_I2C0_SCL     1.058;   #TC_M19_TD03__GPPC_B_6_ISH_I2C0_SCL_CAS_I2C0_SCL
			IP_PCH::GPPC_B_07_ISH_I2C1_SDA_CAS_I2C1_SDA     9.070;   #TC_M19_TD04__GPPC_B_7_ISH_I2C1_SDA_CAS_I2C1_SDA
			IP_PCH::GPPC_B_08_ISH_I2C1_SCL_CAS_I2C1_SCL     9.109;   #TC_M19_TD04__GPPC_B_8_ISH_I2C1_SCL_CAS_I2C1_SCL
			IP_PCH::GPPC_B_09_I2C5_SDA_ISH_I2C2_SDA_CAS_I2C2_SDA     9.101;   #TC_M19_TD04__GPPC_B_9_I2C5_SDA_ISH_I2C2_SDA_CAS_I2C2_SDA
			IP_PCH::GPPC_B_10_I2C5_SCL_ISH_I2C2_SCL_CAS_I2C2_SCL     9.060;   #TC_M19_TD04__GPPC_B_10_I2C5_SCL_ISH_I2C2_SCL_CAS_I2C2_SCL
			IP_PCH::GPPC_B_11_PMCALERTB     9.056;   #TC_M19_TD04__GPPC_B_11_PMCALERTB
			IP_PCH::GPPC_B_12_SLP_S0B     9.089;   #TC_M19_TD04__GPPC_B_12_SLP_S0B
			IP_PCH::GPPC_B_13_PLTRSTB     9.085;   #TC_M19_TD04__GPPC_B_13_PLTRSTB
			IP_PCH::GPPC_B_14_SPKR_TIME_SYNC_1_GSPI0_CS1B     1.073;   #TC_M19_TD03__GPPC_B_14_SPKR_TIME_SYNC_1_GSPI0_CS1B
			IP_PCH::GPPC_B_15_GSPI0_CS0B     2.091;   #TC_M19_TD03__GPPC_B_15_GSPI0_CS0B
			IP_PCH::GPPC_B_16_GSPI0_CLK     9.102;   #TC_M19_TD04__GPPC_B_16_GSPI0_CLK
			IP_PCH::GPPC_B_17_GSPI0_MISO     9.099;   #TC_M19_TD04__GPPC_B_17_GSPI0_MISO
			IP_PCH::GPPC_B_18_GSPI0_MOSI     1.059;   #TC_M19_TD03__GPPC_B_18_GSPI0_MOSI
			IP_PCH::GPPC_B_19_GSPI1_CS0B     10.090;   #TC_M19_TD03__GPPC_B_19_GSPI1_CS0B
			IP_PCH::GPPC_B_20_GSPI1_CLK_NFC_CLK     10.072;   #TC_M19_TD03__GPPC_B_20_GSPI1_CLK_NFC_CLK
			IP_PCH::GPPC_B_21_GSPI1_MISO_NFC_CLKREQ     9.092;   #TC_M19_TD04__GPPC_B_21_GSPI1_MISO_NFC_CLKREQ
			IP_PCH::GPPC_B_22_GSPI1_MOSI     9.086;   #TC_M19_TD04__GPPC_B_22_GSPI1_MOSI
			IP_PCH::GPPC_B_23_SML1ALERTB_PCHHOTB_GSPI1_CS1B     2.103;   #TC_M19_TD03__GPPC_B_23_SML1ALERTB_PCHHOTB_GSPI1_CS1B
			IP_PCH::GPPC_C_00_SMBCLK     2.098;   #TC_M19_TD03__GPPC_C_0_SMBCLK
			IP_PCH::GPPC_C_01_SMBDATA     9.087;   #TC_M19_TD04__GPPC_C_1_SMBDATA
			IP_PCH::GPPC_C_02_SMBALERTB     3.109;   #TC_M19_TD03__GPPC_C_2_SMBALERTB
			IP_PCH::GPPC_C_03_SML0CLK     1.079;   #TC_M19_TD03__GPPC_C_3_SML0CLK
			IP_PCH::GPPC_C_04_SML0DATA     10.069;   #TC_M19_TD03__GPPC_C_4_SML0DATA
			IP_PCH::GPPC_C_05_SML0ALERTB     2.073;   #TC_M19_TD03__GPPC_C_5_SML0ALERTB
			IP_PCH::GPPC_C_06_SML1CLK     2.102;   #TC_M19_TD03__GPPC_C_6_SML1CLK
			IP_PCH::GPPC_C_07_SML1DATA     2.081;   #TC_M19_TD03__GPPC_C_7_SML1DATA
			IP_PCH::GPPC_C_08_UART0_RXD     10.087;   #TC_M19_TD03__GPPC_C_8_UART0_RXD
			IP_PCH::GPPC_C_09_UART0_TXD     2.111;   #TC_M19_TD03__GPPC_C_9_UART0_TXD
			IP_PCH::GPPC_C_10_UART0_RTSB     3.013;   #TC_M19_TD03__GPPC_C_10_UART0_RTSB
			IP_PCH::GPPC_C_11_UART0_CTSB     3.027;   #TC_M19_TD03__GPPC_C_11_UART0_CTSB
			IP_PCH::GPPC_C_12_UART1_RXD_ISH_UART1_RXD     9.058;   #TC_M19_TD04__GPPC_C_12_UART1_RXD_ISH_UART1_RXD
			IP_PCH::GPPC_C_13_UART1_TXD_ISH_UART1_TXD     9.082;   #TC_M19_TD04__GPPC_C_13_UART1_TXD_ISH_UART1_TXD
			IP_PCH::GPPC_C_14_UART1_RTSB_ISH_UART1_RTSB     10.110;   #TC_M19_TD03__GPPC_C_14_UART1_RTSB_ISH_UART1_RTSB
			IP_PCH::GPPC_C_15_UART1_CTSB_ISH_UART1_CTSB     3.007;   #TC_M19_TD03__GPPC_C_15_UART1_CTSB_ISH_UART1_CTSB
			IP_PCH::GPPC_C_16_I2C0_SDA     3.079;   #TC_M19_TD03__GPPC_C_16_I2C0_SDA
			IP_PCH::GPPC_C_17_I2C0_SCL     1.065;   #TC_M19_TD03__GPPC_C_17_I2C0_SCL
			IP_PCH::GPPC_C_18_I2C1_SDA     2.089;   #TC_M19_TD03__GPPC_C_18_I2C1_SDA
			IP_PCH::GPPC_C_19_I2C1_SCL     3.035;   #TC_M19_TD03__GPPC_C_19_I2C1_SCL
			IP_PCH::GPPC_C_20_UART2_RXD_CNV_MFUART0_RXD     3.041;   #TC_M19_TD03__GPPC_C_20_UART2_RXD_CNV_MFUART0_RXD
			IP_PCH::GPPC_C_21_UART2_TXD_CNV_MFUART0_TXD     1.081;   #TC_M19_TD03__GPPC_C_21_UART2_TXD_CNV_MFUART0_TXD
			IP_PCH::GPPC_C_22_UART2_RTSB_CNV_MFUART0_RTS_B     3.083;   #TC_M19_TD03__GPPC_C_22_UART2_RTSB_CNV_MFUART0_RTS_B
			IP_PCH::GPPC_C_23_UART2_CTSB_CNV_MFUART0_CTS_B     3.003;   #TC_M19_TD03__GPPC_C_23_UART2_CTSB_CNV_MFUART0_CTS_B
			IP_PCH::GPPC_D_00_ISH_GP_0_BK_0_CAS_GP_0_SBK_0     3.078;   #TC_M19_SC2_TD03__GPPC_D_0_ISH_GP_0_BK_0_CAS_GP_0_SBK_0
			IP_PCH::GPPC_D_01_ISH_GP_1_BK_1_CAS_GP_1_SBK_1     3.052;   #TC_M19_SC2_TD03__GPPC_D_1_ISH_GP_1_BK_1_CAS_GP_1_SBK_1
			IP_PCH::GPPC_D_02_ISH_GP_2_BK_2_CAS_GP_2_SBK_2     3.018;   #TC_M19_SC2_TD03__GPPC_D_2_ISH_GP_2_BK_2_CAS_GP_2_SBK_2
			IP_PCH::GPPC_D_03_ISH_GP_3_BK_3_CAS_GP_3_SBK_3     3.040;   #TC_M19_SC2_TD03__GPPC_D_3_ISH_GP_3_BK_3_CAS_GP_3_SBK_3
			IP_PCH::GPPC_D_04_IMGCLKOUT_0_BK_4_SBK_4     2.080;   #TC_M19_SC2_TD03__GPPC_D_4_IMGCLKOUT_0_BK_4_SBK_4
			IP_PCH::GPPC_D_05_SRCCLKREQB_0     1.084;   #TC_M19_SC2_TD03__GPPC_D_5_SRCCLKREQB_0
			IP_PCH::GPPC_D_06_SRCCLKREQB_1     3.092;   #TC_M19_SC2_TD03__GPPC_D_6_SRCCLKREQB_1
			IP_PCH::GPPC_D_07_SRCCLKREQB_2     3.028;   #TC_M19_SC2_TD03__GPPC_D_7_SRCCLKREQB_2
			IP_PCH::GPPC_D_08_SRCCLKREQB_3     3.102;   #TC_M19_SC2_TD03__GPPC_D_8_SRCCLKREQB_3
			IP_PCH::GPPC_D_09_ISH_SPI_CSB_DDP3_LSX2     3.050;   #TC_M19_SC2_TD03__DN23
			IP_PCH::GPPC_D_10_ISH_SPI_CLK_DDP3_LSX2     1.106;   #TC_M19_SC2_TD03__DM23
			IP_PCH::GPPC_D_11_ISH_SPI_MISO_DDP4_LSX3     1.098;   #TC_M19_SC2_TD03__GPPC_D_11_ISH
			IP_PCH::GPPC_D_12_ISH_SPI_MOSI_DDP4_LSX3     3.014;   #TC_M19_SC2_TD03__GPPC_D_12_ISH
			IP_PCH::GPPC_D_13_ISH_UART0_RXD_SML0BDATA_I2C4B_SDA     2.068;   #TC_M19_SC2_TD03__GPPC_D_13_ISH_UART0_RXD_SML0BDATA_I2C4B_SDA
			IP_PCH::GPPC_D_14_ISH_UART0_TXD_SML0BCLK_I2C4B_SCL     3.044;   #TC_M19_SC2_TD03__GPPC_D_14_ISH_UART0_TXD_SML0BCLK_I2C4B_SCL
			IP_PCH::GPPC_D_15_ISH_UART0_RTSB_GSPI2_CS1B_IMGCLKOUT_5     10.086;   #TC_M19_SC2_TD03__GPPC_D_15_ISH_UART0_RTSB_GSPI2_CS1B_IMGCLKOUT_5
			IP_PCH::GPPC_D_16_ISH_UART0_CTSB_SML0BALERTB_CAS_SPIM_CS1B     2.074;   #TC_M19_SC2_TD03__DV25
			IP_PCH::GPPC_D_17_ISH_GP_4_CAS_GP_4     2.072;   #TC_M19_SC2_TD03__GPPC_D_17_ISH_GP_4_CAS_GP_4
			IP_PCH::GPPC_D_18_ISH_GP_5_CAS_GP_5     3.090;   #TC_M19_SC2_TD03__GPPC_D_18_ISH_GP_5_CAS_GP_5
			IP_PCH::GPPC_D_19_I2S_MCLK1_OUT     2.088;   #TC_M19_SC2_TD03__GPPC_D_19_I2S_MCLK1_OUT
			IP_PCH::GPPC_E_00_SATAXPCIE_0_SATAGP_0     1.072;   #TC_M19_SC2_TD03__GPPC_E_0_SATAXPCIE_0_SATAGP_0
			IP_PCH::GPPC_E_01_SPI1_IO_2_THC0_SPI1_IO_2     10.102;   #TC_M19_SC2_TD03__GPPC_E_1_SPI1_IO_2_THC0_SPI1_IO_2
			IP_PCH::GPPC_E_02_SPI1_IO_3_THC0_SPI1_IO_3     10.058;   #TC_M19_SC2_TD03__GPPC_E_2_SPI1_IO_3_THC0_SPI1_IO_3
			IP_PCH::GPPC_E_03_CPU_GP_0     1.102;   #TC_M19_SC2_TD03__GPPC_E_3_CPU_GP_0
			IP_PCH::GPPC_E_04_SATA_DEVSLP_0     3.070;   #TC_M19_SC2_TD03__GPPC_E_4_SATA_DEVSLP_0
			IP_PCH::GPPC_E_05_SATA_DEVSLP_1     1.074;   #TC_M19_SC2_TD03__GPPC_E_5_SATA_DEVSLP_1
			IP_PCH::GPPC_E_06_THC0_SPI1_RSTB     1.110;   #TC_M19_SC2_TD03__GPPC_E_6_THC0_SPI1_RSTB
			IP_PCH::GPPC_E_07_CPU_GP_1     2.090;   #TC_M19_SC2_TD03__GPPC_E_7_CPU_GP_1
			IP_PCH::GPPC_E_08_SPI1_CS1B_SATA_LEDB     2.056;   #TC_M19_SC2_TD03__GPPC_E_8_SPI1_CS1B_SATA_LEDB
			IP_PCH::GPPC_E_09_USB2_OCB_0     10.104;   #TC_M19_SC2_TD03__GPPC_E_9_USB2_OCB_0
			IP_PCH::GPPC_E_10_SPI1_CSB_THC0_SPI1_CSB     1.104;   #TC_M19_SC2_TD03__GPPC_E_10_SPI1_CSB_THC0_SPI1_CSB
			IP_PCH::GPPC_E_11_SPI1_CLK_THC0_SPI1_CLK     10.098;   #TC_M19_SC2_TD03__GPPC_E_11_SPI1_CLK_THC0_SPI1_CLK
			IP_PCH::GPPC_E_12_SPI1_MISO_IO_1_THC0_SPI1_IO_1     1.078;   #TC_M19_SC2_TD03__GPPC_E_12_SPI1_MISO_IO_1_THC0_SPI1_IO_1
			IP_PCH::GPPC_E_13_SPI1_MOSI_IO_0_THC0_SPI1_IO_0     3.082;   #TC_M19_SC2_TD03__GPPC_E_13_SPI1_MOSI_IO_0_THC0_SPI1_IO_0
			IP_PCH::GPPC_E_14_DDSP_HPD_A_DISP_MISC_A     3.012;   #TC_M19_SC2_TD03__GPPC_E_14_DDSP_HPD_A_DISP_MISC_A
			IP_PCH::GPPC_E_15_ISH_GP_6     3.036;   #TC_M19_SC2_TD03__GPPC_E_15_ISH_GP_6
			IP_PCH::GPPC_E_16_ISH_GP_7     10.108;   #TC_M19_SC2_TD03__GPPC_E_16_ISH_GP_7
			IP_PCH::GPPC_E_17_THC0_SPI1_INTB     2.078;   #TC_M19_SC2_TD03__GPPC_E_17_THC0_SPI1_INTB
			IP_PCH::GPPC_E_18_DDP1_CTRLCLK_TBT_LSX0_A     10.076;   #TC_M19_SC2_TD03__GPPC_E_18_DDP1_CTRLCLK_TBT_LSX0_A
			IP_PCH::GPPC_E_19_DDP1_CTRLDATA_TBT_LSX0_B     10.080;   #TC_M19_SC2_TD03__GPPC_E_19_DDP1_CTRLDATA_TBT_LSX0_B
			IP_PCH::GPPC_E_20_DDP2_CTRLCLK_TBT_LSX1_A     3.034;   #TC_M19_SC2_TD03__GPPC_E_20_DDP2_CTRLCLK_TBT_LSX1_A
			IP_PCH::GPPC_E_21_DDP2_CTRLDATA_TBT_LSX1_B     3.096;   #TC_M19_SC2_TD03__GPPC_E_21_DDP2_CTRLDATA_TBT_LSX1_B
			IP_PCH::GPPC_E_22_DDPA_CTRLCLK_DNX_FORCE_RELOAD     1.076;   #TC_M19_SC2_TD03__GPPC_E_22_DDPA_CTRLCLK_DNX_FORCE_RELOAD
			IP_PCH::GPPC_E_23_DDPA_CTRLDATA     2.084;   #TC_M19_SC2_TD03__GPPC_E_23_DDPA_CTRLDATA
			IP_PCH::GPPC_F_00_CNV_BRI_DT_UART0_RTSB__DP     3.084;   #TC_M19_SC2_TD03__GPPC_F_0_CNV_BRI_DT_UART0_RTSB
			IP_PCH::GPPC_F_01_CNV_BRI_RSP_UART0_RXD     3.004;   #TC_M19_SC2_TD03__GPPC_F_1_CNV_BRI_RSP_UART0_RXD
			IP_PCH::GPPC_F_02_CNV_RGI_DT_UART0_TXD     1.062;   #TC_M19_SC2_TD03__GPPC_F_2_CNV_RGI_DT_UART0_TXD
			IP_PCH::GPPC_F_03_CNV_RGI_RSP_UART0_CTSB     10.094;   #TC_M19_SC2_TD03__GPPC_F_3_CNV_RGI_RSP_UART0_CTSB
			IP_PCH::GPPC_F_04_CNV_RF_RESET_B     3.002;   #TC_M19_SC2_TD03__GPPC_F_4_CNV_RF_RESET_B
			IP_PCH::GPPC_F_05_MODEM_CLKREQ_CRF_XTAL_CLKREQ     2.082;   #TC_M19_SC2_TD03__GPPC_F_5_MODEM_CLKREQ_CRF_XTAL_CLKREQ
			IP_PCH::GPPC_F_06_CNV_PA_BLANKING     3.095;   #TC_M19_TD03__GPPC_F_6_CNV_PA_BLANKING
			IP_PCH::GPPC_F_07     1.107;   #TC_M19_TD03__GPPC_F_7
			IP_PCH::GPPC_F_08_I2S_MCLK2_INOUT     3.037;   #TC_M19_TD03__GPPC_F_8_I2S_MCLK2_INOUT
			IP_PCH::GPPC_F_09_BOOTMPC     3.105;   #TC_M19_TD03__GPPC_F_9_BOOTMPC
			IP_PCH::GPPC_F_10     10.059;   #TC_M19_TD03__GPPC_F_10
			IP_PCH::GPPC_F_11_THC1_SPI2_CLK     3.106;   #TC_M19_SC2_TD03__GPPC_F_11_THC1_SPI2_CLK
			IP_PCH::GPPC_F_12_GSXDOUT_THC1_SPI2_IO_0     10.096;   #TC_M19_SC2_TD03__GPPC_F_12_GSXDOUT_THC1_SPI2_IO_0
			IP_PCH::GPPC_F_13_GSXSLOAD_THC1_SPI2_IO_1     3.008;   #TC_M19_SC2_TD03__GPPC_F_13_GSXSLOAD_THC1_SPI2_IO_1
			IP_PCH::GPPC_F_14_GSXDIN_THC1_SPI2_IO_2     3.000;   #TC_M19_SC2_TD03__GPPC_F_14_GSXDIN_THC1_SPI2_IO_2
			IP_PCH::GPPC_F_15_GSXSRESETB_THC1_SPI2_IO_3     3.088;   #TC_M19_SC2_TD03__GPPC_F_15_GSXSRESETB_THC1_SPI2_IO_3
			IP_PCH::GPPC_F_16_GSXCLK_THC1_SPI2_CSB     3.062;   #TC_M19_SC2_TD03__GPPC_F_16_GSXCLK_THC1_SPI2_CSB
			IP_PCH::GPPC_F_17_GMII_MDC_THC1_SPI2_RSTB     3.107;   #TC_M19_TD03__GPPC_F_17_GMII_MDC_THC1_SPI2_RSTB
			IP_PCH::GPPC_F_18_GMII_MDIO_THC1_SPI2_INTB     1.105;   #TC_M19_TD03__GPPC_F_18_GMII_MDIO_THC1_SPI2_INTB
			IP_PCH::GPPC_F_19_SRCCLKREQB_6     10.078;   #TC_M19_TD03__GPPC_F_19_SRCCLKREQB_6
			IP_PCH::GPPC_F_20_EXT_PWR_GATEB     2.076;   #TC_M19_TD03__GPPC_F_20_EXT_PWR_GATEB
			IP_PCH::GPPC_F_21_EXT_PWR_GATE2B     2.087;   #TC_M19_TD03__GPPC_F_21_EXT_PWR_GATE2B
			IP_PCH::GPPC_F_22_VNN_CTRL_IEH_CORR_ERR0B     3.108;   #TC_M19_TD03__GPPC_F_22_VNN_CTRL_IEH_CORR_ERR0B
			IP_PCH::GPPC_F_23_V1P05_CTRL_IEH_NONFATAL_ERR1B     10.082;   #TC_M19_TD03__GPPC_F_23_V1P05_CTRL_IEH_NONFATAL_ERR1B
			IP_PCH::GPPC_H_00     1.090;   #TC_M19_SC2_TD03__GPPC_H_0
			IP_PCH::GPPC_H_01     3.076;   #TC_M19_SC2_TD03__GPPC_H_1
			IP_PCH::GPPC_H_02     2.066;   #TC_M19_SC2_TD03__GPPC_H_2
			IP_PCH::GPPC_H_03_SX_EXIT_HOLDOFFB_IEH_FATAL_ERR2B     3.054;   #TC_M19_SC2_TD03__GPPC_H_3_SX_EXIT_HOLDOFFB_IEH_FATAL_ERR2B
			IP_PCH::GPPC_H_04_I2C2_SDA     2.058;   #TC_M19_SC2_TD03__GPPC_H_4_I2C2_SDA
			IP_PCH::GPPC_H_05_I2C2_SCL     1.080;   #TC_M19_SC2_TD03__GPPC_H_5_I2C2_SCL
			IP_PCH::GPPC_H_06_I2C3_SDA     3.100;   #TC_M19_SC2_TD03__GPPC_H_6_I2C3_SDA
			IP_PCH::GPPC_H_07_I2C3_SCL     3.072;   #TC_M19_SC2_TD03__GPPC_H_7_I2C3_SCL
			IP_PCH::GPPC_H_08_I2C4_SDA_CNV_MFUART2_RXD     3.068;   #TC_M19_SC2_TD03__GPPC_H_8_I2C4_SDA_CNV_MFUART2_RXD
			IP_PCH::GPPC_H_09_I2C4_SCL_CNV_MFUART2_TXD     1.064;   #TC_M19_SC2_TD03__GPPC_H_9_I2C4_SCL_CNV_MFUART2_TXD
			IP_PCH::GPPC_H_10_SRCCLKREQB_4     10.084;   #TC_M19_SC2_TD03__GPPC_H_10_SRCCLKREQB_4
			IP_PCH::GPPC_H_11_SRCCLKREQB_5     1.066;   #TC_M19_SC2_TD03__GPPC_H_11_SRCCLKREQB_5
			IP_PCH::GPPC_H_12_M2_SKT2_CFG_0     3.006;   #TC_M19_SC2_TD03__GPPC_H_12_M2_SKT2_CFG_0
			IP_PCH::GPPC_H_13_M2_SKT2_CFG_1     3.094;   #TC_M19_SC2_TD03__GPPC_H_13_M2_SKT2_CFG_1
			IP_PCH::GPPC_H_14_M2_SKT2_CFG_2     3.045;   #TC_M19_TD03__GPPC_H_14_M2_SKT2_CFG_2
			IP_PCH::GPPC_H_15_M2_SKT2_CFG_3__DP     3.026;   #TC_M19_SC2_TD03__GPPC_H_15_M2_SKT2_CFG_3
			IP_PCH::GPPC_H_16_DDPB_CTRLCLK_PCIE_LNK_DOWN     10.062;   #TC_M19_TD03__GPPC_H_16_DDPB_CTRLCLK_PCIE_LNK_DOWN
			IP_PCH::GPPC_H_17_DDPB_CTRLDATA     2.110;   #TC_M19_TD03__GPPC_H_17_DDPB_CTRLDATA
			IP_PCH::GPPC_H_18_CPU_C10_GATEB     3.047;   #TC_M19_TD03__GPPC_H_18_CPU_C10_GATEB
			IP_PCH::GPPC_H_19_TIME_SYNC_0     9.057;   #TC_M19_TD04__GPPC_H_19_TIME_SYNC_0
			IP_PCH::GPPC_H_20_IMGCLKOUT_1     9.111;   #TC_M19_TD04__GPPC_H_20_IMGCLKOUT_1
			IP_PCH::GPPC_H_21_IMGCLKOUT_2     9.110;   #TC_M19_TD04__GPPC_H_21_IMGCLKOUT_2
			IP_PCH::GPPC_H_22_IMGCLKOUT_3     9.080;   #TC_M19_TD04__GPPC_H_22_IMGCLKOUT_3
			IP_PCH::GPPC_H_23_IMGCLKOUT_4     9.098;   #TC_M19_TD04__GPPC_H_23_IMGCLKOUT_4
			IP_PCH::GPPC_T_00_I2C6_SDA [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_01_I2C6_SCL [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_02_I2C7_SDA_FUSA_DIAGTEST_EN     3.055;   #TC_M19_TD03__GPPC_T_2_I2C7_SDA_FUSA_DIAGTEST_EN
			IP_PCH::GPPC_T_03_I2C7_SCL_FUSA_DIAGTEST_MODE     10.073;   #TC_M19_TD03__GPPC_T_3_I2C7_SCL_FUSA_DIAGTEST_MODE
			IP_PCH::GPPC_T_04_UART4_RXD [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_05_UART4_TXD [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_06_UART4_RTSB [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_07_UART4_CTSB [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_08_UART5_RXD [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_09_UART5_TXD [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_10_UART5_RTSB [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_11_UART5_CTSB [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_12_UART6_RXD [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_13_UART6_TXD [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_14_UART6_RTSB [U] 00.000;   #SIU only
			IP_PCH::GPPC_T_15_UART6_CTSB [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_00_UART3_RXD [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_01_UART3_TXD [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_02_UART3_RTSB [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_03_UART3_CTSB [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_04_GSPI3_CS0B     3.077;   #TC_M19_TD03__GPPC_U_4_GSPI3_CS0B
			IP_PCH::GPPC_U_05_GSPI3_CLK     3.005;   #TC_M19_TD03__GPPC_U_5_GSPI3_CLK
			IP_PCH::GPPC_U_06_GSPI3_MISO [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_07_GSPI3_MOSI [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_08_GSPI4_CS0B [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_09_GSPI4_CLK [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_10_GSPI4_MISO [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_11_GSPI4_MOSI [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_12_GSPI5_CS0B [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_13_GSPI5_CLK [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_14_GSPI5_MISO [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_15_GSPI5_MOSI [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_16_GSPI6_CS0B [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_17_GSPI6_CLK [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_18_GSPI6_MISO [U] 00.000;   #SIU only
			IP_PCH::GPPC_U_19_GSPI6_MOSI [U] 00.000;   #SIU only
			IP_PCH::HDACPU_BCLK [U] 00.000;   #SIU only
			IP_PCH::HDACPU_SDI [U] 00.000;   #SIU only
			IP_PCH::HDACPU_SDO [U] 00.000;   #SIU only
			IP_PCH::HPLDO_MON [U] 00.000;   #SIU only
			IP_PCH::HVMBCLK_N_dpin [U] 00.000;   #TC_M25_DP02_TD01__HVM_CLK_N
			IP_PCH::HVMBCLK_P_dpin [U] 00.000;   #TC_M25_DP02_TD01__HVM_CLK_P
			IP_PCH::INPUT3VSEL     9.078;   #TC_M24_TD04__INPUT3VSEL
			IP_PCH::INTRUDERB     9.065;   #TC_M24_TD04__INTRUDERB
			IP_PCH::LTB_ENB_CPU [U] 00.000;   #TC_LTB_ENB_CPU - currently undefined as it is not needed for class testing as it is directly connected. If the channel needs to be connected use 7.035
			IP_PCH::LTB_ENB_PCH [U] 00.000;   #TC_LTB_ENB_PCH - currently undefined as it is not needed for class testing as it is directly connected. If the channel needs to be connected use 9.062
			IP_PCH::MBPB_0 [U] 00.000;   #TC_M06_TD01__MBPB_0_TC
			IP_PCH::MBPB_1 [U] 00.000;   #TC_M06_TD01__MBPB_1_TC
			IP_PCH::MBPB_2 [U] 00.000;   #TC_M06_TD01__MBPB_2_TC
			IP_PCH::MBPB_3 [U] 00.000;   #TC_M06_TD01__MBPB_3_TC
			IP_PCH::MLK_CLK     9.081;   #TC_M26_TD04__MLK_CLK
			IP_PCH::MLK_DATA     9.061;   #TC_M26_TD04__MLK_DATA
			IP_PCH::MLK_RSTB     9.069;   #TC_M26_TD04__MLK_RSTB
			IP_PCH::NOA_AVRB_STB_P_0 [U] 00.000;   #TC_M26_TD01__NOA_AVRB_STB_P_0
			IP_PCH::NOA_AVRB_STB_P_1 [U] 00.000;   #TC_M26_TD01__NOA_AVRB_STB_P_1
			IP_PCH::NOAB_00 [U] 00.000;   #TC_M26_TD01__NOAB_0
			IP_PCH::NOAB_01 [U] 00.000;   #TC_M26_TD01__NOAB_1
			IP_PCH::NOAB_02 [U] 00.000;   #TC_M26_TD01__NOAB_2
			IP_PCH::NOAB_03 [U] 00.000;   #TC_M26_TD01__NOAB_3
			IP_PCH::NOAB_04 [U] 00.000;   #TC_M26_TD01__NOAB_4
			IP_PCH::NOAB_05 [U] 00.000;   #TC_M26_TD01__NOAB_5
			IP_PCH::NOAB_06 [U] 00.000;   #TC_M26_TD01__NOAB_6
			IP_PCH::NOAB_07 [U] 00.000;   #TC_M26_TD01__NOAB_7
			IP_PCH::NOAB_08 [U] 00.000;   #TC_M26_TD01__NOAB_8
			IP_PCH::NOAB_09 [U] 00.000;   #TC_M26_TD01__NOAB_9
			IP_PCH::NOAB_10 [U] 00.000;   #TC_M26_TD01__NOAB_10
			IP_PCH::NOAB_11 [U] 00.000;   #TC_M26_TD01__NOAB_11
			IP_PCH::NOAB_12 [U] 00.000;   #TC_M26_TD01__NOAB_12
			IP_PCH::NOAB_13 [U] 00.000;   #TC_M26_TD01__NOAB_13
			IP_PCH::NOAB_14 [U] 00.000;   #TC_M26_TD01__NOAB_14
			IP_PCH::NOAB_15 [U] 00.000;   #TC_M26_TD01__NOAB_15
			IP_PCH::OPIRXSB [U] 00.000;   #SIU only
			IP_PCH::OPITXSB [U] 00.000;   #SIU only
			IP_PCH::PCH_CPU_TRSTB     10.063;   #TC_M14_TD03__PCH_CPU_TRSTB_TC
			IP_PCH::PCH_CPUPWRGD     9.059;   #TC_M24_TD04__CPUPWRGD
			IP_PCH::PCH_EDM1     2.079;   #TC_M24_TD03__PCH_EDM1
			IP_PCH::PCH_EDM2 [U] 00.000;   #SIU only
			IP_PCH::PCH_FIVR_REFCLK__DP     9.108;   #TC_M24_TD04__PCHFIVR_REFCLK
			IP_PCH::PCH_JTAG_TCK__DP     10.093;   #TC_M14_TD03__PCH_JTAG_TCK_TC
			IP_PCH::PCH_JTAG_TDI     3.075;   #TC_M14_TD03__PCH_JTAG_TDI_TC
			IP_PCH::PCH_JTAG_TDO     3.019;   #TC_M14_TD03__PCH_JTAG_TDO_TC
			IP_PCH::PCH_JTAG_TMS     3.103;   #TC_M14_TD03__PCH_JTAG_TMS_TC
			IP_PCH::PCH_JTAGX     10.083;   #TC_M13_TD03__PCH_JTAGX
			IP_PCH::PCH_OPIICCCTL     10.101;   #TC_M24_TD03__PCH_OPIICCCTL
			IP_PCH::PCH_OPIICCCTL_R     10.109;   #TC_TD3_2P49OHM_PCH_OPIICCCTL_TC
			IP_PCH::PCH_OPIICCOBS [U] 00.000;   #SIU only
			IP_PCH::PCH_PECI [U] 00.000;   #PCH-PLL
			IP_PCH::PCH_PRDYB [U] 00.000;   #PCH: TD03(NORM)
			IP_PCH::PCH_PREQB [U] 00.000;   #'PCH: TD03(NORM)
			IP_PCH::PCH_PWROK     10.056;   #TC_M24_TD03__PCH_PWROK
			IP_PCH::PCH_THERMTRIPB     9.096;   #TC_M24_TD04__THRMTRIPB
			IP_PCH::PCHFIVR_ANAPB0     10.057;   #TC_M06_TD03__PCHFIVR_ANAPB0_TC
			IP_PCH::PCHFIVR_ANAPB1     3.051;   #TC_M06_TD03__PCHFIVR_ANAPB1_TC
			IP_PCH::PCHFIVR_VLOAD_VNN_TC [U] 00.000;   #TGL Y pins only
			IP_PCH::PCIBCLK_N [U] 00.000;   #Sort pins only
			IP_PCH::PCIBCLK_P [U] 00.000;   #Sort pins only
			IP_PCH::PCIE_01_USB31_1_RXN     10.061;   #TC_M08_DP123_TD03__PCIE_1_USB31_1_RXN_TC
			IP_PCH::PCIE_01_USB31_1_RXP     10.060;   #TC_M08_DP123_TD03__PCIE_1_USB31_1_RXP_TC
			IP_PCH::PCIE_01_USB31_1_TXN     3.031;   #TC_M08_DP122_TD03__PCIE_1_USB31_1_TXN_TC
			IP_PCH::PCIE_01_USB31_1_TXP     3.030;   #TC_M08_DP122_TD03__PCIE_1_USB31_1_TXP_TC
			IP_PCH::PCIE_02_USB31_2_RXN     2.109;   #TC_M08_DP121_TD03__PCIE_2_USB31_2_RXN_TC
			IP_PCH::PCIE_02_USB31_2_RXP     2.108;   #TC_M08_DP121_TD03__PCIE_2_USB31_2_RXP_TC
			IP_PCH::PCIE_02_USB31_2_TXN     1.061;   #TC_M08_DP120_TD03__PCIE_2_USB31_2_TXN_TC
			IP_PCH::PCIE_02_USB31_2_TXP     1.060;   #TC_M08_DP120_TD03__PCIE_2_USB31_2_TXP_TC
			IP_PCH::PCIE_03_USB31_3_RXN     2.071;   #TC_M08_DP115_TD03__PCIE_3_USB31_3_RXN_TC
			IP_PCH::PCIE_03_USB31_3_RXP     2.070;   #TC_M08_DP115_TD03__PCIE_3_USB31_3_RXP_TC
			IP_PCH::PCIE_03_USB31_3_TXN     1.087;   #TC_M08_DP114_TD03__PCIE_3_USB31_3_TXN_TC
			IP_PCH::PCIE_03_USB31_3_TXP     1.086;   #TC_M08_DP114_TD03__PCIE_3_USB31_3_TXP_TC
			IP_PCH::PCIE_04_USB31_4_RXN     3.065;   #TC_M08_DP113_TD03__PCIE_4_USB31_4_RXN_TC
			IP_PCH::PCIE_04_USB31_4_RXP     3.064;   #TC_M08_DP113_TD03__PCIE_4_USB31_4_RXP_TC
			IP_PCH::PCIE_04_USB31_4_TXN     1.071;   #TC_M08_DP112_TD03__PCIE_4_USB31_4_TXN_TC
			IP_PCH::PCIE_04_USB31_4_TXP     1.070;   #TC_M08_DP112_TD03__PCIE_4_USB31_4_TXP_TC
			IP_PCH::PCIE_05_RXN     3.059;   #TC_M08_DP107_TD03__PCIE_5_RXN_TC
			IP_PCH::PCIE_05_RXP     3.058;   #TC_M08_DP107_TD03__PCIE_5_RXP_TC
			IP_PCH::PCIE_05_TXN     1.093;   #TC_M08_DP106_TD03__PCIE_5_TXN_TC
			IP_PCH::PCIE_05_TXP     1.092;   #TC_M08_DP106_TD03__PCIE_5_TXP_TC
			IP_PCH::PCIE_06_RXN     10.107;   #TC_M08_DP105_TD03__PCIE_6_RXN_TC
			IP_PCH::PCIE_06_RXP     10.106;   #TC_M08_DP105_TD03__PCIE_6_RXP_TC
			IP_PCH::PCIE_06_TXN     3.111;   #TC_M08_DP104_TD03__PCIE_6_TXN_TC
			IP_PCH::PCIE_06_TXP     3.110;   #TC_M08_DP104_TD03__PCIE_6_TXP_TC
			IP_PCH::PCIE_07_UFS_00_LAN_0A_TSN_0A_RXN     3.057;   #TC_M08_DP99_TD03__PCIE_7_UFS_00_LAN_0A_TSN_0A_RXN_TC
			IP_PCH::PCIE_07_UFS_00_LAN_0A_TSN_0A_RXP     3.056;   #TC_M08_DP99_TD03__PCIE_7_UFS_00_LAN_0A_TSN_0A_RXP_TC
			IP_PCH::PCIE_07_UFS_00_LAN_0A_TSN_0A_TXN     1.109;   #TC_M08_DP98_TD03__PCIE_7_UFS_00_LAN_0A_TSN_0A_TXN_TC
			IP_PCH::PCIE_07_UFS_00_LAN_0A_TSN_0A_TXP     1.108;   #TC_M08_DP98_TD03__PCIE_7_UFS_00_LAN_0A_TSN_0A_TXP_TC
			IP_PCH::PCIE_08_UFS_01_LAN_0B_TSN_0B_RXN     3.087;   #TC_M08_DP97_TD03__PCIE_8_UFS_01_LAN_0B_TSN_0B_RXN_TC
			IP_PCH::PCIE_08_UFS_01_LAN_0B_TSN_0B_RXP     3.086;   #TC_M08_DP97_TD03__PCIE_8_UFS_01_LAN_0B_TSN_0B_RXP_TC
			IP_PCH::PCIE_08_UFS_01_LAN_0B_TSN_0B_TXN     3.025;   #TC_M08_DP96_TD03__PCIE_8_UFS_01_LAN_0B_TSN_0B_TXN_TC
			IP_PCH::PCIE_08_UFS_01_LAN_0B_TSN_0B_TXP     3.024;   #TC_M08_DP96_TD03__PCIE_8_UFS_01_LAN_0B_TSN_0B_TXP_TC
			IP_PCH::PCIE_09_UFS_10_LAN_0C_RXN     2.065;   #TC_M08_DP89_TD03__PCIE_9_UFS_10_LAN_0C_RXN_TC
			IP_PCH::PCIE_09_UFS_10_LAN_0C_RXP     2.064;   #TC_M08_DP89_TD03__PCIE_9_UFS_10_LAN_0C_RXP_TC
			IP_PCH::PCIE_09_UFS_10_LAN_0C_TXN     2.093;   #TC_M08_DP88_TD03__PCIE_9_UFS_10_LAN_0C_TXN_TC
			IP_PCH::PCIE_09_UFS_10_LAN_0C_TXP     2.092;   #TC_M08_DP88_TD03__PCIE_9_UFS_10_LAN_0C_TXP_TC
			IP_PCH::PCIE_10_UFS_11_RXN     3.067;   #TC_M08_DP91_TD03__PCIE_10_UFS_11_RXN_TC
			IP_PCH::PCIE_10_UFS_11_RXP     3.066;   #TC_M08_DP91_TD03__PCIE_10_UFS_11_RXP_TC
			IP_PCH::PCIE_10_UFS_11_TXN     3.021;   #TC_M08_DP90_TD03__PCIE_10_UFS_11_TXN_TC
			IP_PCH::PCIE_10_UFS_11_TXP     3.020;   #TC_M08_DP90_TD03__PCIE_10_UFS_11_TXP_TC
			IP_PCH::PCIE_11_SATA_0_TSN_0C_RXN     3.043;   #TC_M08_DP131_TD03__PCIE_11_SATA_0_TSN_0C_RXN_TC
			IP_PCH::PCIE_11_SATA_0_TSN_0C_RXP     3.042;   #TC_M08_DP131_TD03__PCIE_11_SATA_0_TSN_0C_RXP_TC
			IP_PCH::PCIE_11_SATA_0_TSN_0C_TXN     1.095;   #TC_M08_DP130_TD03__PCIE_11_SATA_0_TSN_0C_TXN_TC
			IP_PCH::PCIE_11_SATA_0_TSN_0C_TXP     1.094;   #TC_M08_DP130_TD03__PCIE_11_SATA_0_TSN_0C_TXP_TC
			IP_PCH::PCIE_12_SATA_1_TSN_0D_RXN     2.095;   #TC_M08_DP129_TD03__PCIE_12_SATA_1_TSN_0D_RXN_TC
			IP_PCH::PCIE_12_SATA_1_TSN_0D_RXP     2.094;   #TC_M08_DP129_TD03__PCIE_12_SATA_1_TSN_0D_RXP_TC
			IP_PCH::PCIE_12_SATA_1_TSN_0D_TXN     3.099;   #TC_M08_DP128_TD03__PCIE_12_SATA_1_TSN_0D_TXN_TC
			IP_PCH::PCIE_12_SATA_1_TSN_0D_TXP     3.098;   #TC_M08_DP128_TD03__PCIE_12_SATA_1_TSN_0D_TXP_TC
			IP_PCH::PCIE3_PLLOBSN [U] 00.000;   #SIU only
			IP_PCH::PCIE3_PLLOBSP [U] 00.000;   #SIU only
			IP_PCH::PCIE4_COM0_DFX_DAMON_OBSN_LV [U] 00.000;   #TC_M06_DP33_TD02__PCIE4_COM0_DFX_DAMON_OBSN_LV_TC
			IP_PCH::PCIE4_COM0_DFX_DAMON_OBSP_LV [U] 00.000;   #TC_M06_DP33_TD02__PCIE4_COM0_DFX_DAMON_OBSP_LV_TC. Undefined based on the requirement from new package
			IP_PCH::PCIE4_REFCLK_N [U] 00.000;   #not on TGL
			IP_PCH::PCIE4_REFCLK_P [U] 00.000;   #not on TGL
			IP_PCH::PCIE4_RX_N_0 [U] 00.000;   #TC_M08_DP83_TD02__PCIE4_RX_N_0_TC
			IP_PCH::PCIE4_RX_N_1 [U] 00.000;   #TC_M08_DP82_TD02__PCIE4_RX_N_1_TC
			IP_PCH::PCIE4_RX_N_2 [U] 00.000;   #TC_M08_DP81_TD02__PCIE4_RX_N_2_TC
			IP_PCH::PCIE4_RX_N_3 [U] 00.000;   #TC_M08_DP80_TD02__PCIE4_RX_N_3_TC
			IP_PCH::PCIE4_RX_P_0 [U] 00.000;   #TC_M08_DP83_TD02__PCIE4_RX_P_0_TC
			IP_PCH::PCIE4_RX_P_1 [U] 00.000;   #TC_M08_DP82_TD02__PCIE4_RX_P_1_TC
			IP_PCH::PCIE4_RX_P_2 [U] 00.000;   #TC_M08_DP81_TD02__PCIE4_RX_P_2_TC
			IP_PCH::PCIE4_RX_P_3 [U] 00.000;   #TC_M08_DP80_TD02__PCIE4_RX_P_3_TC
			IP_PCH::PCIE4_TX_N_0 [U] 00.000;   #TC_M08_DP79_TD02__PCIE4_TX_N_0_TC
			IP_PCH::PCIE4_TX_N_1 [U] 00.000;   #TC_M08_DP78_TD02__PCIE4_TX_N_1_TC
			IP_PCH::PCIE4_TX_N_2 [U] 00.000;   #TC_M08_DP77_TD02__PCIE4_TX_N_2_TC
			IP_PCH::PCIE4_TX_N_3 [U] 00.000;   #TC_M08_DP76_TD02__PCIE4_TX_N_3_TC
			IP_PCH::PCIE4_TX_P_0 [U] 00.000;   #TC_M08_DP79_TD02__PCIE4_TX_P_0_TC
			IP_PCH::PCIE4_TX_P_1 [U] 00.000;   #TC_M08_DP78_TD02__PCIE4_TX_P_1_TC
			IP_PCH::PCIE4_TX_P_2 [U] 00.000;   #TC_M08_DP77_TD02__PCIE4_TX_P_2_TC
			IP_PCH::PCIE4_TX_P_3 [U] 00.000;   #TC_M08_DP76_TD02__PCIE4_TX_P_3_TC
			IP_PCH::PECI [U] 00.000;   #TC_M24_TD01__PECI
			IP_PCH::PEG_VIEW_2 [U] 00.000;   #TC_M06_TD02__PEG_VIEW2_TC
			IP_PCH::PEG_VIEW_3 [U] 00.000;   #TC_M06_TD02__PEG_VIEW3_TC
			IP_PCH::PLTRST_CPUB [U] 00.000;   #SIU only
			IP_PCH::PM_DN [U] 00.000;   #not in TGL U Tspec
			IP_PCH::PM_DOWN [U] 00.000;   #SIU only
			IP_PCH::PM_SYNC [U] 00.000;   #SIU only
			IP_PCH::PMSYNC [U] 00.000;   #not in TGL U Tspec
			IP_PCH::PRDYB [U] 00.000;   #TC_M27_TD01__PRDYB_TC
			IP_PCH::PREQB [U] 00.000;   #TC_M27_TD01__PREQB_TC
			IP_PCH::PROCHOTB [U] 00.000;   #TC_M24_TD01__PROCHOTB
			IP_PCH::RESET_N [U] 00.000;   #CPU pin from sort
			IP_PCH::RSMRSTB     10.092;   #TC_M24_TD03__RSMRSTB
			IP_PCH::RTCCLK [U] 00.000;   #not on TGLU tspec
			IP_PCH::RTCX1__DP     9.064;   #TC_TD04__RTCX1
			IP_PCH::RTCX2     9.072;   #TC_TD04__RTCX2
			IP_PCH::RTESTB     10.068;   #TC_M24_TD03__RTESTB
			IP_PCH::SATA_PLLOBSN [U] 00.000;   #SIU only
			IP_PCH::SATA_PLLOBSP [U] 00.000;   #SIU only
			IP_PCH::SCOPETRIG [U] 00.000;   #BARJ_TD01_M06_SCOPE_TC
			IP_PCH::SKTOCC_N [U] 00.000;   #TC_M24_TD02__SKTOCC_N
			IP_PCH::SLP_LANB     9.107;   #TC_M11_TD04__SLP_LANB
			IP_PCH::SLP_SUSB     9.095;   #TC_M11_TD04__SLP_SUSB
			IP_PCH::SPARE_0 [U] 00.000;   #TGL Y pins only
			IP_PCH::SPARE_1 [U] 00.000;   #TGL Y pins only
			IP_PCH::SPARE_2 [U] 00.000;   #TGL Y pins only
			IP_PCH::SPARE_3 [U] 00.000;   #TGL Y pins only
			IP_PCH::SPARE_4 [U] 00.000;   #TGL Y pins only
			IP_PCH::SPARE_5 [U] 00.000;   #TGL Y pins only
			IP_PCH::SPI0_CLK     2.075;   #TC_M11_TD03__SPI0_CLK
			IP_PCH::SPI0_FLASH_0_CSB     2.077;   #TC_M11_TD03__SPI0_FLASH_0_CSB
			IP_PCH::SPI0_FLASH_1_CSB     3.074;   #TC_M11_TD03__SPI0_FLASH_1_CSB
			IP_PCH::SPI0_IO_2     2.099;   #TC_M11_TD03__SPI0_IO_2
			IP_PCH::SPI0_IO_3     3.009;   #TC_M11_TD03__SPI0_IO_3
			IP_PCH::SPI0_MISO_IO_1     10.111;   #TC_M11_TD03__SPI0_MISO_IO_1
			IP_PCH::SPI0_MOSI_IO_0     10.089;   #TC_M11_TD03__SPI0_MOSI_IO_0
			IP_PCH::SPI0_TPM_CSB     10.099;   #TC_M11_TD03__SPI0_TPM_CSB
			IP_PCH::SRTCRSTB     9.075;   #TC_M24_TD04__SRTCRSTB
			IP_PCH::SYS_PWROK     2.083;   #TC_M24_TD03__SYS_PWROK
			IP_PCH::SYS_RESETB     9.094;   #TC_M24_TD04__SYS_RESETB
			IP_PCH::TCK_dpin [U] 00.000;   #TC_M27_SC8_TD01__CPU_JTAG_TCK_TC
			IP_PCH::TCP_0_AUXPAD_N_X [U] 00.000;   #TC_M05_DP29_TD02__TCP0_AUXPAD_N
			IP_PCH::TCP_0_AUXPAD_P_X [U] 00.000;   #TC_M05_DP29_TD02__TCP0_AUXPAD_P
			IP_PCH::TCP_0_DFX_AMON_OBS_LV [U] 00.000;   #TC_M06_TD02__TCP0_DFX_AMON_OBS_LV_TC
			IP_PCH::TCP_0_DFX_DMONOBS_N_LV0 [U] 00.000;   #TC_M06_DP35_TD02__TCP0_DFX_DMONOBS_N_LV0_TC
			IP_PCH::TCP_0_DFX_DMONOBS_N_LV1 [U] 00.000;   #TC_M06_DP34_TD02__TCP0_DFX_DMONOBS_N_LV1_TC
			IP_PCH::TCP_0_DFX_DMONOBS_P_LV0 [U] 00.000;   #TC_M06_DP35_TD02__TCP0_DFX_DMONOBS_P_LV0_TC
			IP_PCH::TCP_0_DFX_DMONOBS_P_LV1 [U] 00.000;   #TC_M06_DP34_TD02__TCP0_DFX_DMONOBS_P_LV1_TC
			IP_PCH::TCP_0_TX_N_0 [U] 00.000;   #TC_M08_DP67_TD02__TCP0_TX_N0
			IP_PCH::TCP_0_TX_N_1 [U] 00.000;   #TC_M08_DP66_TD02__TCP0_TX_N1
			IP_PCH::TCP_0_TX_P_0 [U] 00.000;   #TC_M08_DP67_TD02__TCP0_TX_P0
			IP_PCH::TCP_0_TX_P_1 [U] 00.000;   #TC_M08_DP66_TD02__TCP0_TX_P1
			IP_PCH::TCP_0_TXRX_N_0 [U] 00.000;   #TC_M08_DP65_TD02__TCP0_TXRX_N0_TC
			IP_PCH::TCP_0_TXRX_N_1 [U] 00.000;   #TC_M08_DP64_TD02__TCP0_TXRX_N1_TC
			IP_PCH::TCP_0_TXRX_P_0 [U] 00.000;   #TC_M08_DP65_TD02__TCP0_TXRX_P0_TC
			IP_PCH::TCP_0_TXRX_P_1 [U] 00.000;   #TC_M08_DP64_TD02__TCP0_TXRX_P1_TC
			IP_PCH::TCP_1_AUXPAD_N_X [U] 00.000;   #TC_M05_DP32_TD02__TCP1_AUXPAD_N
			IP_PCH::TCP_1_AUXPAD_P_X [U] 00.000;   #TC_M05_DP32_TD02__TCP1_AUXPAD_P
			IP_PCH::TCP_1_DFX_AMON_OBS_LV [U] 00.000;   #Sort only pin
			IP_PCH::TCP_1_DFX_DMONOBS_N_LV0 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_1_DFX_DMONOBS_N_LV1 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_1_DFX_DMONOBS_P_LV0 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_1_DFX_DMONOBS_P_LV1 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_1_TX_N_0 [U] 00.000;   #TC_M08_DP59_TD02__TCP1_TX_N0
			IP_PCH::TCP_1_TX_N_1 [U] 00.000;   #TC_M08_DP58_TD02__TCP1_TX_N1
			IP_PCH::TCP_1_TX_P_0 [U] 00.000;   #TC_M08_DP59_TD02__TCP1_TX_P0
			IP_PCH::TCP_1_TX_P_1 [U] 00.000;   #TC_M08_DP58_TD02__TCP1_TX_P1
			IP_PCH::TCP_1_TXRX_N_0 [U] 00.000;   #TC_M08_DP57_TD02__TCP1_TXRX_N0_TC
			IP_PCH::TCP_1_TXRX_N_1 [U] 00.000;   #TC_M08_DP56_TD02__TCP1_TXRX_N1_TC
			IP_PCH::TCP_1_TXRX_P_0 [U] 00.000;   #TC_M08_DP57_TD02__TCP1_TXRX_P0_TC
			IP_PCH::TCP_1_TXRX_P_1 [U] 00.000;   #TC_M08_DP56_TD02__TCP1_TXRX_P1_TC
			IP_PCH::TCP_2_AUXPAD_N_X [U] 00.000;   #TC_M05_DP31_TD02__TCP2_AUXPAD_N
			IP_PCH::TCP_2_AUXPAD_P_X [U] 00.000;   #TC_M05_DP31_TD02__TCP2_AUXPAD_P
			IP_PCH::TCP_2_DFX_AMON_OBS_LV [U] 00.000;   #Sort only pin
			IP_PCH::TCP_2_DFX_DMONOBS_N_LV0 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_2_DFX_DMONOBS_N_LV1 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_2_DFX_DMONOBS_P_LV0 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_2_DFX_DMONOBS_P_LV1 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_2_TX_N_0 [U] 00.000;   #TC_M08_DP51_TD01__TCP2_TX_N0_TC
			IP_PCH::TCP_2_TX_N_1 [U] 00.000;   #TC_M08_DP50_TD01__TCP2_TX_N1_TC
			IP_PCH::TCP_2_TX_P_0 [U] 00.000;   #TC_M08_DP51_TD01__TCP2_TX_P0_TC
			IP_PCH::TCP_2_TX_P_1 [U] 00.000;   #TC_M08_DP50_TD01__TCP2_TX_P1_TC
			IP_PCH::TCP_2_TXRX_N_0 [U] 00.000;   #TC_M08_DP49_TD02__TCP2_TXRX_N0_TC
			IP_PCH::TCP_2_TXRX_N_1 [U] 00.000;   #TC_M08_DP48_TD02__TCP2_TXRX_N1_TC
			IP_PCH::TCP_2_TXRX_P_0 [U] 00.000;   #TC_M08_DP49_TD02__TCP2_TXRX_P0_TC
			IP_PCH::TCP_2_TXRX_P_1 [U] 00.000;   #TC_M08_DP48_TD02__TCP2_TXRX_P1_TC
			IP_PCH::TCP_3_AUXPAD_N_X [U] 00.000;   #TC_M05_DP30_TD02__TCP3_AUXPAD_N
			IP_PCH::TCP_3_AUXPAD_P_X [U] 00.000;   #TC_M05_DP30_TD02__TCP3_AUXPAD_P
			IP_PCH::TCP_3_DFX_AMON_OBS_LV [U] 00.000;   #Sort only pin
			IP_PCH::TCP_3_DFX_DMONOBS_N_LV0 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_3_DFX_DMONOBS_N_LV1 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_3_DFX_DMONOBS_P_LV0 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_3_DFX_DMONOBS_P_LV1 [U] 00.000;   #Sort only pin
			IP_PCH::TCP_3_TX_N_0 [U] 00.000;   #TC_M08_DP43_TD01__TCP3_TX_N0_TC
			IP_PCH::TCP_3_TX_N_1 [U] 00.000;   #TC_M08_DP42_TD01__TCP3_TX_N1_TC
			IP_PCH::TCP_3_TX_P_0 [U] 00.000;   #TC_M08_DP43_TD01__TCP3_TX_P0_TC
			IP_PCH::TCP_3_TX_P_1 [U] 00.000;   #TC_M08_DP42_TD01__TCP3_TX_P1_TC
			IP_PCH::TCP_3_TXRX_N_0 [U] 00.000;   #TC_M08_DP41_TD02__TCP3_TXRX_N0_TC
			IP_PCH::TCP_3_TXRX_N_1 [U] 00.000;   #TC_M08_DP40_TD02__TCP3_TXRX_N1_TC
			IP_PCH::TCP_3_TXRX_P_0 [U] 00.000;   #TC_M08_DP41_TD02__TCP3_TXRX_P0_TC
			IP_PCH::TCP_3_TXRX_P_1 [U] 00.000;   #TC_M08_DP40_TD02__TCP3_TXRX_P1_TC
			IP_PCH::TDI [U] 00.000;   #TC_M27_SC8_TD01__CPU_JTAG_TDI_TC
			IP_PCH::TDO [U] 00.000;   #TC_M27_SC8_TD01__CPU_JTAG_TDO_TC
			IP_PCH::THERMTRIPB [U] 00.000;   #CPU pin from sort
			IP_PCH::TMS [U] 00.000;   #TC_M27_SC8_TD01__CPU_JTAG_TMS_TC
			IP_PCH::TRIGGER_A [U] 00.000;   #TC_M24_TD02_HPC_RC_SMB1
			IP_PCH::TRIGGER_B [U] 00.000;   #TC_M24_TD02_RC_SMB2
			IP_PCH::TRIGGER_IN [U] 00.000;   #SIU only
			IP_PCH::TRIGGER_OUT [U] 00.000;   #SIU only
			IP_PCH::TRSTB [U] 00.000;   #TC_M27_SC8_TD01__CPU_JTAG_TRSTB_TC
			IP_PCH::UFS_RESETB     9.074;   #TC_M24_TD04__UFS_RESETB
			IP_PCH::USB2_ID     9.083;   #TC_M03_TD04__USB2_ID
			IP_PCH::USB2_PLLMON [U] 00.000;   #SIU only
			IP_PCH::USB2_VBUSSENSE     9.068;   #TC_M03_TD04__USB2_VBUSSENSE
			IP_PCH::USB2N_01     2.097;   #TC_M03_DP28_TD03__USB2N_1
			IP_PCH::USB2N_02     3.011;   #TC_M03_DP26_TD03__USB2N_2
			IP_PCH::USB2N_03     1.089;   #TC_M03_DP25_TD03__USB2N_3
			IP_PCH::USB2N_04     3.039;   #TC_M03_DP24_TD03__USB2N_4
			IP_PCH::USB2N_05     1.069;   #TC_M03_DP23_TD03__USB2N_5
			IP_PCH::USB2N_06     10.071;   #TC_M03_DP22_TD03__USB2N_6
			IP_PCH::USB2N_07     3.023;   #TC_M03_DP21_TD03__USB2N_7
			IP_PCH::USB2N_08     2.107;   #TC_M03_DP20_TD03__USB2N_8
			IP_PCH::USB2N_09     1.101;   #TC_M03_DP19_TD03__USB2N_9
			IP_PCH::USB2N_10     3.017;   #TC_M03_DP27_TD03__USB2N_10
			IP_PCH::USB2P_01     2.096;   #TC_M03_DP28_TD03__USB2P_1
			IP_PCH::USB2P_02     3.010;   #TC_M03_DP26_TD03__USB2P_2
			IP_PCH::USB2P_03     1.088;   #TC_M03_DP25_TD03__USB2P_3
			IP_PCH::USB2P_04     3.038;   #TC_M03_DP24_TD03__USB2P_4
			IP_PCH::USB2P_05     1.068;   #TC_M03_DP23_TD03__USB2P_5
			IP_PCH::USB2P_06     10.070;   #TC_M03_DP22_TD03__USB2P_6
			IP_PCH::USB2P_07     3.022;   #TC_M03_DP21_TD03__USB2P_7
			IP_PCH::USB2P_08     2.106;   #TC_M03_DP20_TD03__USB2P_8
			IP_PCH::USB2P_09     1.100;   #TC_M03_DP19_TD03__USB2P_9
			IP_PCH::USB2P_10     3.016;   #TC_M03_DP27_TD03__USB2P_10
			IP_PCH::USB2PLL_HPLDO_MON     9.100;   #TC_M24_TD04__USB2PLL_HPLDO_MON
			IP_PCH::USB31_PLLOBSN [U] 00.000;   #SIU only
			IP_PCH::USB31_PLLOBSP     3.091;   #TC_M24_TD03__USB31_PLLOBSP
			IP_PCH::VCC1P05_OUT_FET_VLOAD [U] 00.000;   #TGL Y pins only
			IP_PCH::VCCDSWOUT_1P05 [U] 00.000;   #SIU only
			IP_PCH::VCCPRTC_3P3     9.079;   #TC_P_M24_TD04__VCCPRTC_3P3
			IP_PCH::VCCST_OVERRIDE     3.029;   #TC_P_M24_TD03__VCCST_OVERRIDE
			IP_PCH::VCCST_PWRGOOD [U] 00.000;   #TC_P_M24_TD01__VCCST_PWRGD
			IP_PCH::VCCSTPWRGOOD [U] 00.000;   #TC_P_M24_TD01__VCCST_PWRGD
			IP_PCH::VCCSTPWRGOODTCSS [U] 00.000;   #TC_M24_TD01__VCCSTPWRGOOD_TCSS
			IP_PCH::VDDEN     9.091;   #TC_P_M24_TD04__VDDEN
			IP_PCH::VIDALERTB [U] 00.000;   #TC_M24_TD01__VIDALERTB
			IP_PCH::VIDSCK [U] 00.000;   #TC_M24_TD01__VIDSCK
			IP_PCH::VIDSOUT [U] 00.000;   #TC_M24_TD01__VIDSOUT
			IP_PCH::VSENSEP_V1P05 [U] 00.000;   #SIU only
			IP_PCH::VSENSEP_VNN [U] 00.000;   #SIU only
			IP_PCH::WAKEB     9.076;   #TC_M24_TD04__WAKEB
			IP_PCH::XTAL_IN__DP     9.088;   #TC_M31_TD04__XTAL_IN_TC
			IP_PCH::XTAL_OUT     9.071;   #TC_M31_TD04__XTAL_OUT_TC
		}		
		Resource EnabledClock
		{
			IP_CPU::GPPC_A_11_PMC_I2C_SDA_I2S3_SCLK__EC [U] 00.000;   #TC_M19_TD03__GPPC_A_11_PMC_I2C_SDA_I2S3_SCLK
			IP_CPU::GPPC_F_00_CNV_BRI_DT_UART0_RTSB__EC [U] 00.000;   #TC_M19_SC2_TD03__GPPC_F_0_CNV_BRI_DT_UART0_RTSB
			IP_CPU::GPPC_H_15_M2_SKT2_CFG_3__EC [U] 00.000;   #TC_M19_SC2_TD03__GPPC_H_15_M2_SKT2_CFG_3
			IP_CPU::HVMBCLK_N     7.049;   #TC_M25_DP02_TD01__HVM_CLK_N
			IP_CPU::HVMBCLK_P     7.048;   #TC_M25_DP02_TD01__HVM_CLK_P
			IP_CPU::PCH_FIVR_REFCLK__EC [U] 00.000;   #TC_M24_TD04__PCHFIVR_REFCLK
			IP_CPU::PCH_JTAG_TCK__EC [U] 00.000;   #TC_M14_TD03__PCH_JTAG_TCK_TC
			IP_CPU::RTCX1__EC [U] 00.000;   #TC_TD04__RTCX1
			IP_CPU::STF_CLK_IN     1.010;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_7
			IP_CPU::TCK     7.040;   #TC_M27_SC8_TD01__CPU_JTAG_TCK_TC
			IP_CPU::XTAL_IN__EC [U] 00.000;   #TC_M31_TD04__XTAL_IN_TC
			IP_PCH::GPPC_A_11_PMC_I2C_SDA_I2S3_SCLK__EC     3.001;   #TC_M19_TD03__GPPC_A_11_PMC_I2C_SDA_I2S3_SCLK
			IP_PCH::GPPC_F_00_CNV_BRI_DT_UART0_RTSB__EC     3.084;   #TC_M19_SC2_TD03__GPPC_F_0_CNV_BRI_DT_UART0_RTSB
			IP_PCH::GPPC_H_15_M2_SKT2_CFG_3__EC     3.026;   #TC_M19_SC2_TD03__GPPC_H_15_M2_SKT2_CFG_3
			IP_PCH::HVMBCLK_N [U] 00.000;   #TC_M25_DP02_TD01__HVM_CLK_N
			IP_PCH::HVMBCLK_P [U] 00.000;   #TC_M25_DP02_TD01__HVM_CLK_P
			IP_PCH::PCH_FIVR_REFCLK__EC     9.108;   #TC_M24_TD04__PCHFIVR_REFCLK
			IP_PCH::PCH_JTAG_TCK__EC     10.093;   #TC_M14_TD03__PCH_JTAG_TCK_TC
			IP_PCH::RTCX1__EC     9.064;   #TC_TD04__RTCX1
			IP_PCH::STF_CLK_IN [U] 00.000;   #TC_M18_SC2_TD02__DDRDQ_IL17_NIL17_LP71_7
			IP_PCH::TCK [U] 00.000;   #TC_M27_SC8_TD01__CPU_JTAG_TCK_TC
			IP_PCH::XTAL_IN__EC     9.088;   #TC_M31_TD04__XTAL_IN_TC
		}		
		Resource GPIO
		{
			IP_CPU::IO_RLY_00     1000.00;   #TOS3.4.x Utility Bit
			IP_CPU::IO_RLY_01     1000.01;   #TOS3.4.x Utility Bit
			IP_CPU::IO_RLY_02 [U] 00.000;   #TOS3.4.x Utility Bit
			IP_CPU::IO_RLY_03 [U] 00.000;   #TOS3.4.x Utility Bit
			IP_PCH::IO_RLY_00 [U] 00.000;   #TOS3.4.x Utility Bit
			IP_PCH::IO_RLY_01 [U] 00.000;   #TOS3.4.x Utility Bit
			IP_PCH::IO_RLY_02     1000.02;   #TOS3.4.x Utility Bit
			IP_PCH::IO_RLY_03     1000.03;   #TOS3.4.x Utility Bit
		}		
		Resource HC
		{
			IP_CPU::VCC_ACLKLDO1P8_HC [U] 00.000;   #VCCA_CLKLDO_1p8
			IP_CPU::VCC_C0_HC [U] 00.000;   
			IP_CPU::VCC_C1_HC [U] 00.000;   
			IP_CPU::VCC_C2_HC [U] 00.000;   
			IP_CPU::VCC_C3_HC [U] 00.000;   
			IP_CPU::VCC_DDQ_HC [U] 00.000;   
			IP_CPU::VCC_GT_HC [U] 00.000;   
			IP_CPU::VCC_IN_HC     00.[26:32];   #VCCIN
			IP_CPU::VCC_INAUX_HC     00.[33:34];   #VCCIN_AUX
			IP_CPU::VCC_IOE_HC [U] 00.000;   
			IP_CPU::VCC_ION_HC [U] 00.000;   
			IP_CPU::VCC_MODPHY_HC [U] 00.000;   
			IP_CPU::VCC_OUTFET1P05_HC [U] 00.000;   #VCC1P05_OUT_FET - undefined based on PCH feedback
			IP_CPU::VCC_OUTPCH1P05_HC [U] 00.000;   #VCC1P05_OUT_PCH - undefined based on PCH feedback
			IP_CPU::VCC_OUTPCH1P05ICCMAX_HC [U] 00.000;   #VCC1P05_OUT_PCH
			IP_CPU::VCC_PRIM1P8_HC [U] 00.000;   #VCCPRIM_1P8
			IP_CPU::VCC_RING_HC [U] 00.000;   
			IP_CPU::VCC_SA_HC [U] 00.000;   
			IP_CPU::VCC_ST_HC     11.26;   #VCCST
			IP_CPU::VCC_STG_HC     11.27;   #VCCSTG
			IP_CPU::VCC_VDD2_HC     0.35;   #VCCVDD2
			IP_CPU::VCC_VEXT1P05_HC [U] 00.000;   #VCC_V1P05EXT_1P05
			IP_CPU::VCC_VNNEXT1P05_HC [U] 00.000;   #VCC_VNNEXT_1P05
			IP_CPU::VCC1P05_OUT_FET_VLOAD_HC [U] 00.000;   
			IP_CPU::VCCPRIM_FIVR_1P05_HC [U] 00.000;   
			IP_PCH::VCC_ACLKLDO1P8_HC     11.30;   #VCCA_CLKLDO_1p8
			IP_PCH::VCC_C0_HC [U] 00.000;   
			IP_PCH::VCC_C1_HC [U] 00.000;   
			IP_PCH::VCC_C2_HC [U] 00.000;   
			IP_PCH::VCC_C3_HC [U] 00.000;   
			IP_PCH::VCC_DDQ_HC [U] 00.000;   
			IP_PCH::VCC_GT_HC [U] 00.000;   
			IP_PCH::VCC_IN_HC [U] 00.000;   #VCCIN
			IP_PCH::VCC_INAUX_HC [U] 00.000;   #VCCIN_AUX
			IP_PCH::VCC_IOE_HC [U] 00.000;   
			IP_PCH::VCC_ION_HC [U] 00.000;   
			IP_PCH::VCC_MODPHY_HC [U] 00.000;   
			IP_PCH::VCC_OUTFET1P05_HC [U] 00.000;   #VCC1P05_OUT_FET - undefined based on PCH feedback
			IP_PCH::VCC_OUTPCH1P05_HC [U] 00.000;   #VCC1P05_OUT_PCH - undefined based on PCH feedback
			IP_PCH::VCC_OUTPCH1P05ICCMAX_HC     11.32;   #VCC1P05_OUT_PCH
			IP_PCH::VCC_PRIM1P8_HC     11.33;   #VCCPRIM_1P8
			IP_PCH::VCC_RING_HC [U] 00.000;   
			IP_PCH::VCC_SA_HC [U] 00.000;   
			IP_PCH::VCC_ST_HC [U] 00.000;   #VCCST
			IP_PCH::VCC_STG_HC [U] 00.000;   #VCCSTG
			IP_PCH::VCC_VDD2_HC [U] 00.000;   #VCCVDD2
			IP_PCH::VCC_VEXT1P05_HC     11.28;   #VCC_V1P05EXT_1P05
			IP_PCH::VCC_VNNEXT1P05_HC     11.29;   #VCC_VNNEXT_1P05
			IP_PCH::VCC1P05_OUT_FET_VLOAD_HC [U] 00.000;   
			IP_PCH::VCCPRIM_FIVR_1P05_HC [U] 00.000;   
		}		
		Resource LC
		{
			IP_CPU::FIVR_C0_VL_LC     00.16;   #FIVR_VLOAD_CORE0
			IP_CPU::FIVR_C1_VL_LC     00.17;   #FIVR_VLOAD_CORE1
			IP_CPU::FIVR_C2_VL_LC     00.18;   #FIVR_VLOAD_CORE2
			IP_CPU::FIVR_C3_VL_LC     00.19;   #FIVR_VLOAD_CORE3
			IP_CPU::FIVR_CCF_VL_LC     00.20;   #FIVR_VLOAD_CCF
			IP_CPU::FIVR_GT_VL_LC     00.21;   #FIVR_VLOAD_GT
			IP_CPU::FIVR_IOE_VL_LC     00.24;   #FIVR_VLOAD_VCCIOE
			IP_CPU::FIVR_ION_VL_LC     00.25;   #FIVR_VLOAD_VCCION
			IP_CPU::FIVR_PCH1P05_VL_LC [U] 00.000;   #PCHFIVR_VLOAD_1P05
			IP_CPU::FIVR_PCHVNN_VL_LC [U] 00.000;   #PCHFIVR_VLOAD_VNN
			IP_CPU::FIVR_PCHVNNAON_VL_LC [U] 00.000;   #PCHFIVR_VLOAD_VNNAON
			IP_CPU::FIVR_PCIE_VL_LC     11.16;   #FIVR_VLOAD_VCCPCIE
			IP_CPU::FIVR_SA_VL_LC     00.23;   #FIVR_VLOAD_SA
			IP_CPU::FIVR_TCPHY_VL_LC     11.17;   #FIVR_VLOAD_VCCTCPHY
			IP_CPU::FIVR_VDDQ_VL_LC     11.19;   #FIVR_VLOAD_VCCDDQ
			IP_CPU::VCC_ANAEHV_LC     00.22;   #VCCANA_EHV
			IP_CPU::VCC_DD2_LC [U] 00.000;   
			IP_CPU::VCC_FUSEPRG0_LC [U] 00.000;   
			IP_CPU::VCC_FUSEPRG1_LC [U] 00.000;   
			IP_CPU::VCC_FUSEPRG2_LC [U] 00.000;   
			IP_CPU::VCC_ISCLK_LC [U] 00.000;   
			IP_CPU::VCC_LDOSTDOUT0P85_LC [U] 00.000;   #VCCLDOSTD_OUT_0P85
			IP_CPU::VCC_MODPHY_PLL_LC [U] 00.000;   
			IP_CPU::VCC_PCIE_LC [U] 00.000;   
			IP_CPU::VCC_ST_LC [U] 00.000;   
			IP_CPU::VCC_STG_LC [U] 00.000;   
			IP_CPU::VCC_STG_OUT_FUSE_LC     11.20;   #VCCSTG_OUT_FUSE
			IP_CPU::VCC_STG_OUT_LGC_LC     11.18;   #VCCSTG_OUT_LGC
			IP_CPU::VCC_STGFUSE_LC     11.21;   #VCCSTGFUSE
			IP_CPU::VCC_TCPHY_LC [U] 00.000;   #FIVR_VLOAD_VCCTCPHY
			IP_PCH::FIVR_C0_VL_LC [U] 00.000;   #FIVR_VLOAD_CORE0
			IP_PCH::FIVR_C1_VL_LC [U] 00.000;   #FIVR_VLOAD_CORE1
			IP_PCH::FIVR_C2_VL_LC [U] 00.000;   #FIVR_VLOAD_CORE2
			IP_PCH::FIVR_C3_VL_LC [U] 00.000;   #FIVR_VLOAD_CORE3
			IP_PCH::FIVR_CCF_VL_LC [U] 00.000;   #FIVR_VLOAD_CCF
			IP_PCH::FIVR_GT_VL_LC [U] 00.000;   #FIVR_VLOAD_GT
			IP_PCH::FIVR_IOE_VL_LC [U] 00.000;   #FIVR_VLOAD_VCCIOE
			IP_PCH::FIVR_ION_VL_LC [U] 00.000;   #FIVR_VLOAD_VCCION
			IP_PCH::FIVR_PCH1P05_VL_LC     11.22;   #PCHFIVR_VLOAD_1P05
			IP_PCH::FIVR_PCHVNN_VL_LC     11.23;   #PCHFIVR_VLOAD_VNN
			IP_PCH::FIVR_PCHVNNAON_VL_LC     11.24;   #PCHFIVR_VLOAD_VNNAON
			IP_PCH::FIVR_PCIE_VL_LC [U] 00.000;   #FIVR_VLOAD_VCCPCIE
			IP_PCH::FIVR_SA_VL_LC [U] 00.000;   #FIVR_VLOAD_SA
			IP_PCH::FIVR_TCPHY_VL_LC [U] 00.000;   #FIVR_VLOAD_VCCTCPHY
			IP_PCH::FIVR_VDDQ_VL_LC [U] 00.000;   #FIVR_VLOAD_VCCDDQ
			IP_PCH::VCC_ANAEHV_LC [U] 00.000;   #VCCANA_EHV
			IP_PCH::VCC_DD2_LC [U] 00.000;   
			IP_PCH::VCC_FUSEPRG0_LC [U] 00.000;   
			IP_PCH::VCC_FUSEPRG1_LC [U] 00.000;   
			IP_PCH::VCC_FUSEPRG2_LC [U] 00.000;   
			IP_PCH::VCC_ISCLK_LC [U] 00.000;   
			IP_PCH::VCC_LDOSTDOUT0P85_LC     11.25;   #VCCLDOSTD_OUT_0P85
			IP_PCH::VCC_MODPHY_PLL_LC [U] 00.000;   
			IP_PCH::VCC_PCIE_LC [U] 00.000;   
			IP_PCH::VCC_ST_LC [U] 00.000;   
			IP_PCH::VCC_STG_LC [U] 00.000;   
			IP_PCH::VCC_STG_OUT_FUSE_LC [U] 00.000;   #VCCSTG_OUT_FUSE
			IP_PCH::VCC_STG_OUT_LGC_LC [U] 00.000;   #VCCSTG_OUT_LGC
			IP_PCH::VCC_STGFUSE_LC [U] 00.000;   #VCCSTGFUSE
			IP_PCH::VCC_TCPHY_LC [U] 00.000;   #FIVR_VLOAD_VCCTCPHY
		}		
		Resource PowerSum
		{
			TDYN_9     1001.300;   
		}		
		Resource TDAU
		{
			IP_CPU::TDAU_CH_GT     1001.0;   
			IP_CPU::TDAU_CH_PCH [U] 00.000;   
			IP_CPU::TDAU_CH_SA     1001.4;   
			IP_PCH::TDAU_CH_GT [U] 00.000;   
			IP_PCH::TDAU_CH_PCH     1001.1;   
			IP_PCH::TDAU_CH_SA [U] 00.000;   
		}		
		Resource UeiClientPort0
		{
			UEISLAVE_100 [U] 00.000;   
		}		
		Resource VLC
		{
			IP_CPU::FIVR_C0_VT_VLC     00.0;   #FIVR_VTARGET_CORE
			IP_CPU::FIVR_CCF_VT_VLC     00.3;   #FIVR_VTARGET_CCF
			IP_CPU::FIVR_GT_VT_VLC     00.1;   #FIVR_VTARGET_GT
			IP_CPU::FIVR_IOE_VT_VLC     00.6;   #FIVR_VTARGET_VCCIOE
			IP_CPU::FIVR_ION_VT_VLC     00.7;   #FIVR_VTARGET_VCCION
			IP_CPU::FIVR_PCH1P05_VT_VLC [U] 00.000;   #PCHFIVR_VTARGET_1P05
			IP_CPU::FIVR_PCHEXTBGREF_VLC [U] 00.000;   #PCHFIVR_EXTBGREF
			IP_CPU::FIVR_PCHVNN_VT_VLC [U] 00.000;   #PCHFIVR_VTARGET_VNN
			IP_CPU::FIVR_PCIE_VT_VLC     00.8;   #FIVR_VTARGET_PCIE
			IP_CPU::FIVR_SA_VT_VLC     00.2;   #FIVR_VTARGET_SA
			IP_CPU::FIVR_TCSS_VT_VLC     00.4;   #FIVR_VTARGET_TCSS
			IP_CPU::FIVR_VDDQ_VT_VLC     00.5;   #FIVR_VTARGET_VDDQ
			IP_CPU::FPF_VREF_VLC [U] 00.000;   #FPF_VREF
			IP_CPU::LTB_MUX_ENB_CPU_VLC [U] 00.000;   #CPU LTB ENB
			IP_CPU::LTB_MUX_ENB_PCH_VLC [U] 00.000;   #PCH LTB ENB
			IP_CPU::VCC_DISPLDO_VLC [U] 00.000;   
			IP_CPU::VCC_DPHY1P24_VLC [U] 00.000;   #VCCDPHY_1P24
			IP_CPU::VCC_DSW1P05_VLC [U] 00.000;   #VCCDSW_1P05
			IP_CPU::VCC_EXTBGREF_VLC     11.8;   #EXTBGREF
			IP_CPU::VCC_FUSEPRG0_VLC     00.10;   #VCCFPGM0
			IP_CPU::VCC_FUSEPRG1_VLC     00.11;   #VCCFPGM1
			IP_CPU::VCC_FUSEPRG2_VLC     00.12;   #VCCFPGM2
			IP_CPU::VCC_MIPI0_VLC [U] 00.000;   
			IP_CPU::VCC_MIPI1_VLC [U] 00.000;   
			IP_CPU::VCC_PDSW3P3_VLC [U] 00.000;   #VCCPDSW_3P3
			IP_CPU::VCC_PFUSE1P8_VLC [U] 00.000;   #VCCPFUSE_1P8
			IP_CPU::VCC_PFUSE3P3_VLC [U] 00.000;   #VCCPFUSE_3P3
			IP_CPU::VCC_PGPPR_VLC [U] 00.000;   #VCCPGPPR
			IP_CPU::VCC_PRIM3P3_VLC [U] 00.000;   #VCCPRIM_3p3
			IP_CPU::VCC_PRIMCNVLDO1P05_VLC [U] 00.000;   #VCCPRIM_CNVLDO_1P05
			IP_CPU::VCC_PRIMFUSE1P05_VLC [U] 00.000;   #VCCPRIM_FUSE_1P05
			IP_CPU::VCC_RTCEXT_VLC [U] 00.000;   #VCCRTCEXT - undefined based on PCH feedback
			IP_CPU::VCCST_OUT_VLC [U] 00.000;   
			IP_CPU::VCCSTG_OUT_VLC [U] 00.000;   
			IP_PCH::FIVR_C0_VT_VLC [U] 00.000;   #FIVR_VTARGET_CORE
			IP_PCH::FIVR_CCF_VT_VLC [U] 00.000;   #FIVR_VTARGET_CCF
			IP_PCH::FIVR_GT_VT_VLC [U] 00.000;   #FIVR_VTARGET_GT
			IP_PCH::FIVR_IOE_VT_VLC [U] 00.000;   #FIVR_VTARGET_VCCIOE
			IP_PCH::FIVR_ION_VT_VLC [U] 00.000;   #FIVR_VTARGET_VCCION
			IP_PCH::FIVR_PCH1P05_VT_VLC     00.13;   #PCHFIVR_VTARGET_1P05
			IP_PCH::FIVR_PCHEXTBGREF_VLC     00.15;   #PCHFIVR_EXTBGREF
			IP_PCH::FIVR_PCHVNN_VT_VLC     00.14;   #PCHFIVR_VTARGET_VNN
			IP_PCH::FIVR_PCIE_VT_VLC [U] 00.000;   #FIVR_VTARGET_PCIE
			IP_PCH::FIVR_SA_VT_VLC [U] 00.000;   #FIVR_VTARGET_SA
			IP_PCH::FIVR_TCSS_VT_VLC [U] 00.000;   #FIVR_VTARGET_TCSS
			IP_PCH::FIVR_VDDQ_VT_VLC [U] 00.000;   #FIVR_VTARGET_VDDQ
			IP_PCH::FPF_VREF_VLC     11.10;   #FPF_VREF
			IP_PCH::LTB_MUX_ENB_CPU_VLC [U] 00.000;   #CPU LTB ENB
			IP_PCH::LTB_MUX_ENB_PCH_VLC [U] 00.000;   #PCH LTB ENB
			IP_PCH::VCC_DISPLDO_VLC [U] 00.000;   
			IP_PCH::VCC_DPHY1P24_VLC     11.7;   #VCCDPHY_1P24
			IP_PCH::VCC_DSW1P05_VLC     11.9;   #VCCDSW_1P05
			IP_PCH::VCC_EXTBGREF_VLC [U] 00.000;   #EXTBGREF
			IP_PCH::VCC_FUSEPRG0_VLC [U] 00.000;   #VCCFPGM0
			IP_PCH::VCC_FUSEPRG1_VLC [U] 00.000;   #VCCFPGM1
			IP_PCH::VCC_FUSEPRG2_VLC [U] 00.000;   #VCCFPGM2
			IP_PCH::VCC_MIPI0_VLC [U] 00.000;   
			IP_PCH::VCC_MIPI1_VLC [U] 00.000;   
			IP_PCH::VCC_PDSW3P3_VLC     11.6;   #VCCPDSW_3P3
			IP_PCH::VCC_PFUSE1P8_VLC     11.2;   #VCCPFUSE_1P8
			IP_PCH::VCC_PFUSE3P3_VLC     11.5;   #VCCPFUSE_3P3
			IP_PCH::VCC_PGPPR_VLC     11.4;   #VCCPGPPR
			IP_PCH::VCC_PRIM3P3_VLC     11.14;   #VCCPRIM_3p3
			IP_PCH::VCC_PRIMCNVLDO1P05_VLC     11.1;   #VCCPRIM_CNVLDO_1P05
			IP_PCH::VCC_PRIMFUSE1P05_VLC     11.0;   #VCCPRIM_FUSE_1P05
			IP_PCH::VCC_RTCEXT_VLC [U] 00.000;   #VCCRTCEXT - undefined based on PCH feedback
			IP_PCH::VCCST_OUT_VLC [U] 00.000;   
			IP_PCH::VCCSTG_OUT_VLC [U] 00.000;   
		}		
	}	
}