//! Automatically rewritten from C to Rust
//! Source: arch/x86/mm/amdtopology.c
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0
//
// AMD NUMA support.
// Discover the memory map and associated nodes.
//
// This version reads it directly from the AMD northbridge.
//
// Copyright 2002,2003 Andi Kleen, SuSE Labs.
//

    static unsigned char __initdata nodeids[8];
#[no_mangle]
unsafe extern "C" fn find_northbridge() -> __init int {
    static __init int find_northbridge(void)
    {
    int num;
    for (num = 0; num < 32; num++) {
    u32 header;
    header = read_pci_config(0, num, 0, 0x00);
    if (header != (PCI_VENDOR_ID_AMD | (0x1100<<16)) &&
    header != (PCI_VENDOR_ID_AMD | (0x1200<<16)) &&
    header != (PCI_VENDOR_ID_AMD | (0x1300<<16)))
    continue;
    header = read_pci_config(0, num, 1, 0x00);
    if (header != (PCI_VENDOR_ID_AMD | (0x1101<<16)) &&
    header != (PCI_VENDOR_ID_AMD | (0x1201<<16)) &&
    header != (PCI_VENDOR_ID_AMD | (0x1301<<16)))
    continue;
    return num;
    }
    return -ENOENT;
    }
#[no_mangle]
pub unsafe extern "C" fn amd_numa_init() -> int __init {
    int __init amd_numa_init(void)
    {
    unsigned int numnodes, cores, apicid;
    u64 prevbase, start = PFN_PHYS(0);
    let mut end: u64 = PFN_PHYS(max_pfn);
    u32 nodeid, reg;
    int i, j, nb;
    if (!early_pci_allowed())
    return -EINVAL;
    nb = find_northbridge();
    if (nb < 0)
    return nb;
    pr_info("Scanning NUMA topology in Northbridge %d\n", nb);
    reg = read_pci_config(0, nb, 0, 0x60);
    numnodes = ((reg >> 4) & 0xF) + 1;
    if (numnodes <= 1)
    return -ENOENT;
    pr_info("Number of physical nodes %d\n", numnodes);
    prevbase = 0;
    for (i = 0; i < 8; i++) {
    u64 base, limit;
    base = read_pci_config(0, nb, 1, 0x40 + i*8);
    limit = read_pci_config(0, nb, 1, 0x44 + i*8);
    nodeids[i] = nodeid = limit & 7;
    if ((base & 3) == 0) {
    if (i < numnodes)
    pr_info("Skipping disabled node %d\n", i);
    continue;
    }
    if (nodeid >= numnodes) {
    pr_info("Ignoring excess node %d (%Lx:%Lx)\n", nodeid,
    base, limit);
    continue;
    }
    if (!limit) {
    pr_info("Skipping node entry %d (base %Lx)\n",
    i, base);
    continue;
    }
    if ((base >> 8) & 3 || (limit >> 8) & 3) {
    pr_err("Node %d using interleaving mode %Lx/%Lx\n",
    nodeid, (base >> 8) & 3, (limit >> 8) & 3);
    return -EINVAL;
    }
    if (node_isset(nodeid, numa_nodes_parsed)) {
    pr_info("Node %d already present, skipping\n",
    nodeid);
    continue;
    }
    limit >>= 16;
    limit++;
    limit <<= 24;
    if (limit > end)
    limit = end;
    if (limit <= base)
    continue;
    base >>= 16;
    base <<= 24;
    if (base < start)
    base = start;
    if (limit > end)
    limit = end;
    if (limit == base) {
    pr_err("Empty node %d\n", nodeid);
    continue;
    }
    if (limit < base) {
    pr_err("Node %d bogus settings %Lx-%Lx.\n",
    nodeid, base, limit);
    continue;
    }
// Could sort here, but pun for now. Should not happen anyroads.
    if (prevbase > base) {
    pr_err("Node map not sorted %Lx,%Lx\n",
    prevbase, base);
    return -EINVAL;
    }
    pr_info("Node %d MemBase %016Lx Limit %016Lx\n",
    nodeid, base, limit);
    prevbase = base;
    numa_add_memblk(nodeid, base, limit);
    }
    if (nodes_empty(numa_nodes_parsed))
    return -ENOENT;
//
// We seem to have valid NUMA configuration. Map apicids to nodes
// using the size of the core domain in the APIC space.
//
    cores = topology_get_domain_size(TOPO_CORE_DOMAIN);
    apicid = boot_cpu_physical_apicid;
    if (apicid > 0)
    pr_info("BSP APIC ID: %02x\n", apicid);
    for_each_node_mask(i, numa_nodes_parsed) {
    for (j = 0; j < cores; j++, apicid++)
    set_apicid_to_node(apicid, i);
    }
    return 0;
    }
