// Seed: 1419359356
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_11(
      .id_0(id_1), .id_1(1), .id_2(id_9), .id_3(1), .id_4(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_23;
  assign id_23 = id_4++;
  module_0(
      id_1, id_23, id_23, id_13, id_4, id_1, id_1, id_18, id_19, id_9
  );
  wire id_24 = id_1;
  assign id_24 = id_17;
  wire id_25;
  wire id_26;
  logic [7:0] id_27;
  id_28(
      .id_0(id_24),
      .id_1(id_13 - 1),
      .id_2(id_5),
      .id_3(1'h0),
      .id_4((1)),
      .id_5(id_12),
      .id_6(1'b0),
      .id_7(id_6),
      .id_8(id_24),
      .id_9(1),
      .id_10(1)
  );
  assign id_27[1] = 1;
  wire id_29;
endmodule
