0.7
2020.2
Apr 18 2022
15:53:03
/home/lpt-10xe/10xTraining/TCP/dut/I2S_IP/I2S_IP.gen/sources_1/ip/i2s_transmitter_0/sim/i2s_transmitter_0.sv,1734346588,systemVerilog,/home/lpt-10xe/10xTraining/TCP/tb/UVC_AXI4_LITE/i2s_tx_10xe_axi4_lite_intf.sv;/home/lpt-10xe/10xTraining/TCP/tb/UVC_AXI_STREAM/i2s_tx_10xe_axi_stream_intf.sv;/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_dut_intf.sv;/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_tb_top.sv,/home/lpt-10xe/10xTraining/TCP/tb/UVC_AXI4_LITE/i2s_tx_10xe_axi4_lite_intf.sv,,$unit_i2s_transmitter_0_sv_4009888132;i2s_transmitter_0,,i2s_transmitter_v1_0_5;uvm,/home/lpt-10xe/Vivado/Vivado/2022.1/data/xilinx_vip/include,,,,,
/home/lpt-10xe/10xTraining/TCP/dut/I2S_IP/I2S_IP.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,i2s_transmitter_v1_0_5;uvm,,,,,,
/home/lpt-10xe/10xTraining/TCP/tb/UVC_AXI4_LITE/i2s_tx_10xe_axi4_lite_intf.sv,1734519553,systemVerilog,,/home/lpt-10xe/10xTraining/TCP/tb/UVC_AXI_STREAM/i2s_tx_10xe_axi_stream_intf.sv,,i2s_tx_10xe_axi4_lite_intf,,i2s_transmitter_v1_0_5;uvm,/home/lpt-10xe/Vivado/Vivado/2022.1/data/xilinx_vip/include,,,,,
/home/lpt-10xe/10xTraining/TCP/tb/UVC_AXI_STREAM/i2s_tx_10xe_axi_stream_intf.sv,1734519586,systemVerilog,,/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_dut_intf.sv,,i2s_tx_10xe_axi_stream_intf,,i2s_transmitter_v1_0_5;uvm,/home/lpt-10xe/Vivado/Vivado/2022.1/data/xilinx_vip/include,,,,,
/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_dut_intf.sv,1734519572,systemVerilog,,/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_tb_top.sv,,i2s_tx_10xe_dut_intf,,i2s_transmitter_v1_0_5;uvm,/home/lpt-10xe/Vivado/Vivado/2022.1/data/xilinx_vip/include,,,,,
/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_tb_top.sv,1734509837,systemVerilog,,,/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_axi_stream_intf.sv;/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_axi4_lite_intf.sv;/home/lpt-10xe/10xTraining/TCP/tb/i2s_tx_10xe_dut_intf.sv;/home/lpt-10xe/Vivado/Vivado/2022.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,i2s_tx_10xe_tb_top,,i2s_transmitter_v1_0_5;uvm,/home/lpt-10xe/Vivado/Vivado/2022.1/data/xilinx_vip/include,,,,,
/home/lpt-10xe/Vivado/Vivado/2022.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1650319332,verilog,,,,,,,,,,,,
