

================================================================
== Vitis HLS Report for 'Cipher'
================================================================
* Date:           Mon Mar  3 00:05:50 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      761|      761|  7.610 us|  7.610 us|  761|  761|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_424_1  |      684|      684|        76|          -|          -|     9|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 34 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 16 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%round = alloca i32 1" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 36 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%storemerge = alloca i32 1"   --->   Operation 37 'alloca' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%storemerge1 = alloca i32 1"   --->   Operation 38 'alloca' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%RoundKey_val_read = read i1536 @_ssdm_op_Read.ap_auto.i1536, i1536 %RoundKey_val" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 39 'read' 'RoundKey_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 40 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln415 = store i4 1, i4 %round" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 41 'store' 'store_ln415' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 42 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 45 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 5" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 46 'getelementptr' 'buf_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (2.32ns)   --->   "%temp = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 47 'load' 'temp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 48 [2/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 48 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 9" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 49 'getelementptr' 'buf_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 13" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 50 'getelementptr' 'buf_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (2.32ns)   --->   "%temp = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 51 'load' 'temp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 52 [1/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 52 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 53 [2/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 53 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 54 [2/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 54 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 2" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 55 'getelementptr' 'buf_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 10" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 56 'getelementptr' 'buf_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 57 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 58 [1/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 58 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 59 [2/2] (2.32ns)   --->   "%temp_1 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 59 'load' 'temp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 60 [2/2] (2.32ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 60 'load' 'buf_r_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 61 'getelementptr' 'buf_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 14" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 62 'getelementptr' 'buf_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/2] (2.32ns)   --->   "%temp_1 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 63 'load' 'temp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 64 [1/2] (2.32ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 64 'load' 'buf_r_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 65 [2/2] (2.32ns)   --->   "%temp_2 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 65 'load' 'temp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 66 [2/2] (2.32ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 66 'load' 'buf_r_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 3" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 67 'getelementptr' 'buf_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 15" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 68 'getelementptr' 'buf_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/2] (2.32ns)   --->   "%temp_2 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 69 'load' 'temp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 70 [1/2] (2.32ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 70 'load' 'buf_r_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 71 [2/2] (2.32ns)   --->   "%temp_3 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 71 'load' 'temp_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 72 [2/2] (2.32ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 72 'load' 'buf_r_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 11" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 73 'getelementptr' 'buf_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 7" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 74 'getelementptr' 'buf_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/2] (2.32ns)   --->   "%temp_3 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 75 'load' 'temp_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 76 [1/2] (2.32ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 76 'load' 'buf_r_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 77 [2/2] (2.32ns)   --->   "%buf_r_load_9 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 77 'load' 'buf_r_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 78 [2/2] (2.32ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 78 'load' 'buf_r_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln287 = store i8 %temp_3, i8 %storemerge" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 79 'store' 'store_ln287' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln272 = store i8 %buf_r_load, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 80 'store' 'store_ln272' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln273 = store i8 %buf_r_load_1, i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 81 'store' 'store_ln273' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 82 [1/2] (2.32ns)   --->   "%buf_r_load_9 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 82 'load' 'buf_r_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 83 [1/2] (2.32ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 83 'load' 'buf_r_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln290 = store i8 %buf_r_load_10, i8 %storemerge1" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 84 'store' 'store_ln290' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln274 = store i8 %buf_r_load_2, i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 85 'store' 'store_ln274' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln275 = store i8 %temp, i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:275->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 86 'store' 'store_ln275' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln279 = store i8 %buf_r_load_4, i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 87 'store' 'store_ln279' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 88 [1/1] (2.32ns)   --->   "%store_ln280 = store i8 %temp_1, i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:280->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 88 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln283 = store i8 %buf_r_load_6, i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 89 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln284 = store i8 %temp_2, i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:284->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 90 'store' 'store_ln284' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln288 = store i8 %buf_r_load_8, i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 92 'store' 'store_ln288' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %buf_r_load_9, i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 93 'store' 'store_ln289' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln428 = br void %for.inc" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 94 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.32>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%round_1 = load i4 %round" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 95 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%storemerge_load = load i8 %storemerge" [../../tiny-AES-c-mod/aes.c:291->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 96 'load' 'storemerge_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%storemerge1_load = load i8 %storemerge1" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 97 'load' 'storemerge1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln290 = store i8 %storemerge1_load, i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 98 'store' 'store_ln290' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln291 = store i8 %storemerge_load, i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:291->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 99 'store' 'store_ln291' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 100 [1/1] (1.73ns)   --->   "%icmp_ln428 = icmp_eq  i4 %round_1, i4 10" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 100 'icmp' 'icmp_ln428' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln428 = br i1 %icmp_ln428, void %for.inc.split, void %for.inc.i64.preheader" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 101 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln424 = add i4 %round_1, i4 1" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 102 'add' 'add_ln424' <Predicate = (!icmp_ln428)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln415 = store i4 %add_ln424, i4 %round" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 103 'store' 'store_ln415' <Predicate = (!icmp_ln428)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_304_1, i8 %buf_r"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.82>
ST_18 : Operation 105 [1/2] (4.82ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_304_1, i8 %buf_r"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln424 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i4 %round_1, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 106 'call' 'call_ln424' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln424 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i4 %round_1, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 107 'call' 'call_ln424' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23, i8 %buf_r, i8 %sbox"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23, i8 %buf_r, i8 %sbox"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 110 [2/2] (2.32ns)   --->   "%temp_4 = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 110 'load' 'temp_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 111 [2/2] (2.32ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 111 'load' 'buf_r_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 112 [1/2] (2.32ns)   --->   "%temp_4 = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 112 'load' 'temp_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 113 [1/2] (2.32ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 113 'load' 'buf_r_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 114 [2/2] (2.32ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 114 'load' 'buf_r_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 115 [2/2] (2.32ns)   --->   "%buf_r_load_15 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 115 'load' 'buf_r_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 116 [1/2] (2.32ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 116 'load' 'buf_r_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 117 [1/2] (2.32ns)   --->   "%buf_r_load_15 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 117 'load' 'buf_r_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 118 [2/2] (2.32ns)   --->   "%temp_5 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 118 'load' 'temp_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 119 [2/2] (2.32ns)   --->   "%buf_r_load_17 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 119 'load' 'buf_r_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 120 [1/2] (2.32ns)   --->   "%temp_5 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 120 'load' 'temp_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 121 [1/2] (2.32ns)   --->   "%buf_r_load_17 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 121 'load' 'buf_r_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 122 [2/2] (2.32ns)   --->   "%temp_6 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 122 'load' 'temp_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 123 [2/2] (2.32ns)   --->   "%buf_r_load_19 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 123 'load' 'buf_r_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 124 [1/2] (2.32ns)   --->   "%temp_6 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 124 'load' 'temp_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 125 [1/2] (2.32ns)   --->   "%buf_r_load_19 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 125 'load' 'buf_r_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 126 [2/2] (2.32ns)   --->   "%temp_7 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 126 'load' 'temp_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 127 [2/2] (2.32ns)   --->   "%buf_r_load_21 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 127 'load' 'buf_r_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 3.91>
ST_28 : Operation 128 [1/2] (2.32ns)   --->   "%temp_7 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 128 'load' 'temp_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 129 [1/2] (2.32ns)   --->   "%buf_r_load_21 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 129 'load' 'buf_r_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 130 [2/2] (2.32ns)   --->   "%buf_r_load_22 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 130 'load' 'buf_r_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 131 [2/2] (2.32ns)   --->   "%buf_r_load_23 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 131 'load' 'buf_r_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln287 = store i8 %temp_7, i8 %storemerge" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 132 'store' 'store_ln287' <Predicate = true> <Delay = 1.58>

State 29 <SV = 28> <Delay = 3.91>
ST_29 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln272 = store i8 %buf_r_load_13, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 133 'store' 'store_ln272' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln273 = store i8 %buf_r_load_14, i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 134 'store' 'store_ln273' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 135 [1/2] (2.32ns)   --->   "%buf_r_load_22 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 135 'load' 'buf_r_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 136 [1/2] (2.32ns)   --->   "%buf_r_load_23 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 136 'load' 'buf_r_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln290 = store i8 %buf_r_load_23, i8 %storemerge1" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 137 'store' 'store_ln290' <Predicate = true> <Delay = 1.58>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 138 [1/1] (2.32ns)   --->   "%store_ln274 = store i8 %buf_r_load_15, i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 138 'store' 'store_ln274' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln275 = store i8 %temp_4, i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:275->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 139 'store' 'store_ln275' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln279 = store i8 %buf_r_load_17, i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 140 'store' 'store_ln279' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_31 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln280 = store i8 %temp_5, i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:280->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 141 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln283 = store i8 %buf_r_load_19, i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 142 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln284 = store i8 %temp_6, i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:284->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 143 'store' 'store_ln284' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln415 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln415' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln424 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 145 'specloopname' 'specloopname_ln424' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln288 = store i8 %buf_r_load_21, i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 146 'store' 'store_ln288' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %buf_r_load_22, i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 147 'store' 'store_ln289' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln428 = br void %for.inc" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 148 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>

State 34 <SV = 16> <Delay = 0.00>
ST_34 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24, i8 %buf_r, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 149 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 17> <Delay = 0.00>
ST_35 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24, i8 %buf_r, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 150 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln436 = ret" [../../tiny-AES-c-mod/aes.c:436]   --->   Operation 151 'ret' 'ret_ln436' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 4 bit ('round', ../../tiny-AES-c-mod/aes.c:415) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln415', ../../tiny-AES-c-mod/aes.c:415) of constant 1 on local variable 'round', ../../tiny-AES-c-mod/aes.c:415 [47]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('buf_r_addr', ../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427) [8]  (0.000 ns)
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [23]  (2.322 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [23]  (2.322 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_1', ../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [26]  (2.322 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [31]  (2.322 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [35]  (2.322 ns)

 <State 10>: 3.910ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [39]  (2.322 ns)
	'store' operation 0 bit ('store_ln287', ../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427) of variable 'temp', ../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427 on local variable 'storemerge' [46]  (1.588 ns)

 <State 11>: 3.910ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_10', ../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [44]  (2.322 ns)
	'store' operation 0 bit ('store_ln290', ../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_10', ../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427 on local variable 'storemerge1' [45]  (1.588 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln274', ../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_2', ../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427 on array 'buf_r' [29]  (2.322 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln279', ../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_4', ../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427 on array 'buf_r' [33]  (2.322 ns)

 <State 14>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln283', ../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_6', ../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427 on array 'buf_r' [37]  (2.322 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln288', ../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_8', ../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427 on array 'buf_r' [41]  (2.322 ns)

 <State 16>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('round', ../../tiny-AES-c-mod/aes.c:424) on local variable 'round', ../../tiny-AES-c-mod/aes.c:415 [50]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln428', ../../tiny-AES-c-mod/aes.c:428) [55]  (1.735 ns)
	'store' operation 0 bit ('store_ln415', ../../tiny-AES-c-mod/aes.c:415) of variable 'add_ln424', ../../tiny-AES-c-mod/aes.c:424 on local variable 'round', ../../tiny-AES-c-mod/aes.c:415 [88]  (1.588 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 4.826ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'Cipher_Pipeline_VITIS_LOOP_304_1' [60]  (4.826 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [64]  (2.322 ns)

 <State 24>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [64]  (2.322 ns)

 <State 25>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_14', ../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [67]  (2.322 ns)

 <State 26>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [72]  (2.322 ns)

 <State 27>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [76]  (2.322 ns)

 <State 28>: 3.910ns
The critical path consists of the following:
	'load' operation 8 bit ('temp', ../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [80]  (2.322 ns)
	'store' operation 0 bit ('store_ln287', ../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427) of variable 'temp', ../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427 on local variable 'storemerge' [87]  (1.588 ns)

 <State 29>: 3.910ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load_23', ../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427) on array 'buf_r' [85]  (2.322 ns)
	'store' operation 0 bit ('store_ln290', ../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_23', ../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427 on local variable 'storemerge1' [86]  (1.588 ns)

 <State 30>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln274', ../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_15', ../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427 on array 'buf_r' [70]  (2.322 ns)

 <State 31>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln279', ../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_17', ../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427 on array 'buf_r' [74]  (2.322 ns)

 <State 32>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln283', ../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_19', ../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427 on array 'buf_r' [78]  (2.322 ns)

 <State 33>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln288', ../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427) of variable 'buf_r_load_21', ../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427 on array 'buf_r' [82]  (2.322 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
