{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696852642152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696852642154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 13:57:22 2023 " "Processing started: Mon Oct  9 13:57:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696852642154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852642154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello-adc -c hello-adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello-adc -c hello-adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852642154 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "qsys/synthesis/hello_adc.qip " "Tcl Script File qsys/synthesis/hello_adc.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE qsys/synthesis/hello_adc.qip " "set_global_assignment -name QIP_FILE qsys/synthesis/hello_adc.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1696852642791 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1696852642791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696852643243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696852643243 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hello_adc.qsys " "Elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852656932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:43 Progress: Loading hello-adc5/hello_adc.qsys " "2023.10.09.13:57:43 Progress: Loading hello-adc5/hello_adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852663975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:45 Progress: Reading input file " "2023.10.09.13:57:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852665241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:45 Progress: Adding adc_control_core \[altera_modular_adc 20.1\] " "2023.10.09.13:57:45 Progress: Adding adc_control_core \[altera_modular_adc 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852665322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_control_core: Used altera_modular_adc 21.1 (instead of 20.1) " "Adc_control_core: Used altera_modular_adc 21.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852665901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:45 Progress: Parameterizing module adc_control_core " "2023.10.09.13:57:45 Progress: Parameterizing module adc_control_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852665902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:45 Progress: Adding altpll \[altpll 20.1\] " "2023.10.09.13:57:45 Progress: Adding altpll \[altpll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852665909 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll: Used altpll 21.1 (instead of 20.1) " "Altpll: Used altpll 21.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:47 Progress: Parameterizing module altpll " "2023.10.09.13:57:47 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:47 Progress: Adding clk_50 \[clock_source 20.1\] " "2023.10.09.13:57:47 Progress: Adding clk_50 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667078 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 21.1 (instead of 20.1) " "Clk_50: Used clock_source 21.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:47 Progress: Parameterizing module clk_50 " "2023.10.09.13:57:47 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:47 Progress: Adding clock_bridge \[altera_clock_bridge 20.1\] " "2023.10.09.13:57:47 Progress: Adding clock_bridge \[altera_clock_bridge 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667232 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge: Used altera_clock_bridge 21.1 (instead of 20.1) " "Clock_bridge: Used altera_clock_bridge 21.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:47 Progress: Parameterizing module clock_bridge " "2023.10.09.13:57:47 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:47 Progress: Building connections " "2023.10.09.13:57:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:47 Progress: Parameterizing connections " "2023.10.09.13:57:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:47 Progress: Validating " "2023.10.09.13:57:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852667330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.09.13:57:48 Progress: Done reading input file " "2023.10.09.13:57:48 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852668943 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit. " "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852670803 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master " "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852670804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH " "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852673354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\" " "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852678903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"hello_adc\" instantiated altpll \"altpll\" " "Altpll: \"hello_adc\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852681637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852681686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852681763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files " "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852681828 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hello_adc.qsys " "Finished elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852682795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_to_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_to_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_to_8bits-A " "Found design unit 1: ADC_to_8bits-A" {  } { { "ADC_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/ADC_to_8bits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_to_8bits " "Found entity 1: ADC_to_8bits" {  } { { "ADC_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/ADC_to_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_sample_to_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_sample_to_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sample_to_out-A " "Found design unit 1: adc_sample_to_out-A" {  } { { "adc_sample_to_out.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_sample_to_out.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684568 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sample_to_out " "Found entity 1: adc_sample_to_out" {  } { { "adc_sample_to_out.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_sample_to_out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hello-adc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hello-adc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello-adc " "Found entity 1: hello-adc" {  } { { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/hello_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684598 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696852684607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hello_adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684681 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684681 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684681 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852684681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852684681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello-adc " "Elaborating entity \"hello-adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696852685167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_to_8bits ADC_to_8bits:inst " "Elaborating entity \"ADC_to_8bits\" for hierarchy \"ADC_to_8bits:inst\"" {  } { { "output_files/hello-adc.bdf" "inst" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_channel adc_to_8bits.vhd(68) " "Verilog HDL or VHDL warning at adc_to_8bits.vhd(68): object \"cur_channel\" assigned a value but never read" {  } { { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696852685190 "|hello-adc|ADC_to_8bits:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sample_to_out ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv " "Elaborating entity \"adc_sample_to_out\" for hierarchy \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\"" {  } { { "adc_to_8bits.vhd" "adc_sample_to_out_conv" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc ADC_to_8bits:inst\|hello_adc:qsys_u0 " "Elaborating entity \"hello_adc\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\"" {  } { { "adc_to_8bits.vhd" "qsys_u0" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_adc_control_core ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core " "Elaborating entity \"hello_adc_adc_control_core\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\"" {  } { { "db/ip/hello_adc/hello_adc.v" "adc_control_core" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "control_internal" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696852685244 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685294 ""}  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696852685294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852685828 ""}  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696852685828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852685929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852685929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852685968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852685968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852685969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852686002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852686002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852686088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852686088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852686178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852686178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852686262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852686262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll " "Elaborating entity \"hello_adc_altpll\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\"" {  } { { "db/ip/hello_adc/hello_adc.v" "altpll" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_stdsync_sv6 ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"hello_adc_altpll_stdsync_sv6\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "stdsync2" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_dffpipe_l2c ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"hello_adc_altpll_dffpipe_l2c\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "dffpipe3" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_altpll_5b92 ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1 " "Elaborating entity \"hello_adc_altpll_altpll_5b92\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "sd1" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADC_to_8bits:inst\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hello_adc/hello_adc.v" "rst_controller" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC_to_8bits:inst\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC_to_8bits:inst\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852686374 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852686678 "|hello-adc|ADC_to_8bits:inst|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1696852686678 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1696852686678 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852687098 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|Div0\"" {  } { { "adc_sample_to_out.vhd" "Div0" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_sample_to_out.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852687098 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696852687098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852687278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0 " "Instantiated megafunction \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852687278 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696852687278 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852687395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852687471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852687587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/add_sub_frg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852687713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852687713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852687769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852687792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852687962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852687962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|altshift:external_latency_ffs ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852688044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_divide:Div0\"" {  } { { "adc_sample_to_out.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_sample_to_out.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852688183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_divide:Div0 " "Instantiated megafunction \"ADC_to_8bits:inst\|adc_sample_to_out:adc_sample_to_out_conv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852688183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852688183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852688183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696852688183 ""}  } { { "adc_sample_to_out.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_sample_to_out.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696852688183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cvl " "Found entity 1: lpm_divide_cvl" {  } { { "db/lpm_divide_cvl.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/lpm_divide_cvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852688288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852688288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/sign_div_unsign_enh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852688333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852688333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6le " "Found entity 1: alt_u_div_6le" {  } { { "db/alt_u_div_6le.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/alt_u_div_6le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852688512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852688512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852688678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852688678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696852688802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852688802 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1696852689602 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1696852689602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696852689871 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696852690533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top_level 36 " "Ignored 36 assignments for entity \"top_level\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR0 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR0 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR1 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR1 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR2 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR2 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR3 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR3 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR4 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR4 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR5 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR5 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR6 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR6 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR7 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR7 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR8 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR8 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR9 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR9 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top_level -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852690654 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1696852690654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.map.smsg " "Generated suppressed messages file C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852690752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696852691214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696852691214 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 96 144 312 112 "ADC_CLK_10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696852692051 "|hello-adc|ADC_CLK_10"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696852692051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "528 " "Implemented 528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696852692051 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696852692051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "516 " "Implemented 516 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696852692051 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1696852692051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696852692051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696852692133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 13:58:12 2023 " "Processing ended: Mon Oct  9 13:58:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696852692133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696852692133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696852692133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696852692133 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "qsys/synthesis/hello_adc.qip " "Tcl Script File qsys/synthesis/hello_adc.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE qsys/synthesis/hello_adc.qip " "set_global_assignment -name QIP_FILE qsys/synthesis/hello_adc.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1696852696443 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1696852696443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696852696479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696852696483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 13:58:14 2023 " "Processing started: Mon Oct  9 13:58:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696852696483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696852696483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello-adc -c hello-adc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hello-adc -c hello-adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696852696483 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696852698242 ""}
{ "Info" "0" "" "Project  = hello-adc" {  } {  } 0 0 "Project  = hello-adc" 0 0 "Fitter" 0 0 1696852698243 ""}
{ "Info" "0" "" "Revision = hello-adc" {  } {  } 0 0 "Revision = hello-adc" 0 0 "Fitter" 0 0 1696852698244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696852698437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696852698439 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello-adc 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"hello-adc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696852698469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696852698547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696852698547 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1696852700498 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1696852700498 ""}  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1696852700498 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696852700891 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696852700911 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696852701424 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696852701424 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701431 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696852701431 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696852701432 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696852701432 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696852701432 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696852701432 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696852701434 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696852701434 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696852701442 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696852702941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696852702941 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1696852702941 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10LiteClockAssignments.sdc " "Reading SDC File: 'DE10LiteClockAssignments.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696852702943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10LiteClockAssignments.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10LiteClockAssignments.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1696852702946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10LiteClockAssignments.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10LiteClockAssignments.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696852702946 ""}  } { { "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1696852702946 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696852702947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{inst\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696852702947 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1696852702947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1696852702948 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696852702949 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696852702966 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696852702976 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1696852702976 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1696852702980 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696852702981 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696852702981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696852702981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696852702981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " " 100.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696852702981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " "  20.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696852702981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696852702981 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696852702981 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696852703033 ""}  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696852703033 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696852703594 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696852703595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696852703595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696852703596 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696852703597 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696852703598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696852703598 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696852703598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696852703599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696852703599 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696852703599 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|pll7 compensate_clock 0 " "PLL \"ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 151 -1 0 } } { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 295 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/db/ip/hello_adc/hello_adc.v" 71 0 0 } } { "adc_to_8bits.vhd" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/adc_to_8bits.vhd" 143 0 0 } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 72 328 536 248 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1696852703656 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696852703706 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696852703706 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR8 " "Node \"LEDR8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696852703706 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR9 " "Node \"LEDR9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696852703706 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1696852703706 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696852703706 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1696852703731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696852706087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696852706278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696852706315 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696852706909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696852706909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696852707572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696852709284 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696852709284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696852709479 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1696852709479 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696852709479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696852709483 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696852709754 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696852709767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696852710283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696852710284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696852711468 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696852712690 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696852713353 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 96 144 312 112 "ADC_CLK_10" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696852713596 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "output_files/hello-adc.bdf" "" { Schematic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.bdf" { { 112 128 312 128 "MAX10_CLK1_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696852713596 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1696852713596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.fit.smsg " "Generated suppressed messages file C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/output_files/hello-adc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696852713755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5654 " "Peak virtual memory: 5654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696852714930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 13:58:34 2023 " "Processing ended: Mon Oct  9 13:58:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696852714930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696852714930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696852714930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696852714930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696852717653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696852717655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 13:58:37 2023 " "Processing started: Mon Oct  9 13:58:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696852717655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696852717655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hello-adc -c hello-adc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hello-adc -c hello-adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696852717656 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "qsys/synthesis/hello_adc.qip " "Tcl Script File qsys/synthesis/hello_adc.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE qsys/synthesis/hello_adc.qip " "set_global_assignment -name QIP_FILE qsys/synthesis/hello_adc.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1696852718521 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1696852718521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696852718805 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1696852721225 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696852721389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696852722840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 13:58:42 2023 " "Processing ended: Mon Oct  9 13:58:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696852722840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696852722840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696852722840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696852722840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696852723530 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "qsys/synthesis/hello_adc.qip " "Tcl Script File qsys/synthesis/hello_adc.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE qsys/synthesis/hello_adc.qip " "set_global_assignment -name QIP_FILE qsys/synthesis/hello_adc.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1696852725695 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1696852725695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696852725739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696852725741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 13:58:44 2023 " "Processing started: Mon Oct  9 13:58:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696852725741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696852725741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello-adc -c hello-adc " "Command: quartus_sta hello-adc -c hello-adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696852725741 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696852726553 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top_level 36 " "Ignored 36 assignments for entity \"top_level\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR0 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR0 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR1 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR1 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR2 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR2 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR3 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR3 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR4 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR4 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR5 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR5 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR6 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR6 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR7 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR7 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR8 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR8 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR9 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR9 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity top_level " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity top_level was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top_level -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_level -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_level -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1696852726658 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1696852726658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696852727003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696852727003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852727083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852727083 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696852727697 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696852727697 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1696852727697 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10LiteClockAssignments.sdc " "Reading SDC File: 'DE10LiteClockAssignments.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696852727701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10LiteClockAssignments.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10LiteClockAssignments.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1696852727706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10LiteClockAssignments.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10LiteClockAssignments.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1696852727707 ""}  } { { "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" "" { Text "C:/Users/fderrazz/Desktop/Old_archive/Nouveau dossier/hello-adc5/DE10LiteClockAssignments.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1696852727707 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696852727708 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{inst\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696852727708 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696852727708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1696852727708 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696852727719 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/fderrazz/desktop/old_archive/nouveau dossier/hello-adc5/db/ip/hello_adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696852727764 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696852727798 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696852727798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696852727811 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696852727813 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696852727860 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1696852727879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.934 " "Worst-case setup slack is 15.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.934               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   15.934               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852727895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.423 " "Worst-case hold slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.423               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852727908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.688 " "Worst-case recovery slack is 17.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.688               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   17.688               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852727921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.574 " "Worst-case removal slack is 1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    1.574               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852727935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.738 " "Worst-case minimum pulse width slack is 9.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.738               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.820               0.000 MAX10_CLK1_50  " "    9.820               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.575               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852727949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852727949 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.363 ns " "Worst Case Available Settling Time: 36.363 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852727972 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696852727972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696852727989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696852728030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696852728944 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696852729120 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696852729120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696852729121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.256 " "Worst-case setup slack is 16.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.256               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   16.256               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.342               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.795 " "Worst-case recovery slack is 17.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.795               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   17.795               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.384 " "Worst-case removal slack is 1.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    1.384               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.716 " "Worst-case minimum pulse width slack is 9.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.716               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.716               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 MAX10_CLK1_50  " "    9.830               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.631               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729195 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.620 ns " "Worst Case Available Settling Time: 36.620 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729207 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696852729207 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696852729221 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC_to_8bits:inst\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696852729468 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696852729468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696852729468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.225 " "Worst-case setup slack is 18.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.225               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.225               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.211               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.930 " "Worst-case recovery slack is 18.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.930               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.930               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.694 " "Worst-case removal slack is 0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.694               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.530 " "Worst-case minimum pulse width slack is 9.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 MAX10_CLK1_50  " "    9.530               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.804               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.804               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.903               0.000 inst\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696852729553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696852729553 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.498 ns " "Worst Case Available Settling Time: 38.498 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696852729574 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696852729574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696852731025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696852731030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696852731215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 13:58:51 2023 " "Processing ended: Mon Oct  9 13:58:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696852731215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696852731215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696852731215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696852731215 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696852732212 ""}
