ğŸ§  Virtual Memory Simulator (C++)
Simulates how modern operating systems manage virtual memory using paging, TLBs, and different page table strategies â€” including single-level and multi-level implementations.

ğŸ“ Directory Structure
makefile
Copy
Edit
.
â”œâ”€â”€ include/               # All header files
â”‚   â”œâ”€â”€ config.h
â”‚   â”œâ”€â”€ memory_manager.h
â”‚   â”œâ”€â”€ task.h
â”‚   â”œâ”€â”€ taskmulti.h
â”‚   â”œâ”€â”€ tlb.h
â”œâ”€â”€ src/                   # All source files
â”‚   â”œâ”€â”€ memory_manager.cpp
â”‚   â”œâ”€â”€ task.cpp
â”‚   â”œâ”€â”€ taskmulti.cpp
â”‚   â”œâ”€â”€ io.cpp             # Single-level trace reader
â”‚   â”œâ”€â”€ iomulti.cpp        # Multi-level trace reader
â”‚   â”œâ”€â”€ test.cpp           # Trace generator
â”‚   â”œâ”€â”€ tlb.cpp
â”œâ”€â”€ bin/                   # Compiled executables (output)
â”œâ”€â”€ makefile               # Build system
â””â”€â”€ README.md              # This file
ğŸ’¡ Overview
This simulator provides insight into:

âœ… Virtual to physical address translation

âœ… TLB caching with LRU replacement

âœ… Single-Level Page Tables

âœ… Two-Level Page Tables (hierarchical)

âœ… FIFO page replacement (via global memory manager)

âœ… Per-task memory stats and TLB behavior

ğŸ§± Components
ğŸ”¹ MemoryManager (Singleton)
Manages a pool of physical pages

Supports FIFO replacement

Tracks free and allocated pages

ğŸ”¹ TLB
Simulates a Translation Lookaside Buffer

LRU cache with 64 entries

Lookup, insert, invalidate, and usage statistics

ğŸ”¹ task
Per-task memory simulation with single-level page table

Tracks hits/misses and uses TLB

ğŸ”¹ taskmulti
Per-task memory simulation with two-level page table

Maps logical address â†’ directory index â†’ table index â†’ physical page

Uses TLB and memory manager

ğŸ§ª Trace File Format
Each line in the trace:

php-template
Copy
Edit
T<task_id>: 0x<virtual_address>: <size>KB
Example:

makefile
Copy
Edit
T1: 0x00423000: 8KB
T2: 0x00A31000: 4KB
âš™ï¸ Build Instructions
ğŸ”§ Prerequisites
g++ with C++11 support

make

Windows (MSYS) or Linux

ğŸ—ï¸ Build Commands
From the root of the project:

bash
Copy
Edit
# Build multi-level simulator (default)
make

# Build single-level simulator
make single

# Generate trace file (trace.txt)
make trace

# Clean build artifacts
make clean
Executables are generated in the bin/ folder:

bin/multilevel_pagetable

bin/single_pagetable

bin/test

â–¶ï¸ Running the Simulation
ğŸ”¹ Step 1: Generate Trace File
bash
Copy
Edit
make trace               # Default: 1M lines, 10 tasks
./bin/test 10000 5       # Custom: 10K lines, 5 tasks
ğŸ”¹ Step 2: Run Simulators
bash
Copy
Edit
# Multi-level page table
./bin/multilevel_pagetable trace.txt

# Single-level page table
./bin/single_pagetable trace.txt
ğŸ” Internals
ğŸ§  Virtual Address Breakdown (2-Level Page Table)
css
Copy
Edit
[ 10 bits | 10 bits | 12 bits ]
   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
 Page Dir     Page Table   Offset
ğŸ“Š Sample Output
yaml
Copy
Edit
TLB hit for task T1: Logical page 12 -> Physical page 100
Page miss for task T2: Directory 1, Table 45
Allocated physical page number 34
Task T1 - Page Table Hits: 20, Misses: 2
=== TLB Statistics ===
Hits: 15
Misses: 7
Hit Rate: 68.18%
ğŸš§ Limitations
Simulates memory in software â€” not real OS paging

32-bit address space only

Simplified TLB with no context switching

Windows-specific test.cpp threading (WinAPI) â€” porting to Linux requires:

pthread.h

Replace CreateThread, WaitForMultipleObjects, CRITICAL_SECTION

ğŸ‘¨â€ğŸ’» Author
Nitin Kumar
Roll No: 2023AIB1012