{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433373764790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433373764790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 20:22:44 2015 " "Processing started: Wed Jun 03 20:22:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433373764790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433373764790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433373764791 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433373765190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadores.v 3 3 " "Found 3 design units, including 3 entities, in source file somadores.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador32bits " "Found entity 1: somador32bits" {  } { { "Somadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Somadores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765250 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "Somadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Somadores.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765250 ""} { "Info" "ISGN_ENTITY_NAME" "3 somador5bits " "Found entity 3: somador5bits" {  } { { "Somadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Somadores.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765250 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Multiplexadores.v " "Entity \"mux\" obtained from \"Multiplexadores.v\" instead of from Quartus II megafunction library" {  } { { "Multiplexadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Multiplexadores.v" 16 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1433373765255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores.v 5 5 " "Found 5 design units, including 5 entities, in source file multiplexadores.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4bits " "Found entity 1: mux4bits" {  } { { "Multiplexadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Multiplexadores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765256 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "Multiplexadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Multiplexadores.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765256 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32bits " "Found entity 3: mux32bits" {  } { { "Multiplexadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Multiplexadores.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765256 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux5bits " "Found entity 4: mux5bits" {  } { { "Multiplexadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Multiplexadores.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765256 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux3bits4entradas " "Found entity 5: mux3bits4entradas" {  } { { "Multiplexadores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Multiplexadores.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadeinstrucoes.v 3 3 " "Found 3 design units, including 3 entities, in source file memoriadeinstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDeInstrucoes " "Found entity 1: MemoriaDeInstrucoes" {  } { { "MemoriaDeInstrucoes.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765265 ""} { "Info" "ISGN_ENTITY_NAME" "2 instrucao " "Found entity 2: instrucao" {  } { { "MemoriaDeInstrucoes.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeInstrucoes.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765265 ""} { "Info" "ISGN_ENTITY_NAME" "3 countPC " "Found entity 3: countPC" {  } { { "MemoriaDeInstrucoes.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeInstrucoes.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadedados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadedados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDeDados " "Found entity 1: MemoriaDeDados" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor16para32 " "Found entity 1: extensor16para32" {  } { { "Extensor.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoderegistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancodeRegistradores " "Found entity 1: BancodeRegistradores" {  } { { "BancodeRegistradores.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/BancodeRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765296 ""} { "Info" "ISGN_ENTITY_NAME" "2 slt " "Found entity 2: slt" {  } { { "ALU.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/ALU.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765296 ""} { "Info" "ISGN_ENTITY_NAME" "3 d_overflow " "Found entity 3: d_overflow" {  } { { "ALU.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/ALU.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433373765296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433373765296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout MemoriaDeInstrucoes.v(10) " "Verilog HDL Implicit Net warning at MemoriaDeInstrucoes.v(10): created implicit net for \"cout\"" {  } { { "MemoriaDeInstrucoes.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeInstrucoes.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433373765296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433373765335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDeInstrucoes MemoriaDeInstrucoes:a " "Elaborating entity \"MemoriaDeInstrucoes\" for hierarchy \"MemoriaDeInstrucoes:a\"" {  } { { "MIPS.v" "a" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countPC MemoriaDeInstrucoes:a\|countPC:oi " "Elaborating entity \"countPC\" for hierarchy \"MemoriaDeInstrucoes:a\|countPC:oi\"" {  } { { "MemoriaDeInstrucoes.v" "oi" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeInstrucoes.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador5bits MemoriaDeInstrucoes:a\|somador5bits:p " "Elaborating entity \"somador5bits\" for hierarchy \"MemoriaDeInstrucoes:a\|somador5bits:p\"" {  } { { "MemoriaDeInstrucoes.v" "p" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeInstrucoes.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder MemoriaDeInstrucoes:a\|somador5bits:p\|full_adder:add\[0\].p " "Elaborating entity \"full_adder\" for hierarchy \"MemoriaDeInstrucoes:a\|somador5bits:p\|full_adder:add\[0\].p\"" {  } { { "Somadores.v" "add\[0\].p" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Somadores.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucao MemoriaDeInstrucoes:a\|instrucao:memi " "Elaborating entity \"instrucao\" for hierarchy \"MemoriaDeInstrucoes:a\|instrucao:memi\"" {  } { { "MemoriaDeInstrucoes.v" "memi" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeInstrucoes.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:p " "Elaborating entity \"Control\" for hierarchy \"Control:p\"" {  } { { "MIPS.v" "p" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:pi " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:pi\"" {  } { { "MIPS.v" "pi" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bits mux5bits:b " "Elaborating entity \"mux5bits\" for hierarchy \"mux5bits:b\"" {  } { { "MIPS.v" "b" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux5bits:b\|mux:instanc\[0\].m " "Elaborating entity \"mux\" for hierarchy \"mux5bits:b\|mux:instanc\[0\].m\"" {  } { { "Multiplexadores.v" "instanc\[0\].m" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/Multiplexadores.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancodeRegistradores BancodeRegistradores:c " "Elaborating entity \"BancodeRegistradores\" for hierarchy \"BancodeRegistradores:c\"" {  } { { "MIPS.v" "c" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor16para32 extensor16para32:d " "Elaborating entity \"extensor16para32\" for hierarchy \"extensor16para32:d\"" {  } { { "MIPS.v" "d" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bits mux32bits:e " "Elaborating entity \"mux32bits\" for hierarchy \"mux32bits:e\"" {  } { { "MIPS.v" "e" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:f " "Elaborating entity \"ALU\" for hierarchy \"ALU:f\"" {  } { { "MIPS.v" "f" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador32bits ALU:f\|somador32bits:somaOuSub " "Elaborating entity \"somador32bits\" for hierarchy \"ALU:f\|somador32bits:somaOuSub\"" {  } { { "ALU.v" "somaOuSub" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt ALU:f\|slt:comparar " "Elaborating entity \"slt\" for hierarchy \"ALU:f\|slt:comparar\"" {  } { { "ALU.v" "comparar" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/ALU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_overflow ALU:f\|d_overflow:dt " "Elaborating entity \"d_overflow\" for hierarchy \"ALU:f\|d_overflow:dt\"" {  } { { "ALU.v" "dt" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bits4entradas ALU:f\|mux3bits4entradas:p " "Elaborating entity \"mux3bits4entradas\" for hierarchy \"ALU:f\|mux3bits4entradas:p\"" {  } { { "ALU.v" "p" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/ALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDeDados MemoriaDeDados:g " "Elaborating entity \"MemoriaDeDados\" for hierarchy \"MemoriaDeDados:g\"" {  } { { "MIPS.v" "g" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433373765704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MemoriaDeDados.v(19) " "Verilog HDL assignment warning at MemoriaDeDados.v(19): truncated value with size 32 to match size of target (8)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadData MemoriaDeDados.v(23) " "Verilog HDL Always Construct warning at MemoriaDeDados.v(23): inferring latch(es) for variable \"ReadData\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[0\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[0\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[0\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[0\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[0\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[0\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[0\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[0\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[1\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[1\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765708 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[1\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[1\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[1\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[1\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[1\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[1\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[2\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[2\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[2\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[2\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[2\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[2\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[2\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[2\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[3\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[3\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765709 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[3\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[3\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[3\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[3\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[3\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[3\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[4\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[4\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[4\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[4\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[4\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[4\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[4\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[4\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[5\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[5\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765710 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[5\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[5\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[5\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[5\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[5\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[5\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[6\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[6\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[6\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[6\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[6\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[6\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[6\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[6\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[7\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[7\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[7\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765711 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[7\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[7\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[7\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[7\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[7\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[8\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[8\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[8\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[8\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[8\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[8\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[8\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[8\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[9\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[9\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[9\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765712 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[9\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[9\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[9\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[9\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[9\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[10\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[10\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[10\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[10\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[10\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[10\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[10\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[10\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[11\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[11\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[11\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765713 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[11\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[11\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[11\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[11\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[11\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[12\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[12\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[12\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[12\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[12\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[12\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[12\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[12\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[13\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[13\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[13\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[13\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765714 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[13\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[13\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[13\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[13\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[14\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[14\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[14\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[14\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[14\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[14\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[14\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[14\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[15\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[15\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[15\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765715 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[15\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[15\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[15\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[15\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[15\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[16\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[16\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[16\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[16\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[16\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[16\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[16\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765716 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[16\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[17\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[17\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[17\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[17\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[17\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[17\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[17\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[17\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[18\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[18\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[18\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[18\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[18\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765717 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[18\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[18\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[18\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[19\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[19\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[19\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[19\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[19\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[19\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[19\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[19\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[20\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[20\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[20\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765718 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[20\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[20\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[20\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[20\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[20\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[21\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[21\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[21\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[21\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[21\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[21\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[21\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[21\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[22\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[22\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765719 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[22\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[22\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[22\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[22\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[22\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[22\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[23\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[23\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[23\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[23\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[23\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[23\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[23\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[23\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765720 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[24\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[24\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[24\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[24\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[24\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[24\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[24\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[24\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[25\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[25\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[25\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[25\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[25\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[25\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[25\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765721 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[25\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[26\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[26\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[26\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[26\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[26\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[26\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[26\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[26\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[27\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[27\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[27\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[27\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[27\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[27\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765722 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[27\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[27\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[28\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[28\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[28\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[28\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[28\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[28\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[28\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[28\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[29\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[29\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[29\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[29\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[29\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765723 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[29\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[29\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[29\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[30\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[30\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[30\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[30\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[30\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[30\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[30\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[30\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[0\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[31\]\[0\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[1\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[31\]\[1\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[2\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[31\]\[2\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[3\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[31\]\[3\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765724 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[4\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[31\]\[4\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[5\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[31\]\[5\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[6\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[31\]\[6\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[7\] MemoriaDeDados.v(29) " "Inferred latch for \"mem\[31\]\[7\]\" at MemoriaDeDados.v(29)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[0\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[0\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[1\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[1\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[2\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[2\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[3\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[3\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[4\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[4\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[5\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[5\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[6\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[6\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[7\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[7\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[8\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[8\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[9\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[9\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[10\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[10\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765725 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[11\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[11\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[12\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[12\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[13\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[13\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[14\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[14\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[15\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[15\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[16\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[16\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[17\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[17\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[18\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[18\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[19\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[19\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[20\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[20\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[21\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[21\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[22\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[22\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[23\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[23\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[24\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[24\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[25\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[25\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765726 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[26\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[26\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765727 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[27\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[27\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765727 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[28\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[28\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765727 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[29\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[29\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765727 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[30\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[30\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765727 "|MIPS|MemoriaDeDados:g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData\[31\] MemoriaDeDados.v(23) " "Inferred latch for \"ReadData\[31\]\" at MemoriaDeDados.v(23)" {  } { { "MemoriaDeDados.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MemoriaDeDados.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433373765727 "|MIPS|MemoriaDeDados:g"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1433373766198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433373766645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433373766645 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MIPS.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433373766668 "|MIPS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MIPS.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433373766668 "|MIPS|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1433373766668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433373766669 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433373766669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433373766669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433373766695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 20:22:46 2015 " "Processing ended: Wed Jun 03 20:22:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433373766695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433373766695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433373766695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433373766695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433373768005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433373768006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 20:22:47 2015 " "Processing started: Wed Jun 03 20:22:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433373768006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1433373768006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1433373768006 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1433373768095 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1433373768096 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1433373768096 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1433373768171 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1433373768176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433373768218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433373768218 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1433373768294 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1433373768306 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433373768881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433373768881 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1433373768881 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433373768882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433373768882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433373768882 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1433373768882 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "MIPS.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 2 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1433373768994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { reset } } } { "MIPS.v" "" { Text "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/MIPS.v" 2 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1433373768994 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1433373768994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1433373769125 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1433373769125 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1433373769126 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1433373769126 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1433373769126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1433373769127 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433373769127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433373769128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433373769128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433373769128 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1433373769129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1433373769129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1433373769129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1433373769129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1433373769129 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1433373769129 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1433373769130 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1433373769130 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1433373769130 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433373769132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433373769132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433373769132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433373769132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433373769132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433373769132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433373769132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433373769132 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1433373769132 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1433373769132 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433373769136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1433373771274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433373771343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1433373771351 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1433373771427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433373771427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1433373771487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1433373772321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1433373772321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433373772432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1433373772434 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1433373772434 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1433373772434 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1433373772444 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433373772446 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433373772543 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433373772548 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433373772634 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433373773035 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1433373773129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/output_files/MIPS.fit.smsg " "Generated suppressed messages file D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1433373773196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433373773295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 20:22:53 2015 " "Processing ended: Wed Jun 03 20:22:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433373773295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433373773295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433373773295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1433373773295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1433373774435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433373774435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 20:22:54 2015 " "Processing started: Wed Jun 03 20:22:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433373774435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1433373774435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1433373774435 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1433373775900 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1433373775972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433373776474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 20:22:56 2015 " "Processing ended: Wed Jun 03 20:22:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433373776474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433373776474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433373776474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1433373776474 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1433373777051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1433373777667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433373777668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 20:22:57 2015 " "Processing started: Wed Jun 03 20:22:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433373777668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433373777668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433373777668 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1433373777757 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433373777873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433373777921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433373777921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1433373778011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1433373778012 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1433373778012 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1433373778012 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1433373778013 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1433373778019 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1433373778020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778029 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1433373778032 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1433373778033 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1433373778038 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1433373778038 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1433373778038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433373778044 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1433373778046 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433373778054 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433373778054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433373778087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 20:22:58 2015 " "Processing ended: Wed Jun 03 20:22:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433373778087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433373778087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433373778087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433373778087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433373779249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433373779249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 20:22:59 2015 " "Processing started: Wed Jun 03 20:22:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433373779249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433373779249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433373779250 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MIPS.vo\", \"MIPS_fast.vo MIPS_v.sdo MIPS_v_fast.sdo D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/simulation/modelsim/ simulation " "Generated files \"MIPS.vo\", \"MIPS_fast.vo\", \"MIPS_v.sdo\" and \"MIPS_v_fast.sdo\" in directory \"D:/altera/projetos/Pratica9_Andre_Dornas_e_Rafael_Barbosa/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1433373779507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433373779537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 20:22:59 2015 " "Processing ended: Wed Jun 03 20:22:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433373779537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433373779537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433373779537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433373779537 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433373780170 ""}
