INFO: [VRFC 10-2263] Analyzing Verilog file "/home//projects/gcap/rtl/gcap/gcap.srcs/sources_1/new/dram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home//projects/gcap/rtl/gcap/gcap.srcs/sim_1/new/tb_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dram
