Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug  2 15:12:02 2024
| Host         : gerard running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/loop_uhat_sparse_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (120)
6. checking no_output_delay (104)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (120)
--------------------------------
 There are 120 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (104)
---------------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.403     -225.524                    164                69475        0.193        0.000                      0                69475        3.750        0.000                       0                 19435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.403     -225.524                    164                69475        0.193        0.000                      0                69475        3.750        0.000                       0                 19435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          164  Failing Endpoints,  Worst Slack       -2.403ns,  Total Violation     -225.524ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/exp_Z3_m_1_reg_3570_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/buff0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.414ns  (logic 7.376ns (59.417%)  route 5.038ns (40.583%))
  Logic Levels:           22  (CARRY4=18 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=19442, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/exp_Z3_m_1_reg_3570_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/exp_Z3_m_1_reg_3570_reg[19]/Q
                         net (fo=75, unplaced)        1.057     2.526    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/exp_Z3_m_1_reg_3570[17]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.821 r  bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/buff0[11]__0_i_28/O
                         net (fo=2, unplaced)         0.650     3.471    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344_n_3407
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.978 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[11]__0_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     3.978    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[11]__0_i_14_n_4
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.326 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[15]__0_i_14/O[1]
                         net (fo=1, unplaced)         0.715     5.041    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[15]__0_i_14_n_10
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.854     5.895 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[15]__0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.895    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[15]__0_i_11_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.224 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[16]__0_i_14/O[3]
                         net (fo=2, unplaced)         0.629     6.853    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[16]__0_i_14_n_8
                         LUT3 (Prop_lut3_I0_O)        0.300     7.153 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0[16]__0_i_6/O
                         net (fo=2, unplaced)         0.584     7.737    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0[16]__0_i_6_n_4
                         LUT4 (Prop_lut4_I3_O)        0.332     8.069 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0[16]__0_i_10/O
                         net (fo=1, unplaced)         0.000     8.069    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0[16]__0_i_10_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.601 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[16]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.601    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[16]__0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.715 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[7]__2_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.715    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[7]__2_i_7_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.829 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[11]__2_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.829    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[11]__2_i_7_n_4
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.177 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[31]_i_17/O[1]
                         net (fo=19, unplaced)        0.774     9.951    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[31]_i_17_n_10
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.854    10.805 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[15]__2_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.805    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[15]__2_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.919 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[19]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.919    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[19]__0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.033 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[23]__0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.033    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[23]__0_i_2_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.362 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[27]__0_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.991    bd_0_i/hls_inst/inst/PCIN__0__1[43]
                         LUT2 (Prop_lut2_I0_O)        0.307    12.298 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0[27]__0_i_4/O
                         net (fo=1, unplaced)         0.000    12.298    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0[27]__0_i_4_n_4
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.696 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[27]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.696    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[27]__0_i_1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.810 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.810    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[31]_i_1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.924 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.924    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[35]_i_1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.038 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.038    bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[39]_i_1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.152 r  bd_0_i/hls_inst/inst/mul_43ns_36ns_79_3_1_U15/buff0_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.152    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/buff0_reg[44]_0[0]
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.387 r  bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/buff0_reg[44]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.387    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/buff0_reg[44]_i_1_n_11
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/buff0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=19442, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/buff0_reg[44]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.095    10.984    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_344/mul_43ns_36ns_79_3_1_U15/buff0_reg[44]
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                 -2.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_enable_reg_pp0_iter64_reg_srl32___grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_enable_reg_pp0_iter64_reg_r/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_enable_reg_pp0_iter85_reg_srl21___grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_enable_reg_pp0_iter85_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=19442, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_enable_reg_pp0_iter64_reg_srl32___grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_enable_reg_pp0_iter64_reg_r/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_enable_reg_pp0_iter64_reg_srl32___grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_enable_reg_pp0_iter64_reg_r/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_enable_reg_pp0_iter64_reg_srl32___grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_enable_reg_pp0_iter64_reg_r_n_5
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_enable_reg_pp0_iter85_reg_srl21___grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_enable_reg_pp0_iter85_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=19442, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_enable_reg_pp0_iter85_reg_srl21___grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_enable_reg_pp0_iter85_reg_r/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288/ap_enable_reg_pp0_iter85_reg_srl21___grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_enable_reg_pp0_iter85_reg_r
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U77/loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/input_data_colIndex_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/input_data_colIndex_U/ram_reg_0_127_0_0/HIGH/CLK



