{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570521385093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570521385097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  8 01:56:24 2019 " "Processing started: Tue Oct  8 01:56:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570521385097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570521385097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off db1 -c db1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off db1 -c db1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570521385097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570521385372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1570521385372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Lab1/DesignBlock1/src/db1.v" { { "Info" "ISGN_ENTITY_NAME" "1 db1 " "Found entity 1: db1" {  } { { "../src/db1.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570521400163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570521400163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Lab1/DesignBlock1/src/codeconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Lab1/DesignBlock1/src/codeconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 codeconverter " "Found entity 1: codeconverter" {  } { { "../src/codeconverter.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/codeconverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570521400164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570521400164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "db1 " "Elaborating entity \"db1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570521400237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 db1.v(28) " "Verilog HDL assignment warning at db1.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../src/db1.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570521400242 "|db1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 db1.v(29) " "Verilog HDL assignment warning at db1.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../src/db1.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570521400243 "|db1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 db1.v(30) " "Verilog HDL assignment warning at db1.v(30): truncated value with size 32 to match size of target (4)" {  } { { "../src/db1.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570521400243 "|db1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 db1.v(31) " "Verilog HDL assignment warning at db1.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../src/db1.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570521400243 "|db1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 db1.v(32) " "Verilog HDL assignment warning at db1.v(32): truncated value with size 32 to match size of target (4)" {  } { { "../src/db1.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570521400243 "|db1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 db1.v(33) " "Verilog HDL assignment warning at db1.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../src/db1.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570521400243 "|db1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeconverter codeconverter:h0 " "Elaborating entity \"codeconverter\" for hierarchy \"codeconverter:h0\"" {  } { { "../src/db1.v" "h0" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570521400247 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "4 3 0 num codeconverter.v(6) " "Verilog HDL error at codeconverter.v(6): index 4 cannot fall outside the declared range \[3:0\] for vector \"num\"" {  } { { "../src/codeconverter.v" "" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/codeconverter.v" 6 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570521400251 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "codeconverter:h0 " "Can't elaborate user hierarchy \"codeconverter:h0\"" {  } { { "../src/db1.v" "h0" { Text "/home/dwadeiv/Lab1/DesignBlock1/src/db1.v" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570521400251 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570521400394 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  8 01:56:40 2019 " "Processing ended: Tue Oct  8 01:56:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570521400394 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570521400394 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570521400394 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570521400394 ""}
