{
  "name": "VGAS",
  "url": "https://github.com/tianqitang1/VGAS",
  "doi": "10.3390/electronics12010132",
  "citation_info": {},
  "citation_metrics": {
    "publication": {
      "indexed": {
        "date-parts": [
          [
            2025,
            2,
            21
          ]
        ],
        "date-time": "2025-02-21T19:28:18Z",
        "timestamp": 1740166098909,
        "version": "3.37.3"
      },
      "reference-count": 24,
      "publisher": "MDPI AG",
      "issue": "1",
      "license": [
        {
          "start": {
            "date-parts": [
              [
                2022,
                12,
                28
              ]
            ],
            "date-time": "2022-12-28T00:00:00Z",
            "timestamp": 1672185600000
          },
          "content-version": "vor",
          "delay-in-days": 0,
          "URL": "https://creativecommons.org/licenses/by/4.0/"
        }
      ],
      "content-domain": {
        "domain": [],
        "crossmark-restriction": false
      },
      "short-container-title": [
        "Electronics"
      ],
      "abstract": "<jats:p>Designing millimeter-wave variable gain amplifiers (VGAs) is very challenging owing to the parasitic effects of the interconnects of both active and passive devices. An automated parasitic-aware optimization RF design tool is proposed in this paper to address this challenge. The proposed tool considers the parasitic effects prior to layout. It employs a knowledge-aware optimization technique. The augmentation between parasitic-aware and knowledge-aware techniques speeds up the design process and leads to a design as close to the final design after finalizing the layout. The proposed tool gives limitless and guaranteed converged solutions in a wide range of RF frequencies. A four-bits current steering VGA design is used as a validation of the tool. The tool is tested on three different frequencies using the 65 nm-technology node. The three tested frequencies (7, 10, and 13 GHz) show a root mean square gain error at approximately 0.1 dB and a phase variation at approximately 3.5\u00b0 within a 16-dB gain control range. To our knowledge, it is the first reported automated design tool for a current steering VGA.</jats:p>",
      "DOI": "10.3390/electronics12010132",
      "type": "journal-article",
      "created": {
        "date-parts": [
          [
            2022,
            12,
            28
          ]
        ],
        "date-time": "2022-12-28T10:28:24Z",
        "timestamp": 1672223304000
      },
      "page": "132",
      "source": "Crossref",
      "is-referenced-by-count": 0,
      "title": [
        "Parasitic-Aware Simulation-Based Optimization Design Tool for Current Steering VGAs"
      ],
      "prefix": "10.3390",
      "volume": "12",
      "author": [
        {
          "ORCID": "https://orcid.org/0000-0002-7694-8450",
          "authenticated-orcid": false,
          "given": "Nehad",
          "family": "Mansour",
          "sequence": "first",
          "affiliation": [
            {
              "name": "Electronics and Communications Department, Faculty of Engineering, Ain Shams University, Cairo 11517, Egypt"
            }
          ]
        },
        {
          "given": "Mohamed",
          "family": "Elnozahi",
          "sequence": "additional",
          "affiliation": [
            {
              "name": "Electronics and Communications Department, Faculty of Engineering, Ain Shams University, Cairo 11517, Egypt"
            }
          ]
        },
        {
          "given": "Hani",
          "family": "Ragaai",
          "sequence": "additional",
          "affiliation": [
            {
              "name": "Electronics and Communications Department, Faculty of Engineering, Ain Shams University, Cairo 11517, Egypt"
            }
          ]
        }
      ],
      "member": "1968",
      "published-online": {
        "date-parts": [
          [
            2022,
            12,
            28
          ]
        ]
      },
      "reference": [
        {
          "key": "ref_1",
          "doi-asserted-by": "crossref",
          "first-page": "729",
          "DOI": "10.1109/LMWC.2019.2942013",
          "article-title": "A 40-GHz 4-Bit Digitally Controlled VGA with Low Phase Variation Using 65-nm CMOS Process",
          "volume": "29",
          "author": "Tsai",
          "year": "2019",
          "journal-title": "IEEE Microw. Wirel. Compon. Lett."
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Jangkrajarng, N., Zhang, L., Bhattacharya, S., Kohagen, N., and Shi, C.R. (2006, January 5\u20139). Template-Based Parasitic-Aware Optimization and Retargeting of Analog and RF Integrated Circuit Layouts. Proceedings of the 2006 IEEE/ACM International Conference on Computer Aided Design, San Jose, AC, USA.",
          "key": "ref_2",
          "DOI": "10.1109/ICCAD.2006.320056"
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Carley, R., Gielen, G., Rutenbar, R., and Sansen, W. (1996, January 3\u20137). Synthesis tools for mixed-signal ICs: Progress on frontend and backend strategies. Proceedings of the 33rd Annual Design Automation Conference, Las Vegas, NM, USA.",
          "key": "ref_3",
          "DOI": "10.1145/240518.240573"
        },
        {
          "unstructured": "Ranjan, M., Bhaduri, A., Verhaegen, W., Mukherjee, B., Vemuri, R., Gielen, G., and Pacelli, A. (2004, January 22). Use of Symbolic Performance Models in Layout-Inclusive RF Low Noise Amplifier Synthesis. Proceedings of the 2004 IEEE International Behavioral Modeling and Simulation Conference, San Jose, CA, USA.",
          "key": "ref_4"
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Afacan, E., and D\u00fcndar, G. (2016, January 20\u201322). A Mixed Domain Sizing Approach for RF Circuit Synthesis. Proceedings of the 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Kosice, Slovakia.",
          "key": "ref_5",
          "DOI": "10.1109/DDECS.2016.7482437"
        },
        {
          "unstructured": "Gupta, R., and Allstot, D.J. (1998, January 7\u201312). Parasitic-aware design and optimization of CMOS RF integrated circuits. Proceedings of the 1998 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Digest of Papers (Cat. No.98CH36182), Baltimore, MD, USA.",
          "key": "ref_6"
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Liao, T., and Zhang, L. (2017, January 16\u201319). Parasitic-Aware GP-Based Many-Objective Sizing Methodology for Analog and RF Integrated Circuits. Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), Chiba, Japan.",
          "key": "ref_7",
          "DOI": "10.1109/ASPDAC.2017.7858368"
        },
        {
          "key": "ref_8",
          "doi-asserted-by": "crossref",
          "first-page": "15",
          "DOI": "10.1109/TCAD.2016.2564362",
          "article-title": "An Automated Design Methodology of RF Circuits by Using Pareto-Optimal Fronts of EM-Simulated Inductors",
          "volume": "36",
          "author": "Roca",
          "year": "2017",
          "journal-title": "IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."
        },
        {
          "key": "ref_9",
          "doi-asserted-by": "crossref",
          "first-page": "1269",
          "DOI": "10.1109/TCAD.2014.2316092",
          "article-title": "Automated Generation of the Optimal Performance Trade-Offs of Integrated Inductors",
          "volume": "33",
          "author": "Roca",
          "year": "2014",
          "journal-title": "IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."
        },
        {
          "key": "ref_10",
          "doi-asserted-by": "crossref",
          "first-page": "989",
          "DOI": "10.1109/TCAD.2018.2834394",
          "article-title": "Two-Step RF IC Block Synthesis with Preoptimized Inductors and Full Layout Generation in-the-Loop",
          "volume": "38",
          "author": "Martins",
          "year": "2019",
          "journal-title": "IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."
        },
        {
          "key": "ref_11",
          "doi-asserted-by": "crossref",
          "first-page": "981",
          "DOI": "10.1109/TCAD.2012.2187207",
          "article-title": "An Efficient High-Frequency Linear RF Amplifier Synthesis Method Based on Evolutionary Computation and Machine Learning Techniques",
          "volume": "31",
          "author": "Liu",
          "year": "2012",
          "journal-title": "IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."
        },
        {
          "key": "ref_12",
          "doi-asserted-by": "crossref",
          "first-page": "1161",
          "DOI": "10.1109/TCAD.2002.802267",
          "article-title": "CYCLONE: Automated Design and Layout of RF LCOscillators",
          "volume": "21",
          "author": "Steyaert",
          "year": "2002",
          "journal-title": "IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."
        },
        {
          "key": "ref_13",
          "doi-asserted-by": "crossref",
          "first-page": "702",
          "DOI": "10.1109/TMTT.2003.822020",
          "article-title": "Low-cost BiCMOS variable gain LNA at Kuband with ultra-low power consumption",
          "volume": "52",
          "author": "Ellinger",
          "year": "2004",
          "journal-title": "IEEE Trans. Microw. Theory Technol."
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Lo, P.-H., Lin, C.-C., Kuo, H.-C., and Chuang, H.-R. (November, January 31). A Ka-band CMOS low-phase-variation variable gain amplifier with good matching capacity. Proceedings of the 2012 9th European Radar Conference, Amsterdam, The Netherlands.",
          "key": "ref_14",
          "DOI": "10.23919/EuMC.2012.6459181"
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Natarajan, A., Nicolson, S., Tsai, M.-D., and Floyd, B. (2008, January 3\u20135). A 60 GHz variable-gain LNA in 65 nm CMOS. Proceedings of the 2008 IEEE Asian Solid-State Circuits Conference, Fukuoka, Japan.",
          "key": "ref_15",
          "DOI": "10.1109/ASSCC.2008.4708743"
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "AnsariK, K.T., Ross, T., and Repeta, M. (2018, January 23\u201325). An E-band variable-gain Amplifier using a programmable attenuator. Proceedings of the European Microwave Conference (EuMC), Madrid, Spain.",
          "key": "ref_16",
          "DOI": "10.23919/EuMC.2018.8541726"
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Ben Yishay, R., Katz, O., Sheinman, B., and Elad, D. (2019, January 10\u201313). High Performance E-Band Variable Gain LNA with Image Reject Filter. Proceedings of the IEEE Asia-Pacific Microwave Conference (APMC), Singapore.",
          "key": "ref_17",
          "DOI": "10.1109/APMC46564.2019.9038816"
        },
        {
          "key": "ref_18",
          "doi-asserted-by": "crossref",
          "first-page": "457",
          "DOI": "10.1109/LMWC.2014.2316253",
          "article-title": "A 60 GHz low phase variation variable gain amplifier in 65 nm CMOS",
          "volume": "24",
          "author": "Siao",
          "year": "2014",
          "journal-title": "IEEE Microw. Wirel. Compon. Lett."
        },
        {
          "key": "ref_19",
          "doi-asserted-by": "crossref",
          "first-page": "272",
          "DOI": "10.1109/LMWC.2008.918917",
          "article-title": "Ka-band SiGe HBT low phase imbalance differential 3-bit variable gain LNA",
          "volume": "18",
          "author": "Min",
          "year": "2008",
          "journal-title": "IEEE Microw. Wirel. Compon. Lett."
        },
        {
          "key": "ref_20",
          "doi-asserted-by": "crossref",
          "first-page": "3534",
          "DOI": "10.1109/TMTT.2009.2033302",
          "article-title": "Single and four-element Ka-band transmit/receive phased-array silicon RFICs with 5-bit amplitude and phase control",
          "volume": "57",
          "author": "Kang",
          "year": "2009",
          "journal-title": "IEEE Trans. Microw. Theory Tech."
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Yi, Y., Zhao, D., and You, X. (2018, January 10\u201312). A Ka-band CMOS digital controlled phase-invariant variable gain amplifier with 4-bit tuning range and 0.5-dB resolution. Proceedings of the 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Philadelphia, PA, USA.",
          "key": "ref_21",
          "DOI": "10.1109/RFIC.2018.8428833"
        },
        {
          "doi-asserted-by": "crossref",
          "unstructured": "Shin, G., Kim, K., Lee, K., Jeong, H.-H., and Song, H.-J. (2021). An E-Band 21-dB Variable-Gain Amplifier with 0.5-V Supply in 40-nm CMOS. Electronics, 10.",
          "key": "ref_22",
          "DOI": "10.3390/electronics10070804"
        },
        {
          "key": "ref_23",
          "doi-asserted-by": "crossref",
          "first-page": "469",
          "DOI": "10.1049/iet-cds.2013.0470",
          "article-title": "Stability analysis of broadband cascode amplifiers in the presence of inductive parasitic components",
          "volume": "8",
          "author": "Nikandish",
          "year": "2014",
          "journal-title": "IET Circuits Devices Syst."
        },
        {
          "unstructured": "Brownlee, J. (2021, May 19). A Gentle Introduction to the BFGS Optimization Algorithm. Tutorial on Optimization. Available online: https://machinelearningmastery.com/bfgs-optimization-in-python/.",
          "key": "ref_24"
        }
      ],
      "container-title": [
        "Electronics"
      ],
      "original-title": [],
      "language": "en",
      "link": [
        {
          "URL": "https://www.mdpi.com/2079-9292/12/1/132/pdf",
          "content-type": "unspecified",
          "content-version": "vor",
          "intended-application": "similarity-checking"
        }
      ],
      "deposited": {
        "date-parts": [
          [
            2024,
            8,
            11
          ]
        ],
        "date-time": "2024-08-11T19:44:57Z",
        "timestamp": 1723405497000
      },
      "score": 1,
      "resource": {
        "primary": {
          "URL": "https://www.mdpi.com/2079-9292/12/1/132"
        }
      },
      "subtitle": [],
      "short-title": [],
      "issued": {
        "date-parts": [
          [
            2022,
            12,
            28
          ]
        ]
      },
      "references-count": 24,
      "journal-issue": {
        "issue": "1",
        "published-online": {
          "date-parts": [
            [
              2023,
              1
            ]
          ]
        }
      },
      "alternative-id": [
        "electronics12010132"
      ],
      "URL": "https://doi.org/10.3390/electronics12010132",
      "relation": {},
      "ISSN": [
        "2079-9292"
      ],
      "issn-type": [
        {
          "type": "electronic",
          "value": "2079-9292"
        }
      ],
      "subject": [],
      "published": {
        "date-parts": [
          [
            2022,
            12,
            28
          ]
        ]
      }
    },
    "metrics": {
      "total_citations": 0,
      "influential_citations": 0,
      "citations_by_year": {}
    },
    "formatted_citations": {}
  },
  "related_papers": [],
  "last_updated": "2025-04-01T08:50:59.917953"
}