evaluation empirical features processor architectures instruction set evaluation methods presents empirical paper processors instruction set features evaluated features isp time terms isps feature saved methods program traces based analysis executions register life concept answer questions troduced simultaneously registers sufficient time overhead registers number reduced registers lives paper discusses problem existing desirable detecting instructions non experimental briefly problems discussed presented results obtained analyzing 41 programs dec 10 isp running system behavior architecture computer instruction program sets op structures code register utilization register utilization simultaneous lives execution tracing time instruction 