
Osciladores.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0c0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  0800a248  0800a248  0001a248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a334  0800a334  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a334  0800a334  0001a334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a33c  0800a33c  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a33c  0800a33c  0001a33c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a340  0800a340  0001a340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800a344  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a8  2**0
                  CONTENTS
 10 .bss          00000a5c  200000a8  200000a8  000200a8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b04  20000b04  000200a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014adc  00000000  00000000  0002011b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000034ff  00000000  00000000  00034bf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f58  00000000  00000000  000380f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ba6  00000000  00000000  00039050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023394  00000000  00000000  00039bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00014c8f  00000000  00000000  0005cf8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ca7cb  00000000  00000000  00071c19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000044d4  00000000  00000000  0013c3e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001408b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a8 	.word	0x200000a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a230 	.word	0x0800a230

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000ac 	.word	0x200000ac
 80001c4:	0800a230 	.word	0x0800a230

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <calcular_z3_z4>:
float atractores8 = 0.0f;
float sumatoria7 = 0.0f;
float sumatoria8 = 0.0f;
float x_new, y_new, z3_new, z4_new,z1_new, z2_new, z5_new, z6_new, z7_new, z8_new;

void calcular_z3_z4() {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	ed2d 8b02 	vpush	{d8}
 80004ca:	b09a      	sub	sp, #104	; 0x68
 80004cc:	af00      	add	r7, sp, #0
	theta = atan2f(y, x);
 80004ce:	4bac      	ldr	r3, [pc, #688]	; (8000780 <calcular_z3_z4+0x2bc>)
 80004d0:	edd3 7a00 	vldr	s15, [r3]
 80004d4:	4bab      	ldr	r3, [pc, #684]	; (8000784 <calcular_z3_z4+0x2c0>)
 80004d6:	ed93 7a00 	vldr	s14, [r3]
 80004da:	eef0 0a47 	vmov.f32	s1, s14
 80004de:	eeb0 0a67 	vmov.f32	s0, s15
 80004e2:	f009 fb31 	bl	8009b48 <atan2f>
 80004e6:	eef0 7a40 	vmov.f32	s15, s0
 80004ea:	4ba7      	ldr	r3, [pc, #668]	; (8000788 <calcular_z3_z4+0x2c4>)
 80004ec:	edc3 7a00 	vstr	s15, [r3]
	        if (theta < 0.0f) { //Calculo de tyheta
 80004f0:	4ba5      	ldr	r3, [pc, #660]	; (8000788 <calcular_z3_z4+0x2c4>)
 80004f2:	edd3 7a00 	vldr	s15, [r3]
 80004f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80004fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004fe:	d509      	bpl.n	8000514 <calcular_z3_z4+0x50>
	            theta += 2.0f * PI;
 8000500:	4ba1      	ldr	r3, [pc, #644]	; (8000788 <calcular_z3_z4+0x2c4>)
 8000502:	edd3 7a00 	vldr	s15, [r3]
 8000506:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 800078c <calcular_z3_z4+0x2c8>
 800050a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800050e:	4b9e      	ldr	r3, [pc, #632]	; (8000788 <calcular_z3_z4+0x2c4>)
 8000510:	edc3 7a00 	vstr	s15, [r3]
 __       ___          __   ___                ___  ___  __            __  __          ___  __   __
|__)  /\   |   /\     |  \ |__  |     /\  |\ |  |  |__  |__)  /\     |  / /  \ |  | | |__  |__) |  \  /\
|    /~~\  |  /~~\    |__/ |___ |___ /~~\ | \|  |  |___ |  \ /~~\    | /_ \__X \__/ | |___ |  \ |__/ /~~\
	        	 *
	        	 * */
	        	atractores3 = 0.0f;
 8000514:	4b9e      	ldr	r3, [pc, #632]	; (8000790 <calcular_z3_z4+0x2cc>)
 8000516:	f04f 0200 	mov.w	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
	            for (int i = 0; i < N1; i++) {
 800051c:	2300      	movs	r3, #0
 800051e:	667b      	str	r3, [r7, #100]	; 0x64
 8000520:	e02f      	b.n	8000582 <calcular_z3_z4+0xbe>
	            	atractores3 += a1[i] * expf(-b1[i] * fabsf(theta - deltaTheta1[i]));
 8000522:	4a9c      	ldr	r2, [pc, #624]	; (8000794 <calcular_z3_z4+0x2d0>)
 8000524:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	4413      	add	r3, r2
 800052a:	ed93 8a00 	vldr	s16, [r3]
 800052e:	4a9a      	ldr	r2, [pc, #616]	; (8000798 <calcular_z3_z4+0x2d4>)
 8000530:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000532:	009b      	lsls	r3, r3, #2
 8000534:	4413      	add	r3, r2
 8000536:	edd3 7a00 	vldr	s15, [r3]
 800053a:	eeb1 7a67 	vneg.f32	s14, s15
 800053e:	4b92      	ldr	r3, [pc, #584]	; (8000788 <calcular_z3_z4+0x2c4>)
 8000540:	edd3 6a00 	vldr	s13, [r3]
 8000544:	4a95      	ldr	r2, [pc, #596]	; (800079c <calcular_z3_z4+0x2d8>)
 8000546:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000548:	009b      	lsls	r3, r3, #2
 800054a:	4413      	add	r3, r2
 800054c:	edd3 7a00 	vldr	s15, [r3]
 8000550:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000554:	eef0 7ae7 	vabs.f32	s15, s15
 8000558:	ee67 7a27 	vmul.f32	s15, s14, s15
 800055c:	eeb0 0a67 	vmov.f32	s0, s15
 8000560:	f009 faf4 	bl	8009b4c <expf>
 8000564:	eef0 7a40 	vmov.f32	s15, s0
 8000568:	ee28 7a27 	vmul.f32	s14, s16, s15
 800056c:	4b88      	ldr	r3, [pc, #544]	; (8000790 <calcular_z3_z4+0x2cc>)
 800056e:	edd3 7a00 	vldr	s15, [r3]
 8000572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000576:	4b86      	ldr	r3, [pc, #536]	; (8000790 <calcular_z3_z4+0x2cc>)
 8000578:	edc3 7a00 	vstr	s15, [r3]
	            for (int i = 0; i < N1; i++) {
 800057c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800057e:	3301      	adds	r3, #1
 8000580:	667b      	str	r3, [r7, #100]	; 0x64
 8000582:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000584:	2b02      	cmp	r3, #2
 8000586:	ddcc      	ble.n	8000522 <calcular_z3_z4+0x5e>
	            }

	            atractores4 = 0.0f;
 8000588:	4b85      	ldr	r3, [pc, #532]	; (80007a0 <calcular_z3_z4+0x2dc>)
 800058a:	f04f 0200 	mov.w	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
	            for (int i = 0; i < N4; i++) {
 8000590:	2300      	movs	r3, #0
 8000592:	663b      	str	r3, [r7, #96]	; 0x60
 8000594:	e02f      	b.n	80005f6 <calcular_z3_z4+0x132>
	            	atractores4 += a4[i] * expf(-b4[i] * fabsf(theta - deltaTheta4[i]));
 8000596:	4a83      	ldr	r2, [pc, #524]	; (80007a4 <calcular_z3_z4+0x2e0>)
 8000598:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800059a:	009b      	lsls	r3, r3, #2
 800059c:	4413      	add	r3, r2
 800059e:	ed93 8a00 	vldr	s16, [r3]
 80005a2:	4a81      	ldr	r2, [pc, #516]	; (80007a8 <calcular_z3_z4+0x2e4>)
 80005a4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	4413      	add	r3, r2
 80005aa:	edd3 7a00 	vldr	s15, [r3]
 80005ae:	eeb1 7a67 	vneg.f32	s14, s15
 80005b2:	4b75      	ldr	r3, [pc, #468]	; (8000788 <calcular_z3_z4+0x2c4>)
 80005b4:	edd3 6a00 	vldr	s13, [r3]
 80005b8:	4a7c      	ldr	r2, [pc, #496]	; (80007ac <calcular_z3_z4+0x2e8>)
 80005ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	4413      	add	r3, r2
 80005c0:	edd3 7a00 	vldr	s15, [r3]
 80005c4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80005c8:	eef0 7ae7 	vabs.f32	s15, s15
 80005cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005d0:	eeb0 0a67 	vmov.f32	s0, s15
 80005d4:	f009 faba 	bl	8009b4c <expf>
 80005d8:	eef0 7a40 	vmov.f32	s15, s0
 80005dc:	ee28 7a27 	vmul.f32	s14, s16, s15
 80005e0:	4b6f      	ldr	r3, [pc, #444]	; (80007a0 <calcular_z3_z4+0x2dc>)
 80005e2:	edd3 7a00 	vldr	s15, [r3]
 80005e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005ea:	4b6d      	ldr	r3, [pc, #436]	; (80007a0 <calcular_z3_z4+0x2dc>)
 80005ec:	edc3 7a00 	vstr	s15, [r3]
	            for (int i = 0; i < N4; i++) {
 80005f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80005f2:	3301      	adds	r3, #1
 80005f4:	663b      	str	r3, [r7, #96]	; 0x60
 80005f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80005f8:	2b03      	cmp	r3, #3
 80005fa:	ddcc      	ble.n	8000596 <calcular_z3_z4+0xd2>
|__)  /\   |   /\      |  |__)  /\  /__` |__  |__)  /\     |  / /  \ |  | | |__  |__) |  \  /\
|    /~~\  |  /~~\     |  |  \ /~~\ .__/ |___ |  \ /~~\    | /_ \__X \__/ | |___ |  \ |__/ /~~\
	             *
	             * */

	            atractores1 = 0.0f;
 80005fc:	4b6c      	ldr	r3, [pc, #432]	; (80007b0 <calcular_z3_z4+0x2ec>)
 80005fe:	f04f 0200 	mov.w	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < N1; i++) {
 8000604:	2300      	movs	r3, #0
 8000606:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000608:	e033      	b.n	8000672 <calcular_z3_z4+0x1ae>
					atractores1 += a1[i] * expf(-b1[i] * fabsf((theta + PI/2) - deltaTheta1[i]));
 800060a:	4a62      	ldr	r2, [pc, #392]	; (8000794 <calcular_z3_z4+0x2d0>)
 800060c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	4413      	add	r3, r2
 8000612:	ed93 8a00 	vldr	s16, [r3]
 8000616:	4a60      	ldr	r2, [pc, #384]	; (8000798 <calcular_z3_z4+0x2d4>)
 8000618:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	4413      	add	r3, r2
 800061e:	edd3 7a00 	vldr	s15, [r3]
 8000622:	eeb1 7a67 	vneg.f32	s14, s15
 8000626:	4b58      	ldr	r3, [pc, #352]	; (8000788 <calcular_z3_z4+0x2c4>)
 8000628:	edd3 7a00 	vldr	s15, [r3]
 800062c:	eddf 6a61 	vldr	s13, [pc, #388]	; 80007b4 <calcular_z3_z4+0x2f0>
 8000630:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8000634:	4a59      	ldr	r2, [pc, #356]	; (800079c <calcular_z3_z4+0x2d8>)
 8000636:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	4413      	add	r3, r2
 800063c:	edd3 7a00 	vldr	s15, [r3]
 8000640:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000644:	eef0 7ae7 	vabs.f32	s15, s15
 8000648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800064c:	eeb0 0a67 	vmov.f32	s0, s15
 8000650:	f009 fa7c 	bl	8009b4c <expf>
 8000654:	eef0 7a40 	vmov.f32	s15, s0
 8000658:	ee28 7a27 	vmul.f32	s14, s16, s15
 800065c:	4b54      	ldr	r3, [pc, #336]	; (80007b0 <calcular_z3_z4+0x2ec>)
 800065e:	edd3 7a00 	vldr	s15, [r3]
 8000662:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000666:	4b52      	ldr	r3, [pc, #328]	; (80007b0 <calcular_z3_z4+0x2ec>)
 8000668:	edc3 7a00 	vstr	s15, [r3]
				for (int i = 0; i < N1; i++) {
 800066c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800066e:	3301      	adds	r3, #1
 8000670:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000672:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000674:	2b02      	cmp	r3, #2
 8000676:	ddc8      	ble.n	800060a <calcular_z3_z4+0x146>
				}

				// C�?LCULO DE ATRACTORES PARA OSCILADOR 4
				atractores2 = 0.0f;
 8000678:	4b4f      	ldr	r3, [pc, #316]	; (80007b8 <calcular_z3_z4+0x2f4>)
 800067a:	f04f 0200 	mov.w	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < N4; i++) {
 8000680:	2300      	movs	r3, #0
 8000682:	65bb      	str	r3, [r7, #88]	; 0x58
 8000684:	e033      	b.n	80006ee <calcular_z3_z4+0x22a>
					atractores2 += a4[i] * expf(-b4[i] * fabsf((theta+ PI/2) - deltaTheta4[i]));
 8000686:	4a47      	ldr	r2, [pc, #284]	; (80007a4 <calcular_z3_z4+0x2e0>)
 8000688:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	4413      	add	r3, r2
 800068e:	ed93 8a00 	vldr	s16, [r3]
 8000692:	4a45      	ldr	r2, [pc, #276]	; (80007a8 <calcular_z3_z4+0x2e4>)
 8000694:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4413      	add	r3, r2
 800069a:	edd3 7a00 	vldr	s15, [r3]
 800069e:	eeb1 7a67 	vneg.f32	s14, s15
 80006a2:	4b39      	ldr	r3, [pc, #228]	; (8000788 <calcular_z3_z4+0x2c4>)
 80006a4:	edd3 7a00 	vldr	s15, [r3]
 80006a8:	eddf 6a42 	vldr	s13, [pc, #264]	; 80007b4 <calcular_z3_z4+0x2f0>
 80006ac:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80006b0:	4a3e      	ldr	r2, [pc, #248]	; (80007ac <calcular_z3_z4+0x2e8>)
 80006b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	4413      	add	r3, r2
 80006b8:	edd3 7a00 	vldr	s15, [r3]
 80006bc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80006c0:	eef0 7ae7 	vabs.f32	s15, s15
 80006c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006c8:	eeb0 0a67 	vmov.f32	s0, s15
 80006cc:	f009 fa3e 	bl	8009b4c <expf>
 80006d0:	eef0 7a40 	vmov.f32	s15, s0
 80006d4:	ee28 7a27 	vmul.f32	s14, s16, s15
 80006d8:	4b37      	ldr	r3, [pc, #220]	; (80007b8 <calcular_z3_z4+0x2f4>)
 80006da:	edd3 7a00 	vldr	s15, [r3]
 80006de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006e2:	4b35      	ldr	r3, [pc, #212]	; (80007b8 <calcular_z3_z4+0x2f4>)
 80006e4:	edc3 7a00 	vstr	s15, [r3]
				for (int i = 0; i < N4; i++) {
 80006e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80006ea:	3301      	adds	r3, #1
 80006ec:	65bb      	str	r3, [r7, #88]	; 0x58
 80006ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80006f0:	2b03      	cmp	r3, #3
 80006f2:	ddc8      	ble.n	8000686 <calcular_z3_z4+0x1c2>
 *
 * */



				atractores7 = 0.0f;
 80006f4:	4b31      	ldr	r3, [pc, #196]	; (80007bc <calcular_z3_z4+0x2f8>)
 80006f6:	f04f 0200 	mov.w	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < N1; i++) {
 80006fc:	2300      	movs	r3, #0
 80006fe:	657b      	str	r3, [r7, #84]	; 0x54
 8000700:	e033      	b.n	800076a <calcular_z3_z4+0x2a6>
					atractores7 += a1[i] * expf(-b1[i] * fabsf((theta+ PI) - deltaTheta1[i]));
 8000702:	4a24      	ldr	r2, [pc, #144]	; (8000794 <calcular_z3_z4+0x2d0>)
 8000704:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	4413      	add	r3, r2
 800070a:	ed93 8a00 	vldr	s16, [r3]
 800070e:	4a22      	ldr	r2, [pc, #136]	; (8000798 <calcular_z3_z4+0x2d4>)
 8000710:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	4413      	add	r3, r2
 8000716:	edd3 7a00 	vldr	s15, [r3]
 800071a:	eeb1 7a67 	vneg.f32	s14, s15
 800071e:	4b1a      	ldr	r3, [pc, #104]	; (8000788 <calcular_z3_z4+0x2c4>)
 8000720:	edd3 7a00 	vldr	s15, [r3]
 8000724:	eddf 6a26 	vldr	s13, [pc, #152]	; 80007c0 <calcular_z3_z4+0x2fc>
 8000728:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800072c:	4a1b      	ldr	r2, [pc, #108]	; (800079c <calcular_z3_z4+0x2d8>)
 800072e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000730:	009b      	lsls	r3, r3, #2
 8000732:	4413      	add	r3, r2
 8000734:	edd3 7a00 	vldr	s15, [r3]
 8000738:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800073c:	eef0 7ae7 	vabs.f32	s15, s15
 8000740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000744:	eeb0 0a67 	vmov.f32	s0, s15
 8000748:	f009 fa00 	bl	8009b4c <expf>
 800074c:	eef0 7a40 	vmov.f32	s15, s0
 8000750:	ee28 7a27 	vmul.f32	s14, s16, s15
 8000754:	4b19      	ldr	r3, [pc, #100]	; (80007bc <calcular_z3_z4+0x2f8>)
 8000756:	edd3 7a00 	vldr	s15, [r3]
 800075a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800075e:	4b17      	ldr	r3, [pc, #92]	; (80007bc <calcular_z3_z4+0x2f8>)
 8000760:	edc3 7a00 	vstr	s15, [r3]
				for (int i = 0; i < N1; i++) {
 8000764:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000766:	3301      	adds	r3, #1
 8000768:	657b      	str	r3, [r7, #84]	; 0x54
 800076a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800076c:	2b02      	cmp	r3, #2
 800076e:	ddc8      	ble.n	8000702 <calcular_z3_z4+0x23e>
				}

				// C�?LCULO DE ATRACTORES PARA OSCILADOR 4
				atractores8 = 0.0f;
 8000770:	4b14      	ldr	r3, [pc, #80]	; (80007c4 <calcular_z3_z4+0x300>)
 8000772:	f04f 0200 	mov.w	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < N4; i++) {
 8000778:	2300      	movs	r3, #0
 800077a:	653b      	str	r3, [r7, #80]	; 0x50
 800077c:	e058      	b.n	8000830 <calcular_z3_z4+0x36c>
 800077e:	bf00      	nop
 8000780:	2000016c 	.word	0x2000016c
 8000784:	20000000 	.word	0x20000000
 8000788:	20000168 	.word	0x20000168
 800078c:	40c90fdb 	.word	0x40c90fdb
 8000790:	200001b0 	.word	0x200001b0
 8000794:	0800a270 	.word	0x0800a270
 8000798:	0800a27c 	.word	0x0800a27c
 800079c:	0800a288 	.word	0x0800a288
 80007a0:	200001b4 	.word	0x200001b4
 80007a4:	0800a294 	.word	0x0800a294
 80007a8:	0800a2a4 	.word	0x0800a2a4
 80007ac:	0800a2b4 	.word	0x0800a2b4
 80007b0:	200001b8 	.word	0x200001b8
 80007b4:	3fc90fdb 	.word	0x3fc90fdb
 80007b8:	200001bc 	.word	0x200001bc
 80007bc:	200001c8 	.word	0x200001c8
 80007c0:	40490fdb 	.word	0x40490fdb
 80007c4:	200001cc 	.word	0x200001cc
					atractores8 += a4[i] * expf(-b4[i] * fabsf((theta+ PI) - deltaTheta4[i]));
 80007c8:	4a42      	ldr	r2, [pc, #264]	; (80008d4 <calcular_z3_z4+0x410>)
 80007ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4413      	add	r3, r2
 80007d0:	ed93 8a00 	vldr	s16, [r3]
 80007d4:	4a40      	ldr	r2, [pc, #256]	; (80008d8 <calcular_z3_z4+0x414>)
 80007d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	4413      	add	r3, r2
 80007dc:	edd3 7a00 	vldr	s15, [r3]
 80007e0:	eeb1 7a67 	vneg.f32	s14, s15
 80007e4:	4b3d      	ldr	r3, [pc, #244]	; (80008dc <calcular_z3_z4+0x418>)
 80007e6:	edd3 7a00 	vldr	s15, [r3]
 80007ea:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80008e0 <calcular_z3_z4+0x41c>
 80007ee:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80007f2:	4a3c      	ldr	r2, [pc, #240]	; (80008e4 <calcular_z3_z4+0x420>)
 80007f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	4413      	add	r3, r2
 80007fa:	edd3 7a00 	vldr	s15, [r3]
 80007fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000802:	eef0 7ae7 	vabs.f32	s15, s15
 8000806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800080a:	eeb0 0a67 	vmov.f32	s0, s15
 800080e:	f009 f99d 	bl	8009b4c <expf>
 8000812:	eef0 7a40 	vmov.f32	s15, s0
 8000816:	ee28 7a27 	vmul.f32	s14, s16, s15
 800081a:	4b33      	ldr	r3, [pc, #204]	; (80008e8 <calcular_z3_z4+0x424>)
 800081c:	edd3 7a00 	vldr	s15, [r3]
 8000820:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000824:	4b30      	ldr	r3, [pc, #192]	; (80008e8 <calcular_z3_z4+0x424>)
 8000826:	edc3 7a00 	vstr	s15, [r3]
				for (int i = 0; i < N4; i++) {
 800082a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800082c:	3301      	adds	r3, #1
 800082e:	653b      	str	r3, [r7, #80]	; 0x50
 8000830:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000832:	2b03      	cmp	r3, #3
 8000834:	ddc8      	ble.n	80007c8 <calcular_z3_z4+0x304>
 __       ___         ___  __        __   ___  __           __   ___  __   ___  __
|__)  /\   |   /\      |  |__)  /\  /__` |__  |__)  /\     |  \ |__  |__) |__  /  ` |__|  /\
|    /~~\  |  /~~\     |  |  \ /~~\ .__/ |___ |  \ /~~\    |__/ |___ |  \ |___ \__, |  | /~~\
				 *
				 * */
				float theta_desfasado = fmodf(theta + 3 * PI / 2, 2 * PI);
 8000836:	4b29      	ldr	r3, [pc, #164]	; (80008dc <calcular_z3_z4+0x418>)
 8000838:	edd3 7a00 	vldr	s15, [r3]
 800083c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80008ec <calcular_z3_z4+0x428>
 8000840:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000844:	eddf 0a2a 	vldr	s1, [pc, #168]	; 80008f0 <calcular_z3_z4+0x42c>
 8000848:	eeb0 0a67 	vmov.f32	s0, s15
 800084c:	f009 f9b4 	bl	8009bb8 <fmodf>
 8000850:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44


				 atractores5 = 0.0f;
 8000854:	4b27      	ldr	r3, [pc, #156]	; (80008f4 <calcular_z3_z4+0x430>)
 8000856:	f04f 0200 	mov.w	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < N1; i++) {
 800085c:	2300      	movs	r3, #0
 800085e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000860:	e02e      	b.n	80008c0 <calcular_z3_z4+0x3fc>
					atractores5 += a1[i] * expf(-b1[i] * fabsf(theta_desfasado - deltaTheta1[i]));
 8000862:	4a25      	ldr	r2, [pc, #148]	; (80008f8 <calcular_z3_z4+0x434>)
 8000864:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	4413      	add	r3, r2
 800086a:	ed93 8a00 	vldr	s16, [r3]
 800086e:	4a23      	ldr	r2, [pc, #140]	; (80008fc <calcular_z3_z4+0x438>)
 8000870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	4413      	add	r3, r2
 8000876:	edd3 7a00 	vldr	s15, [r3]
 800087a:	eeb1 7a67 	vneg.f32	s14, s15
 800087e:	4a20      	ldr	r2, [pc, #128]	; (8000900 <calcular_z3_z4+0x43c>)
 8000880:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	4413      	add	r3, r2
 8000886:	edd3 7a00 	vldr	s15, [r3]
 800088a:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 800088e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000892:	eef0 7ae7 	vabs.f32	s15, s15
 8000896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800089a:	eeb0 0a67 	vmov.f32	s0, s15
 800089e:	f009 f955 	bl	8009b4c <expf>
 80008a2:	eef0 7a40 	vmov.f32	s15, s0
 80008a6:	ee28 7a27 	vmul.f32	s14, s16, s15
 80008aa:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <calcular_z3_z4+0x430>)
 80008ac:	edd3 7a00 	vldr	s15, [r3]
 80008b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008b4:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <calcular_z3_z4+0x430>)
 80008b6:	edc3 7a00 	vstr	s15, [r3]
				for (int i = 0; i < N1; i++) {
 80008ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008bc:	3301      	adds	r3, #1
 80008be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80008c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	ddcd      	ble.n	8000862 <calcular_z3_z4+0x39e>
				}

				// C�?LCULO DE ATRACTORES PARA OSCILADOR 4
				atractores6 = 0.0f;
 80008c6:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <calcular_z3_z4+0x440>)
 80008c8:	f04f 0200 	mov.w	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < N4; i++) {
 80008ce:	2300      	movs	r3, #0
 80008d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80008d2:	e048      	b.n	8000966 <calcular_z3_z4+0x4a2>
 80008d4:	0800a294 	.word	0x0800a294
 80008d8:	0800a2a4 	.word	0x0800a2a4
 80008dc:	20000168 	.word	0x20000168
 80008e0:	40490fdb 	.word	0x40490fdb
 80008e4:	0800a2b4 	.word	0x0800a2b4
 80008e8:	200001cc 	.word	0x200001cc
 80008ec:	4096cbe4 	.word	0x4096cbe4
 80008f0:	40c90fdb 	.word	0x40c90fdb
 80008f4:	200001c0 	.word	0x200001c0
 80008f8:	0800a270 	.word	0x0800a270
 80008fc:	0800a27c 	.word	0x0800a27c
 8000900:	0800a288 	.word	0x0800a288
 8000904:	200001c4 	.word	0x200001c4
					atractores6 += a4[i] * expf(-b4[i] * fabsf(theta_desfasado - deltaTheta4[i]));
 8000908:	4adb      	ldr	r2, [pc, #876]	; (8000c78 <calcular_z3_z4+0x7b4>)
 800090a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800090c:	009b      	lsls	r3, r3, #2
 800090e:	4413      	add	r3, r2
 8000910:	ed93 8a00 	vldr	s16, [r3]
 8000914:	4ad9      	ldr	r2, [pc, #868]	; (8000c7c <calcular_z3_z4+0x7b8>)
 8000916:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	4413      	add	r3, r2
 800091c:	edd3 7a00 	vldr	s15, [r3]
 8000920:	eeb1 7a67 	vneg.f32	s14, s15
 8000924:	4ad6      	ldr	r2, [pc, #856]	; (8000c80 <calcular_z3_z4+0x7bc>)
 8000926:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	4413      	add	r3, r2
 800092c:	edd3 7a00 	vldr	s15, [r3]
 8000930:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8000934:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000938:	eef0 7ae7 	vabs.f32	s15, s15
 800093c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000940:	eeb0 0a67 	vmov.f32	s0, s15
 8000944:	f009 f902 	bl	8009b4c <expf>
 8000948:	eef0 7a40 	vmov.f32	s15, s0
 800094c:	ee28 7a27 	vmul.f32	s14, s16, s15
 8000950:	4bcc      	ldr	r3, [pc, #816]	; (8000c84 <calcular_z3_z4+0x7c0>)
 8000952:	edd3 7a00 	vldr	s15, [r3]
 8000956:	ee77 7a27 	vadd.f32	s15, s14, s15
 800095a:	4bca      	ldr	r3, [pc, #808]	; (8000c84 <calcular_z3_z4+0x7c0>)
 800095c:	edc3 7a00 	vstr	s15, [r3]
				for (int i = 0; i < N4; i++) {
 8000960:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000962:	3301      	adds	r3, #1
 8000964:	64bb      	str	r3, [r7, #72]	; 0x48
 8000966:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000968:	2b03      	cmp	r3, #3
 800096a:	ddcd      	ble.n	8000908 <calcular_z3_z4+0x444>


	            // DIN�?MICA DE OSCILADORES (MÉTODO DE EULER)

	            // Cálculo de alpha
	            alpha = 1.0f - sqrtf(x * x + y * y);
 800096c:	4bc6      	ldr	r3, [pc, #792]	; (8000c88 <calcular_z3_z4+0x7c4>)
 800096e:	ed93 7a00 	vldr	s14, [r3]
 8000972:	4bc5      	ldr	r3, [pc, #788]	; (8000c88 <calcular_z3_z4+0x7c4>)
 8000974:	edd3 7a00 	vldr	s15, [r3]
 8000978:	ee27 7a27 	vmul.f32	s14, s14, s15
 800097c:	4bc3      	ldr	r3, [pc, #780]	; (8000c8c <calcular_z3_z4+0x7c8>)
 800097e:	edd3 6a00 	vldr	s13, [r3]
 8000982:	4bc2      	ldr	r3, [pc, #776]	; (8000c8c <calcular_z3_z4+0x7c8>)
 8000984:	edd3 7a00 	vldr	s15, [r3]
 8000988:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800098c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000990:	eeb0 0a67 	vmov.f32	s0, s15
 8000994:	f009 f930 	bl	8009bf8 <sqrtf>
 8000998:	eef0 7a40 	vmov.f32	s15, s0
 800099c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80009a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80009a4:	4bba      	ldr	r3, [pc, #744]	; (8000c90 <calcular_z3_z4+0x7cc>)
 80009a6:	edc3 7a00 	vstr	s15, [r3]

	            // Oscilador base (x, y)
	            x_new = x + dt * (alpha * x - omega * y);
 80009aa:	4bb9      	ldr	r3, [pc, #740]	; (8000c90 <calcular_z3_z4+0x7cc>)
 80009ac:	ed93 7a00 	vldr	s14, [r3]
 80009b0:	4bb5      	ldr	r3, [pc, #724]	; (8000c88 <calcular_z3_z4+0x7c4>)
 80009b2:	edd3 7a00 	vldr	s15, [r3]
 80009b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009ba:	4bb6      	ldr	r3, [pc, #728]	; (8000c94 <calcular_z3_z4+0x7d0>)
 80009bc:	edd3 6a00 	vldr	s13, [r3]
 80009c0:	4bb2      	ldr	r3, [pc, #712]	; (8000c8c <calcular_z3_z4+0x7c8>)
 80009c2:	edd3 7a00 	vldr	s15, [r3]
 80009c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80009ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009ce:	4bb2      	ldr	r3, [pc, #712]	; (8000c98 <calcular_z3_z4+0x7d4>)
 80009d0:	edd3 7a00 	vldr	s15, [r3]
 80009d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009d8:	4bab      	ldr	r3, [pc, #684]	; (8000c88 <calcular_z3_z4+0x7c4>)
 80009da:	edd3 7a00 	vldr	s15, [r3]
 80009de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009e2:	4bae      	ldr	r3, [pc, #696]	; (8000c9c <calcular_z3_z4+0x7d8>)
 80009e4:	edc3 7a00 	vstr	s15, [r3]
	            y_new = y + dt * (alpha * y + omega * x);
 80009e8:	4ba9      	ldr	r3, [pc, #676]	; (8000c90 <calcular_z3_z4+0x7cc>)
 80009ea:	ed93 7a00 	vldr	s14, [r3]
 80009ee:	4ba7      	ldr	r3, [pc, #668]	; (8000c8c <calcular_z3_z4+0x7c8>)
 80009f0:	edd3 7a00 	vldr	s15, [r3]
 80009f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009f8:	4ba6      	ldr	r3, [pc, #664]	; (8000c94 <calcular_z3_z4+0x7d0>)
 80009fa:	edd3 6a00 	vldr	s13, [r3]
 80009fe:	4ba2      	ldr	r3, [pc, #648]	; (8000c88 <calcular_z3_z4+0x7c4>)
 8000a00:	edd3 7a00 	vldr	s15, [r3]
 8000a04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a0c:	4ba2      	ldr	r3, [pc, #648]	; (8000c98 <calcular_z3_z4+0x7d4>)
 8000a0e:	edd3 7a00 	vldr	s15, [r3]
 8000a12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a16:	4b9d      	ldr	r3, [pc, #628]	; (8000c8c <calcular_z3_z4+0x7c8>)
 8000a18:	edd3 7a00 	vldr	s15, [r3]
 8000a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a20:	4b9f      	ldr	r3, [pc, #636]	; (8000ca0 <calcular_z3_z4+0x7dc>)
 8000a22:	edc3 7a00 	vstr	s15, [r3]

	            // Oscilador 3
	            float primerTermino3 = -beta3 * (z3 - z0_1);
 8000a26:	eddf 7a9f 	vldr	s15, [pc, #636]	; 8000ca4 <calcular_z3_z4+0x7e0>
 8000a2a:	eeb1 7a67 	vneg.f32	s14, s15
 8000a2e:	4b9e      	ldr	r3, [pc, #632]	; (8000ca8 <calcular_z3_z4+0x7e4>)
 8000a30:	edd3 7a00 	vldr	s15, [r3]
 8000a34:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8000cac <calcular_z3_z4+0x7e8>
 8000a38:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000a3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a40:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	            float dzdt3 = -primerTermino3 + atractores3;
 8000a44:	4b9a      	ldr	r3, [pc, #616]	; (8000cb0 <calcular_z3_z4+0x7ec>)
 8000a46:	ed93 7a00 	vldr	s14, [r3]
 8000a4a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000a4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a52:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	            z3_new = z3 + dzdt3 * dt;
 8000a56:	4b90      	ldr	r3, [pc, #576]	; (8000c98 <calcular_z3_z4+0x7d4>)
 8000a58:	ed93 7a00 	vldr	s14, [r3]
 8000a5c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000a60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a64:	4b90      	ldr	r3, [pc, #576]	; (8000ca8 <calcular_z3_z4+0x7e4>)
 8000a66:	edd3 7a00 	vldr	s15, [r3]
 8000a6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a6e:	4b91      	ldr	r3, [pc, #580]	; (8000cb4 <calcular_z3_z4+0x7f0>)
 8000a70:	edc3 7a00 	vstr	s15, [r3]

	            // Oscilador 4
	            float primerTermino4 = -beta4 * (z4 - z0_4);
 8000a74:	eddf 7a90 	vldr	s15, [pc, #576]	; 8000cb8 <calcular_z3_z4+0x7f4>
 8000a78:	eeb1 7a67 	vneg.f32	s14, s15
 8000a7c:	4b8f      	ldr	r3, [pc, #572]	; (8000cbc <calcular_z3_z4+0x7f8>)
 8000a7e:	edd3 7a00 	vldr	s15, [r3]
 8000a82:	eddf 6a8f 	vldr	s13, [pc, #572]	; 8000cc0 <calcular_z3_z4+0x7fc>
 8000a86:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a8e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	            float dzdt4 = -primerTermino4 + atractores4;
 8000a92:	4b8c      	ldr	r3, [pc, #560]	; (8000cc4 <calcular_z3_z4+0x800>)
 8000a94:	ed93 7a00 	vldr	s14, [r3]
 8000a98:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000a9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000aa0:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	            z4_new = z4 + dzdt4 * dt;
 8000aa4:	4b7c      	ldr	r3, [pc, #496]	; (8000c98 <calcular_z3_z4+0x7d4>)
 8000aa6:	ed93 7a00 	vldr	s14, [r3]
 8000aaa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000aae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ab2:	4b82      	ldr	r3, [pc, #520]	; (8000cbc <calcular_z3_z4+0x7f8>)
 8000ab4:	edd3 7a00 	vldr	s15, [r3]
 8000ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000abc:	4b82      	ldr	r3, [pc, #520]	; (8000cc8 <calcular_z3_z4+0x804>)
 8000abe:	edc3 7a00 	vstr	s15, [r3]


	            // Oscilador 3
				float primerTermino1 = -beta3 * (z1 - z0_1);
 8000ac2:	eddf 7a78 	vldr	s15, [pc, #480]	; 8000ca4 <calcular_z3_z4+0x7e0>
 8000ac6:	eeb1 7a67 	vneg.f32	s14, s15
 8000aca:	4b80      	ldr	r3, [pc, #512]	; (8000ccc <calcular_z3_z4+0x808>)
 8000acc:	edd3 7a00 	vldr	s15, [r3]
 8000ad0:	eddf 6a76 	vldr	s13, [pc, #472]	; 8000cac <calcular_z3_z4+0x7e8>
 8000ad4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000ad8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000adc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
				float dzdt1 = -primerTermino1 + atractores1;
 8000ae0:	4b7b      	ldr	r3, [pc, #492]	; (8000cd0 <calcular_z3_z4+0x80c>)
 8000ae2:	ed93 7a00 	vldr	s14, [r3]
 8000ae6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000aee:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				z1_new = z1 + dzdt1 * dt;
 8000af2:	4b69      	ldr	r3, [pc, #420]	; (8000c98 <calcular_z3_z4+0x7d4>)
 8000af4:	ed93 7a00 	vldr	s14, [r3]
 8000af8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000afc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b00:	4b72      	ldr	r3, [pc, #456]	; (8000ccc <calcular_z3_z4+0x808>)
 8000b02:	edd3 7a00 	vldr	s15, [r3]
 8000b06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b0a:	4b72      	ldr	r3, [pc, #456]	; (8000cd4 <calcular_z3_z4+0x810>)
 8000b0c:	edc3 7a00 	vstr	s15, [r3]

				// Oscilador 4
				float primerTermino2 = -beta4 * (z2 - z0_4);
 8000b10:	eddf 7a69 	vldr	s15, [pc, #420]	; 8000cb8 <calcular_z3_z4+0x7f4>
 8000b14:	eeb1 7a67 	vneg.f32	s14, s15
 8000b18:	4b6f      	ldr	r3, [pc, #444]	; (8000cd8 <calcular_z3_z4+0x814>)
 8000b1a:	edd3 7a00 	vldr	s15, [r3]
 8000b1e:	eddf 6a68 	vldr	s13, [pc, #416]	; 8000cc0 <calcular_z3_z4+0x7fc>
 8000b22:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b2a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
				float dzdt2 = -primerTermino2 + atractores2;
 8000b2e:	4b6b      	ldr	r3, [pc, #428]	; (8000cdc <calcular_z3_z4+0x818>)
 8000b30:	ed93 7a00 	vldr	s14, [r3]
 8000b34:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b3c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
				z2_new = z2 + dzdt2 * dt;
 8000b40:	4b55      	ldr	r3, [pc, #340]	; (8000c98 <calcular_z3_z4+0x7d4>)
 8000b42:	ed93 7a00 	vldr	s14, [r3]
 8000b46:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000b4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b4e:	4b62      	ldr	r3, [pc, #392]	; (8000cd8 <calcular_z3_z4+0x814>)
 8000b50:	edd3 7a00 	vldr	s15, [r3]
 8000b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b58:	4b61      	ldr	r3, [pc, #388]	; (8000ce0 <calcular_z3_z4+0x81c>)
 8000b5a:	edc3 7a00 	vstr	s15, [r3]

				float primerTermino5 = -beta3 * (z5 - z0_1);
 8000b5e:	eddf 7a51 	vldr	s15, [pc, #324]	; 8000ca4 <calcular_z3_z4+0x7e0>
 8000b62:	eeb1 7a67 	vneg.f32	s14, s15
 8000b66:	4b5f      	ldr	r3, [pc, #380]	; (8000ce4 <calcular_z3_z4+0x820>)
 8000b68:	edd3 7a00 	vldr	s15, [r3]
 8000b6c:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8000cac <calcular_z3_z4+0x7e8>
 8000b70:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000b74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b78:	edc7 7a08 	vstr	s15, [r7, #32]
				float dzdt5 = -primerTermino5 + atractores5;
 8000b7c:	4b5a      	ldr	r3, [pc, #360]	; (8000ce8 <calcular_z3_z4+0x824>)
 8000b7e:	ed93 7a00 	vldr	s14, [r3]
 8000b82:	edd7 7a08 	vldr	s15, [r7, #32]
 8000b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b8a:	edc7 7a07 	vstr	s15, [r7, #28]
				z5_new = z5 + dzdt5 * dt;
 8000b8e:	4b42      	ldr	r3, [pc, #264]	; (8000c98 <calcular_z3_z4+0x7d4>)
 8000b90:	ed93 7a00 	vldr	s14, [r3]
 8000b94:	edd7 7a07 	vldr	s15, [r7, #28]
 8000b98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b9c:	4b51      	ldr	r3, [pc, #324]	; (8000ce4 <calcular_z3_z4+0x820>)
 8000b9e:	edd3 7a00 	vldr	s15, [r3]
 8000ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ba6:	4b51      	ldr	r3, [pc, #324]	; (8000cec <calcular_z3_z4+0x828>)
 8000ba8:	edc3 7a00 	vstr	s15, [r3]

				// Oscilador 4
				float primerTermino6 = -beta4 * (z6 - z0_4);
 8000bac:	eddf 7a42 	vldr	s15, [pc, #264]	; 8000cb8 <calcular_z3_z4+0x7f4>
 8000bb0:	eeb1 7a67 	vneg.f32	s14, s15
 8000bb4:	4b4e      	ldr	r3, [pc, #312]	; (8000cf0 <calcular_z3_z4+0x82c>)
 8000bb6:	edd3 7a00 	vldr	s15, [r3]
 8000bba:	eddf 6a41 	vldr	s13, [pc, #260]	; 8000cc0 <calcular_z3_z4+0x7fc>
 8000bbe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bc6:	edc7 7a06 	vstr	s15, [r7, #24]
				float dzdt6 = -primerTermino6 + atractores6;
 8000bca:	4b2e      	ldr	r3, [pc, #184]	; (8000c84 <calcular_z3_z4+0x7c0>)
 8000bcc:	ed93 7a00 	vldr	s14, [r3]
 8000bd0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000bd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bd8:	edc7 7a05 	vstr	s15, [r7, #20]
				z6_new = z6 + dzdt6 * dt;
 8000bdc:	4b2e      	ldr	r3, [pc, #184]	; (8000c98 <calcular_z3_z4+0x7d4>)
 8000bde:	ed93 7a00 	vldr	s14, [r3]
 8000be2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000be6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bea:	4b41      	ldr	r3, [pc, #260]	; (8000cf0 <calcular_z3_z4+0x82c>)
 8000bec:	edd3 7a00 	vldr	s15, [r3]
 8000bf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bf4:	4b3f      	ldr	r3, [pc, #252]	; (8000cf4 <calcular_z3_z4+0x830>)
 8000bf6:	edc3 7a00 	vstr	s15, [r3]


				// Oscilador 3
				float primerTermino7 = -beta3 * (z7 - z0_1);
 8000bfa:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8000ca4 <calcular_z3_z4+0x7e0>
 8000bfe:	eeb1 7a67 	vneg.f32	s14, s15
 8000c02:	4b3d      	ldr	r3, [pc, #244]	; (8000cf8 <calcular_z3_z4+0x834>)
 8000c04:	edd3 7a00 	vldr	s15, [r3]
 8000c08:	eddf 6a28 	vldr	s13, [pc, #160]	; 8000cac <calcular_z3_z4+0x7e8>
 8000c0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c14:	edc7 7a04 	vstr	s15, [r7, #16]
				float dzdt7 = -primerTermino7 + atractores7;
 8000c18:	4b38      	ldr	r3, [pc, #224]	; (8000cfc <calcular_z3_z4+0x838>)
 8000c1a:	ed93 7a00 	vldr	s14, [r3]
 8000c1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c26:	edc7 7a03 	vstr	s15, [r7, #12]
				z7_new = z7 + dzdt7 * dt;
 8000c2a:	4b1b      	ldr	r3, [pc, #108]	; (8000c98 <calcular_z3_z4+0x7d4>)
 8000c2c:	ed93 7a00 	vldr	s14, [r3]
 8000c30:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c38:	4b2f      	ldr	r3, [pc, #188]	; (8000cf8 <calcular_z3_z4+0x834>)
 8000c3a:	edd3 7a00 	vldr	s15, [r3]
 8000c3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c42:	4b2f      	ldr	r3, [pc, #188]	; (8000d00 <calcular_z3_z4+0x83c>)
 8000c44:	edc3 7a00 	vstr	s15, [r3]

				// Oscilador 4
				float primerTermino8 = -beta4 * (z8 - z0_4);
 8000c48:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8000cb8 <calcular_z3_z4+0x7f4>
 8000c4c:	eeb1 7a67 	vneg.f32	s14, s15
 8000c50:	4b2c      	ldr	r3, [pc, #176]	; (8000d04 <calcular_z3_z4+0x840>)
 8000c52:	edd3 7a00 	vldr	s15, [r3]
 8000c56:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8000cc0 <calcular_z3_z4+0x7fc>
 8000c5a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c62:	edc7 7a02 	vstr	s15, [r7, #8]
				float dzdt8 = -primerTermino8 + atractores8;
 8000c66:	4b28      	ldr	r3, [pc, #160]	; (8000d08 <calcular_z3_z4+0x844>)
 8000c68:	ed93 7a00 	vldr	s14, [r3]
 8000c6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c74:	e04a      	b.n	8000d0c <calcular_z3_z4+0x848>
 8000c76:	bf00      	nop
 8000c78:	0800a294 	.word	0x0800a294
 8000c7c:	0800a2a4 	.word	0x0800a2a4
 8000c80:	0800a2b4 	.word	0x0800a2b4
 8000c84:	200001c4 	.word	0x200001c4
 8000c88:	20000000 	.word	0x20000000
 8000c8c:	2000016c 	.word	0x2000016c
 8000c90:	20000164 	.word	0x20000164
 8000c94:	20000028 	.word	0x20000028
 8000c98:	20000024 	.word	0x20000024
 8000c9c:	200001d0 	.word	0x200001d0
 8000ca0:	200001d4 	.word	0x200001d4
 8000ca4:	c285f190 	.word	0xc285f190
 8000ca8:	20000004 	.word	0x20000004
 8000cac:	3f19999a 	.word	0x3f19999a
 8000cb0:	200001b0 	.word	0x200001b0
 8000cb4:	200001d8 	.word	0x200001d8
 8000cb8:	c0594af5 	.word	0xc0594af5
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	3edc28f6 	.word	0x3edc28f6
 8000cc4:	200001b4 	.word	0x200001b4
 8000cc8:	200001dc 	.word	0x200001dc
 8000ccc:	2000000c 	.word	0x2000000c
 8000cd0:	200001b8 	.word	0x200001b8
 8000cd4:	200001e0 	.word	0x200001e0
 8000cd8:	20000010 	.word	0x20000010
 8000cdc:	200001bc 	.word	0x200001bc
 8000ce0:	200001e4 	.word	0x200001e4
 8000ce4:	20000014 	.word	0x20000014
 8000ce8:	200001c0 	.word	0x200001c0
 8000cec:	200001e8 	.word	0x200001e8
 8000cf0:	20000018 	.word	0x20000018
 8000cf4:	200001ec 	.word	0x200001ec
 8000cf8:	2000001c 	.word	0x2000001c
 8000cfc:	200001c8 	.word	0x200001c8
 8000d00:	200001f0 	.word	0x200001f0
 8000d04:	20000020 	.word	0x20000020
 8000d08:	200001cc 	.word	0x200001cc
 8000d0c:	edc7 7a01 	vstr	s15, [r7, #4]
				z8_new = z8 + dzdt8 * dt;
 8000d10:	4b1e      	ldr	r3, [pc, #120]	; (8000d8c <calcular_z3_z4+0x8c8>)
 8000d12:	ed93 7a00 	vldr	s14, [r3]
 8000d16:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d1e:	4b1c      	ldr	r3, [pc, #112]	; (8000d90 <calcular_z3_z4+0x8cc>)
 8000d20:	edd3 7a00 	vldr	s15, [r3]
 8000d24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d28:	4b1a      	ldr	r3, [pc, #104]	; (8000d94 <calcular_z3_z4+0x8d0>)
 8000d2a:	edc3 7a00 	vstr	s15, [r3]

	                // ACTUALIZAR ESTADO
	            x = x_new;
 8000d2e:	4b1a      	ldr	r3, [pc, #104]	; (8000d98 <calcular_z3_z4+0x8d4>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a1a      	ldr	r2, [pc, #104]	; (8000d9c <calcular_z3_z4+0x8d8>)
 8000d34:	6013      	str	r3, [r2, #0]
	            y = y_new;
 8000d36:	4b1a      	ldr	r3, [pc, #104]	; (8000da0 <calcular_z3_z4+0x8dc>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a1a      	ldr	r2, [pc, #104]	; (8000da4 <calcular_z3_z4+0x8e0>)
 8000d3c:	6013      	str	r3, [r2, #0]

	            z3 = z3_new;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <calcular_z3_z4+0x8e4>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a1a      	ldr	r2, [pc, #104]	; (8000dac <calcular_z3_z4+0x8e8>)
 8000d44:	6013      	str	r3, [r2, #0]
	            z4 = z4_new;
 8000d46:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <calcular_z3_z4+0x8ec>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a1a      	ldr	r2, [pc, #104]	; (8000db4 <calcular_z3_z4+0x8f0>)
 8000d4c:	6013      	str	r3, [r2, #0]

	            z1 = z1_new;
 8000d4e:	4b1a      	ldr	r3, [pc, #104]	; (8000db8 <calcular_z3_z4+0x8f4>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a1a      	ldr	r2, [pc, #104]	; (8000dbc <calcular_z3_z4+0x8f8>)
 8000d54:	6013      	str	r3, [r2, #0]
	            z2 = z2_new;
 8000d56:	4b1a      	ldr	r3, [pc, #104]	; (8000dc0 <calcular_z3_z4+0x8fc>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a1a      	ldr	r2, [pc, #104]	; (8000dc4 <calcular_z3_z4+0x900>)
 8000d5c:	6013      	str	r3, [r2, #0]

	            z5 = z5_new;
 8000d5e:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <calcular_z3_z4+0x904>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a1a      	ldr	r2, [pc, #104]	; (8000dcc <calcular_z3_z4+0x908>)
 8000d64:	6013      	str	r3, [r2, #0]
				z6 = z6_new;
 8000d66:	4b1a      	ldr	r3, [pc, #104]	; (8000dd0 <calcular_z3_z4+0x90c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a1a      	ldr	r2, [pc, #104]	; (8000dd4 <calcular_z3_z4+0x910>)
 8000d6c:	6013      	str	r3, [r2, #0]

				z7 = z7_new;
 8000d6e:	4b1a      	ldr	r3, [pc, #104]	; (8000dd8 <calcular_z3_z4+0x914>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a1a      	ldr	r2, [pc, #104]	; (8000ddc <calcular_z3_z4+0x918>)
 8000d74:	6013      	str	r3, [r2, #0]
				z8 = z8_new;
 8000d76:	4b07      	ldr	r3, [pc, #28]	; (8000d94 <calcular_z3_z4+0x8d0>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a05      	ldr	r2, [pc, #20]	; (8000d90 <calcular_z3_z4+0x8cc>)
 8000d7c:	6013      	str	r3, [r2, #0]

}
 8000d7e:	bf00      	nop
 8000d80:	3768      	adds	r7, #104	; 0x68
 8000d82:	46bd      	mov	sp, r7
 8000d84:	ecbd 8b02 	vpop	{d8}
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000024 	.word	0x20000024
 8000d90:	20000020 	.word	0x20000020
 8000d94:	200001f4 	.word	0x200001f4
 8000d98:	200001d0 	.word	0x200001d0
 8000d9c:	20000000 	.word	0x20000000
 8000da0:	200001d4 	.word	0x200001d4
 8000da4:	2000016c 	.word	0x2000016c
 8000da8:	200001d8 	.word	0x200001d8
 8000dac:	20000004 	.word	0x20000004
 8000db0:	200001dc 	.word	0x200001dc
 8000db4:	20000008 	.word	0x20000008
 8000db8:	200001e0 	.word	0x200001e0
 8000dbc:	2000000c 	.word	0x2000000c
 8000dc0:	200001e4 	.word	0x200001e4
 8000dc4:	20000010 	.word	0x20000010
 8000dc8:	200001e8 	.word	0x200001e8
 8000dcc:	20000014 	.word	0x20000014
 8000dd0:	200001ec 	.word	0x200001ec
 8000dd4:	20000018 	.word	0x20000018
 8000dd8:	200001f0 	.word	0x200001f0
 8000ddc:	2000001c 	.word	0x2000001c

08000de0 <enviar_dato>:


void enviar_dato(uint8_t* dato, uint8_t size ){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	460b      	mov	r3, r1
 8000dea:	70fb      	strb	r3, [r7, #3]

	HAL_UART_Transmit(&huart2, dato, size, HAL_MAX_DELAY);
 8000dec:	78fb      	ldrb	r3, [r7, #3]
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	f04f 33ff 	mov.w	r3, #4294967295
 8000df4:	6879      	ldr	r1, [r7, #4]
 8000df6:	4803      	ldr	r0, [pc, #12]	; (8000e04 <enviar_dato+0x24>)
 8000df8:	f004 f8af 	bl	8004f5a <HAL_UART_Transmit>
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	2000011c 	.word	0x2000011c

08000e08 <syncwrite_mover_servos>:

void syncwrite_mover_servos(uint8_t *ids, uint16_t *posiciones, uint8_t cantidad){
 8000e08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e0c:	b08d      	sub	sp, #52	; 0x34
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	60f8      	str	r0, [r7, #12]
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	4613      	mov	r3, r2
 8000e16:	71fb      	strb	r3, [r7, #7]
 8000e18:	466b      	mov	r3, sp
 8000e1a:	461e      	mov	r6, r3
	const uint8_t INSTRUCCION = 0x83; //FUNCION SYNWRITE EN HEZADECIMAL UWU
 8000e1c:	2383      	movs	r3, #131	; 0x83
 8000e1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	const uint8_t ID_BROADCAST = 0xFE;
 8000e22:	23fe      	movs	r3, #254	; 0xfe
 8000e24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	const uint8_t START_ADDR = GOAL_POSITION_L;
 8000e28:	231e      	movs	r3, #30
 8000e2a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	const uint8_t BYTES_POR_SERVO = 3; //es el id + 2 bytes de posicion
 8000e2e:	2303      	movs	r3, #3
 8000e30:	f887 3020 	strb.w	r3, [r7, #32]
	// algo como 4 headers + N *3(id + 2 bytes) + 1 byte de cheksum

	uint8_t longitud = 4+ cantidad*BYTES_POR_SERVO;
 8000e34:	79fa      	ldrb	r2, [r7, #7]
 8000e36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e3a:	fb12 f303 	smulbb	r3, r2, r3
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	3304      	adds	r3, #4
 8000e42:	77fb      	strb	r3, [r7, #31]
	uint8_t paquete[6 + cantidad * BYTES_POR_SERVO];
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000e4a:	fb02 f303 	mul.w	r3, r2, r3
 8000e4e:	1d99      	adds	r1, r3, #6
 8000e50:	1e4b      	subs	r3, r1, #1
 8000e52:	61bb      	str	r3, [r7, #24]
 8000e54:	460a      	mov	r2, r1
 8000e56:	2300      	movs	r3, #0
 8000e58:	4690      	mov	r8, r2
 8000e5a:	4699      	mov	r9, r3
 8000e5c:	f04f 0200 	mov.w	r2, #0
 8000e60:	f04f 0300 	mov.w	r3, #0
 8000e64:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e68:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e6c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e70:	460a      	mov	r2, r1
 8000e72:	2300      	movs	r3, #0
 8000e74:	4614      	mov	r4, r2
 8000e76:	461d      	mov	r5, r3
 8000e78:	f04f 0200 	mov.w	r2, #0
 8000e7c:	f04f 0300 	mov.w	r3, #0
 8000e80:	00eb      	lsls	r3, r5, #3
 8000e82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e86:	00e2      	lsls	r2, r4, #3
 8000e88:	460b      	mov	r3, r1
 8000e8a:	3307      	adds	r3, #7
 8000e8c:	08db      	lsrs	r3, r3, #3
 8000e8e:	00db      	lsls	r3, r3, #3
 8000e90:	ebad 0d03 	sub.w	sp, sp, r3
 8000e94:	466b      	mov	r3, sp
 8000e96:	3300      	adds	r3, #0
 8000e98:	617b      	str	r3, [r7, #20]

	int i = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
	    paquete[i++] = 0xFF;
 8000e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea0:	1c5a      	adds	r2, r3, #1
 8000ea2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000ea4:	697a      	ldr	r2, [r7, #20]
 8000ea6:	21ff      	movs	r1, #255	; 0xff
 8000ea8:	54d1      	strb	r1, [r2, r3]
	    paquete[i++] = 0xFF;
 8000eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eac:	1c5a      	adds	r2, r3, #1
 8000eae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000eb0:	697a      	ldr	r2, [r7, #20]
 8000eb2:	21ff      	movs	r1, #255	; 0xff
 8000eb4:	54d1      	strb	r1, [r2, r3]
	    paquete[i++] = ID_BROADCAST;
 8000eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eb8:	1c5a      	adds	r2, r3, #1
 8000eba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8000ec2:	54d1      	strb	r1, [r2, r3]
	    paquete[i++] = longitud;
 8000ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ec6:	1c5a      	adds	r2, r3, #1
 8000ec8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	7ff9      	ldrb	r1, [r7, #31]
 8000ece:	54d1      	strb	r1, [r2, r3]
	    paquete[i++] = INSTRUCCION;
 8000ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ed2:	1c5a      	adds	r2, r3, #1
 8000ed4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8000edc:	54d1      	strb	r1, [r2, r3]
	    paquete[i++] = START_ADDR;
 8000ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ee0:	1c5a      	adds	r2, r3, #1
 8000ee2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000ee4:	697a      	ldr	r2, [r7, #20]
 8000ee6:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 8000eea:	54d1      	strb	r1, [r2, r3]
	    paquete[i++] = 2; // 2 bytes por dato (posición)
 8000eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eee:	1c5a      	adds	r2, r3, #1
 8000ef0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000ef2:	697a      	ldr	r2, [r7, #20]
 8000ef4:	2102      	movs	r1, #2
 8000ef6:	54d1      	strb	r1, [r2, r3]

	    for (uint8_t j = 0; j < cantidad; j++) {
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8000efe:	e025      	b.n	8000f4c <syncwrite_mover_servos+0x144>
	            uint16_t pos = posiciones[j];
 8000f00:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	4413      	add	r3, r2
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	827b      	strh	r3, [r7, #18]
	            paquete[i++] = ids[j];         // ID del servo
 8000f0e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	441a      	add	r2, r3
 8000f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f18:	1c59      	adds	r1, r3, #1
 8000f1a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000f1c:	7811      	ldrb	r1, [r2, #0]
 8000f1e:	697a      	ldr	r2, [r7, #20]
 8000f20:	54d1      	strb	r1, [r2, r3]
	            paquete[i++] = pos & 0xFF;     // LSB
 8000f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f24:	1c5a      	adds	r2, r3, #1
 8000f26:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000f28:	8a7a      	ldrh	r2, [r7, #18]
 8000f2a:	b2d1      	uxtb	r1, r2
 8000f2c:	697a      	ldr	r2, [r7, #20]
 8000f2e:	54d1      	strb	r1, [r2, r3]
	            paquete[i++] = (pos >> 8) & 0xFF; // MSB
 8000f30:	8a7b      	ldrh	r3, [r7, #18]
 8000f32:	0a1b      	lsrs	r3, r3, #8
 8000f34:	b299      	uxth	r1, r3
 8000f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f38:	1c5a      	adds	r2, r3, #1
 8000f3a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000f3c:	b2c9      	uxtb	r1, r1
 8000f3e:	697a      	ldr	r2, [r7, #20]
 8000f40:	54d1      	strb	r1, [r2, r3]
	    for (uint8_t j = 0; j < cantidad; j++) {
 8000f42:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000f46:	3301      	adds	r3, #1
 8000f48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8000f4c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d3d4      	bcc.n	8000f00 <syncwrite_mover_servos+0xf8>
	        }
	    //cheksum

	    uint8_t checksum = 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	       for (int j = 2; j < i; j++) {
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	627b      	str	r3, [r7, #36]	; 0x24
 8000f60:	e00b      	b.n	8000f7a <syncwrite_mover_servos+0x172>
	           checksum += paquete[j];
 8000f62:	697a      	ldr	r2, [r7, #20]
 8000f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f66:	4413      	add	r3, r2
 8000f68:	781a      	ldrb	r2, [r3, #0]
 8000f6a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000f6e:	4413      	add	r3, r2
 8000f70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	       for (int j = 2; j < i; j++) {
 8000f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f76:	3301      	adds	r3, #1
 8000f78:	627b      	str	r3, [r7, #36]	; 0x24
 8000f7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	dbef      	blt.n	8000f62 <syncwrite_mover_servos+0x15a>
	       }
	       checksum = ~checksum;
 8000f82:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000f86:	43db      	mvns	r3, r3
 8000f88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	       paquete[i++] = checksum;
 8000f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f8e:	1c5a      	adds	r2, r3, #1
 8000f90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	f897 102a 	ldrb.w	r1, [r7, #42]	; 0x2a
 8000f98:	54d1      	strb	r1, [r2, r3]

	       // Enviar por UART
	       enviar_dato(paquete, i);
 8000f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	6978      	ldr	r0, [r7, #20]
 8000fa2:	f7ff ff1d 	bl	8000de0 <enviar_dato>
 8000fa6:	46b5      	mov	sp, r6
}
 8000fa8:	bf00      	nop
 8000faa:	3734      	adds	r7, #52	; 0x34
 8000fac:	46bd      	mov	sp, r7
 8000fae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08000fb4 <grados_a_posicion>:

uint16_t grados_a_posicion(float grados) {
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	ed87 0a01 	vstr	s0, [r7, #4]
    if (grados < 0.0f) grados = 0.0f;
 8000fbe:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fca:	d502      	bpl.n	8000fd2 <grados_a_posicion+0x1e>
 8000fcc:	f04f 0300 	mov.w	r3, #0
 8000fd0:	607b      	str	r3, [r7, #4]
    if (grados > 300.0f) grados = 300.0f;
 8000fd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fd6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800100c <grados_a_posicion+0x58>
 8000fda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe2:	dd01      	ble.n	8000fe8 <grados_a_posicion+0x34>
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	; (8001010 <grados_a_posicion+0x5c>)
 8000fe6:	607b      	str	r3, [r7, #4]
    return (uint16_t)(grados * (1023.0f / 300.0f));
 8000fe8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fec:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001014 <grados_a_posicion+0x60>
 8000ff0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ff4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ff8:	ee17 3a90 	vmov	r3, s15
 8000ffc:	b29b      	uxth	r3, r3
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	43960000 	.word	0x43960000
 8001010:	43960000 	.word	0x43960000
 8001014:	405a3d71 	.word	0x405a3d71

08001018 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001018:	b5b0      	push	{r4, r5, r7, lr}
 800101a:	b092      	sub	sp, #72	; 0x48
 800101c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101e:	f000 fd19 	bl	8001a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001022:	f000 f9a7 	bl	8001374 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001026:	f000 fa6f 	bl	8001508 <MX_GPIO_Init>
  MX_SPI1_Init();
 800102a:	f000 fa0d 	bl	8001448 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800102e:	f008 f943 	bl	80092b8 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8001032:	f000 fa3f 	bl	80014b4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  uint8_t id[] = {0, 1, 2,3,4,5,6,7,8,9,10,11};
 8001036:	4ab6      	ldr	r2, [pc, #728]	; (8001310 <main+0x2f8>)
 8001038:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800103c:	ca07      	ldmia	r2, {r0, r1, r2}
 800103e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  uint16_t posicion[] = {512, 512, 410,512, 512, 410,512, 512, 410,512, 512, 410};
 8001042:	4bb4      	ldr	r3, [pc, #720]	; (8001314 <main+0x2fc>)
 8001044:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001048:	461d      	mov	r5, r3
 800104a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800104c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001052:	e884 0003 	stmia.w	r4, {r0, r1}


  syncwrite_mover_servos(id, posicion, 12);
 8001056:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800105a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800105e:	220c      	movs	r2, #12
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fed1 	bl	8000e08 <syncwrite_mover_servos>

  HAL_Delay(3000);
 8001066:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800106a:	f000 fd65 	bl	8001b38 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800106e:	f008 f949 	bl	8009304 <MX_USB_HOST_Process>
    calcular_z3_z4();
 8001072:	f7ff fa27 	bl	80004c4 <calcular_z3_z4>

        z3_grados = (z3 * 24 + 148);
 8001076:	4ba8      	ldr	r3, [pc, #672]	; (8001318 <main+0x300>)
 8001078:	edd3 7a00 	vldr	s15, [r3]
 800107c:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8001080:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001084:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 800131c <main+0x304>
 8001088:	ee77 7a87 	vadd.f32	s15, s15, s14
 800108c:	4ba4      	ldr	r3, [pc, #656]	; (8001320 <main+0x308>)
 800108e:	edc3 7a00 	vstr	s15, [r3]
        z4_grados = z4 * 38  + 98;				//DI
 8001092:	4ba4      	ldr	r3, [pc, #656]	; (8001324 <main+0x30c>)
 8001094:	edd3 7a00 	vldr	s15, [r3]
 8001098:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8001328 <main+0x310>
 800109c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010a0:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 800132c <main+0x314>
 80010a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010a8:	4ba1      	ldr	r3, [pc, #644]	; (8001330 <main+0x318>)
 80010aa:	edc3 7a00 	vstr	s15, [r3]

        z7_grados = (z1 * 24 + 148);
 80010ae:	4ba1      	ldr	r3, [pc, #644]	; (8001334 <main+0x31c>)
 80010b0:	edd3 7a00 	vldr	s15, [r3]
 80010b4:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 80010b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010bc:	ed9f 7a97 	vldr	s14, [pc, #604]	; 800131c <main+0x304>
 80010c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010c4:	4b9c      	ldr	r3, [pc, #624]	; (8001338 <main+0x320>)
 80010c6:	edc3 7a00 	vstr	s15, [r3]
        z8_grados = z2 * 38  + 98;				//DD
 80010ca:	4b9c      	ldr	r3, [pc, #624]	; (800133c <main+0x324>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8001328 <main+0x310>
 80010d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d8:	ed9f 7a94 	vldr	s14, [pc, #592]	; 800132c <main+0x314>
 80010dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010e0:	4b97      	ldr	r3, [pc, #604]	; (8001340 <main+0x328>)
 80010e2:	edc3 7a00 	vstr	s15, [r3]

        z1_grados = (z1 * 24 + 148);
 80010e6:	4b93      	ldr	r3, [pc, #588]	; (8001334 <main+0x31c>)
 80010e8:	edd3 7a00 	vldr	s15, [r3]
 80010ec:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 80010f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010f4:	ed9f 7a89 	vldr	s14, [pc, #548]	; 800131c <main+0x304>
 80010f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010fc:	4b91      	ldr	r3, [pc, #580]	; (8001344 <main+0x32c>)
 80010fe:	edc3 7a00 	vstr	s15, [r3]
        z2_grados = z2 * 38  + 98;				//TI
 8001102:	4b8e      	ldr	r3, [pc, #568]	; (800133c <main+0x324>)
 8001104:	edd3 7a00 	vldr	s15, [r3]
 8001108:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8001328 <main+0x310>
 800110c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001110:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800132c <main+0x314>
 8001114:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001118:	4b8b      	ldr	r3, [pc, #556]	; (8001348 <main+0x330>)
 800111a:	edc3 7a00 	vstr	s15, [r3]

        z5_grados = (z3 * 24 + 148);			//TD
 800111e:	4b7e      	ldr	r3, [pc, #504]	; (8001318 <main+0x300>)
 8001120:	edd3 7a00 	vldr	s15, [r3]
 8001124:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8001128:	ee67 7a87 	vmul.f32	s15, s15, s14
 800112c:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 800131c <main+0x304>
 8001130:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001134:	4b85      	ldr	r3, [pc, #532]	; (800134c <main+0x334>)
 8001136:	edc3 7a00 	vstr	s15, [r3]
        z6_grados = z4 * 38  + 98;
 800113a:	4b7a      	ldr	r3, [pc, #488]	; (8001324 <main+0x30c>)
 800113c:	edd3 7a00 	vldr	s15, [r3]
 8001140:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8001328 <main+0x310>
 8001144:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001148:	ed9f 7a78 	vldr	s14, [pc, #480]	; 800132c <main+0x314>
 800114c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001150:	4b7f      	ldr	r3, [pc, #508]	; (8001350 <main+0x338>)
 8001152:	edc3 7a00 	vstr	s15, [r3]



        z3_posicion = grados_a_posicion(z3_grados);
 8001156:	4b72      	ldr	r3, [pc, #456]	; (8001320 <main+0x308>)
 8001158:	edd3 7a00 	vldr	s15, [r3]
 800115c:	eeb0 0a67 	vmov.f32	s0, s15
 8001160:	f7ff ff28 	bl	8000fb4 <grados_a_posicion>
 8001164:	4603      	mov	r3, r0
 8001166:	ee07 3a90 	vmov	s15, r3
 800116a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800116e:	4b79      	ldr	r3, [pc, #484]	; (8001354 <main+0x33c>)
 8001170:	edc3 7a00 	vstr	s15, [r3]
        z4_posicion = grados_a_posicion(z4_grados);
 8001174:	4b6e      	ldr	r3, [pc, #440]	; (8001330 <main+0x318>)
 8001176:	edd3 7a00 	vldr	s15, [r3]
 800117a:	eeb0 0a67 	vmov.f32	s0, s15
 800117e:	f7ff ff19 	bl	8000fb4 <grados_a_posicion>
 8001182:	4603      	mov	r3, r0
 8001184:	ee07 3a90 	vmov	s15, r3
 8001188:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800118c:	4b72      	ldr	r3, [pc, #456]	; (8001358 <main+0x340>)
 800118e:	edc3 7a00 	vstr	s15, [r3]
        z1_posicion = grados_a_posicion(z1_grados);
 8001192:	4b6c      	ldr	r3, [pc, #432]	; (8001344 <main+0x32c>)
 8001194:	edd3 7a00 	vldr	s15, [r3]
 8001198:	eeb0 0a67 	vmov.f32	s0, s15
 800119c:	f7ff ff0a 	bl	8000fb4 <grados_a_posicion>
 80011a0:	4603      	mov	r3, r0
 80011a2:	ee07 3a90 	vmov	s15, r3
 80011a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011aa:	4b6c      	ldr	r3, [pc, #432]	; (800135c <main+0x344>)
 80011ac:	edc3 7a00 	vstr	s15, [r3]
        z2_posicion = grados_a_posicion(z2_grados);
 80011b0:	4b65      	ldr	r3, [pc, #404]	; (8001348 <main+0x330>)
 80011b2:	edd3 7a00 	vldr	s15, [r3]
 80011b6:	eeb0 0a67 	vmov.f32	s0, s15
 80011ba:	f7ff fefb 	bl	8000fb4 <grados_a_posicion>
 80011be:	4603      	mov	r3, r0
 80011c0:	ee07 3a90 	vmov	s15, r3
 80011c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011c8:	4b65      	ldr	r3, [pc, #404]	; (8001360 <main+0x348>)
 80011ca:	edc3 7a00 	vstr	s15, [r3]

        z5_posicion = grados_a_posicion(z5_grados);
 80011ce:	4b5f      	ldr	r3, [pc, #380]	; (800134c <main+0x334>)
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	eeb0 0a67 	vmov.f32	s0, s15
 80011d8:	f7ff feec 	bl	8000fb4 <grados_a_posicion>
 80011dc:	4603      	mov	r3, r0
 80011de:	ee07 3a90 	vmov	s15, r3
 80011e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011e6:	4b5f      	ldr	r3, [pc, #380]	; (8001364 <main+0x34c>)
 80011e8:	edc3 7a00 	vstr	s15, [r3]
        z6_posicion = grados_a_posicion(z6_grados);
 80011ec:	4b58      	ldr	r3, [pc, #352]	; (8001350 <main+0x338>)
 80011ee:	edd3 7a00 	vldr	s15, [r3]
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	f7ff fedd 	bl	8000fb4 <grados_a_posicion>
 80011fa:	4603      	mov	r3, r0
 80011fc:	ee07 3a90 	vmov	s15, r3
 8001200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001204:	4b58      	ldr	r3, [pc, #352]	; (8001368 <main+0x350>)
 8001206:	edc3 7a00 	vstr	s15, [r3]
        z7_posicion = grados_a_posicion(z7_grados);
 800120a:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <main+0x320>)
 800120c:	edd3 7a00 	vldr	s15, [r3]
 8001210:	eeb0 0a67 	vmov.f32	s0, s15
 8001214:	f7ff fece 	bl	8000fb4 <grados_a_posicion>
 8001218:	4603      	mov	r3, r0
 800121a:	ee07 3a90 	vmov	s15, r3
 800121e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001222:	4b52      	ldr	r3, [pc, #328]	; (800136c <main+0x354>)
 8001224:	edc3 7a00 	vstr	s15, [r3]
        z8_posicion = grados_a_posicion(z8_grados);
 8001228:	4b45      	ldr	r3, [pc, #276]	; (8001340 <main+0x328>)
 800122a:	edd3 7a00 	vldr	s15, [r3]
 800122e:	eeb0 0a67 	vmov.f32	s0, s15
 8001232:	f7ff febf 	bl	8000fb4 <grados_a_posicion>
 8001236:	4603      	mov	r3, r0
 8001238:	ee07 3a90 	vmov	s15, r3
 800123c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001240:	4b4b      	ldr	r3, [pc, #300]	; (8001370 <main+0x358>)
 8001242:	edc3 7a00 	vstr	s15, [r3]

        uint8_t ids[] = {0, 1, 2,
 8001246:	4a32      	ldr	r2, [pc, #200]	; (8001310 <main+0x2f8>)
 8001248:	f107 0318 	add.w	r3, r7, #24
 800124c:	ca07      	ldmia	r2, {r0, r1, r2}
 800124e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        				3, 4, 5,
    					6, 7, 8,
    					9, 10, 11};

        uint16_t posiciones[] = {512, z3_posicion, z4_posicion,
 8001252:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001256:	803b      	strh	r3, [r7, #0]
 8001258:	4b3e      	ldr	r3, [pc, #248]	; (8001354 <main+0x33c>)
 800125a:	edd3 7a00 	vldr	s15, [r3]
 800125e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001262:	ee17 3a90 	vmov	r3, s15
 8001266:	b29b      	uxth	r3, r3
 8001268:	807b      	strh	r3, [r7, #2]
 800126a:	4b3b      	ldr	r3, [pc, #236]	; (8001358 <main+0x340>)
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001274:	ee17 3a90 	vmov	r3, s15
 8001278:	b29b      	uxth	r3, r3
 800127a:	80bb      	strh	r3, [r7, #4]
 800127c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001280:	80fb      	strh	r3, [r7, #6]
 8001282:	4b36      	ldr	r3, [pc, #216]	; (800135c <main+0x344>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800128c:	ee17 3a90 	vmov	r3, s15
 8001290:	b29b      	uxth	r3, r3
 8001292:	813b      	strh	r3, [r7, #8]
 8001294:	4b32      	ldr	r3, [pc, #200]	; (8001360 <main+0x348>)
 8001296:	edd3 7a00 	vldr	s15, [r3]
 800129a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800129e:	ee17 3a90 	vmov	r3, s15
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	817b      	strh	r3, [r7, #10]
 80012a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012aa:	81bb      	strh	r3, [r7, #12]
 80012ac:	4b2d      	ldr	r3, [pc, #180]	; (8001364 <main+0x34c>)
 80012ae:	edd3 7a00 	vldr	s15, [r3]
 80012b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012b6:	ee17 3a90 	vmov	r3, s15
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	81fb      	strh	r3, [r7, #14]
 80012be:	4b2a      	ldr	r3, [pc, #168]	; (8001368 <main+0x350>)
 80012c0:	edd3 7a00 	vldr	s15, [r3]
 80012c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012c8:	ee17 3a90 	vmov	r3, s15
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	823b      	strh	r3, [r7, #16]
 80012d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012d4:	827b      	strh	r3, [r7, #18]
 80012d6:	4b25      	ldr	r3, [pc, #148]	; (800136c <main+0x354>)
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012e0:	ee17 3a90 	vmov	r3, s15
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	82bb      	strh	r3, [r7, #20]
 80012e8:	4b21      	ldr	r3, [pc, #132]	; (8001370 <main+0x358>)
 80012ea:	edd3 7a00 	vldr	s15, [r3]
 80012ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f2:	ee17 3a90 	vmov	r3, s15
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	82fb      	strh	r3, [r7, #22]
        						512, z1_posicion, z2_posicion,
    							512, z5_posicion, z6_posicion,
    							512, z7_posicion, z8_posicion};


        syncwrite_mover_servos(ids, posiciones, 12);
 80012fa:	4639      	mov	r1, r7
 80012fc:	f107 0318 	add.w	r3, r7, #24
 8001300:	220c      	movs	r2, #12
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fd80 	bl	8000e08 <syncwrite_mover_servos>

        HAL_Delay(0.001);
 8001308:	2000      	movs	r0, #0
 800130a:	f000 fc15 	bl	8001b38 <HAL_Delay>
  {
 800130e:	e6ae      	b.n	800106e <main+0x56>
 8001310:	0800a248 	.word	0x0800a248
 8001314:	0800a254 	.word	0x0800a254
 8001318:	20000004 	.word	0x20000004
 800131c:	43140000 	.word	0x43140000
 8001320:	20000170 	.word	0x20000170
 8001324:	20000008 	.word	0x20000008
 8001328:	42180000 	.word	0x42180000
 800132c:	42c40000 	.word	0x42c40000
 8001330:	20000174 	.word	0x20000174
 8001334:	2000000c 	.word	0x2000000c
 8001338:	20000188 	.word	0x20000188
 800133c:	20000010 	.word	0x20000010
 8001340:	2000018c 	.word	0x2000018c
 8001344:	20000178 	.word	0x20000178
 8001348:	2000017c 	.word	0x2000017c
 800134c:	20000180 	.word	0x20000180
 8001350:	20000184 	.word	0x20000184
 8001354:	20000190 	.word	0x20000190
 8001358:	20000194 	.word	0x20000194
 800135c:	20000198 	.word	0x20000198
 8001360:	2000019c 	.word	0x2000019c
 8001364:	200001a0 	.word	0x200001a0
 8001368:	200001a4 	.word	0x200001a4
 800136c:	200001a8 	.word	0x200001a8
 8001370:	200001ac 	.word	0x200001ac

08001374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b094      	sub	sp, #80	; 0x50
 8001378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800137a:	f107 0320 	add.w	r3, r7, #32
 800137e:	2230      	movs	r2, #48	; 0x30
 8001380:	2100      	movs	r1, #0
 8001382:	4618      	mov	r0, r3
 8001384:	f008 fb50 	bl	8009a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001388:	f107 030c 	add.w	r3, r7, #12
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001398:	2300      	movs	r3, #0
 800139a:	60bb      	str	r3, [r7, #8]
 800139c:	4b28      	ldr	r3, [pc, #160]	; (8001440 <SystemClock_Config+0xcc>)
 800139e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a0:	4a27      	ldr	r2, [pc, #156]	; (8001440 <SystemClock_Config+0xcc>)
 80013a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a6:	6413      	str	r3, [r2, #64]	; 0x40
 80013a8:	4b25      	ldr	r3, [pc, #148]	; (8001440 <SystemClock_Config+0xcc>)
 80013aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013b4:	2300      	movs	r3, #0
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	4b22      	ldr	r3, [pc, #136]	; (8001444 <SystemClock_Config+0xd0>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a21      	ldr	r2, [pc, #132]	; (8001444 <SystemClock_Config+0xd0>)
 80013be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013c2:	6013      	str	r3, [r2, #0]
 80013c4:	4b1f      	ldr	r3, [pc, #124]	; (8001444 <SystemClock_Config+0xd0>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013d0:	2301      	movs	r3, #1
 80013d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013da:	2302      	movs	r3, #2
 80013dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013e4:	2308      	movs	r3, #8
 80013e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013e8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80013ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013ee:	2302      	movs	r3, #2
 80013f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013f2:	2307      	movs	r3, #7
 80013f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013f6:	f107 0320 	add.w	r3, r7, #32
 80013fa:	4618      	mov	r0, r3
 80013fc:	f003 f834 	bl	8004468 <HAL_RCC_OscConfig>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001406:	f000 f9af 	bl	8001768 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800140a:	230f      	movs	r3, #15
 800140c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800140e:	2302      	movs	r3, #2
 8001410:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001416:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800141a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800141c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001420:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001422:	f107 030c 	add.w	r3, r7, #12
 8001426:	2105      	movs	r1, #5
 8001428:	4618      	mov	r0, r3
 800142a:	f003 fa95 	bl	8004958 <HAL_RCC_ClockConfig>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001434:	f000 f998 	bl	8001768 <Error_Handler>
  }
}
 8001438:	bf00      	nop
 800143a:	3750      	adds	r7, #80	; 0x50
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40023800 	.word	0x40023800
 8001444:	40007000 	.word	0x40007000

08001448 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800144c:	4b17      	ldr	r3, [pc, #92]	; (80014ac <MX_SPI1_Init+0x64>)
 800144e:	4a18      	ldr	r2, [pc, #96]	; (80014b0 <MX_SPI1_Init+0x68>)
 8001450:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001452:	4b16      	ldr	r3, [pc, #88]	; (80014ac <MX_SPI1_Init+0x64>)
 8001454:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001458:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800145a:	4b14      	ldr	r3, [pc, #80]	; (80014ac <MX_SPI1_Init+0x64>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001460:	4b12      	ldr	r3, [pc, #72]	; (80014ac <MX_SPI1_Init+0x64>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001466:	4b11      	ldr	r3, [pc, #68]	; (80014ac <MX_SPI1_Init+0x64>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800146c:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <MX_SPI1_Init+0x64>)
 800146e:	2200      	movs	r2, #0
 8001470:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001472:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <MX_SPI1_Init+0x64>)
 8001474:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001478:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800147a:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <MX_SPI1_Init+0x64>)
 800147c:	2200      	movs	r2, #0
 800147e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001480:	4b0a      	ldr	r3, [pc, #40]	; (80014ac <MX_SPI1_Init+0x64>)
 8001482:	2200      	movs	r2, #0
 8001484:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001486:	4b09      	ldr	r3, [pc, #36]	; (80014ac <MX_SPI1_Init+0x64>)
 8001488:	2200      	movs	r2, #0
 800148a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800148c:	4b07      	ldr	r3, [pc, #28]	; (80014ac <MX_SPI1_Init+0x64>)
 800148e:	2200      	movs	r2, #0
 8001490:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <MX_SPI1_Init+0x64>)
 8001494:	220a      	movs	r2, #10
 8001496:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001498:	4804      	ldr	r0, [pc, #16]	; (80014ac <MX_SPI1_Init+0x64>)
 800149a:	f003 fc7d 	bl	8004d98 <HAL_SPI_Init>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014a4:	f000 f960 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	200000c4 	.word	0x200000c4
 80014b0:	40013000 	.word	0x40013000

080014b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014b8:	4b10      	ldr	r3, [pc, #64]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014ba:	4a11      	ldr	r2, [pc, #68]	; (8001500 <MX_USART2_UART_Init+0x4c>)
 80014bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 80014be:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014c0:	4a10      	ldr	r2, [pc, #64]	; (8001504 <MX_USART2_UART_Init+0x50>)
 80014c2:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014c4:	4b0d      	ldr	r3, [pc, #52]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014ca:	4b0c      	ldr	r3, [pc, #48]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014d0:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014d6:	4b09      	ldr	r3, [pc, #36]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014d8:	220c      	movs	r2, #12
 80014da:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014dc:	4b07      	ldr	r3, [pc, #28]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014de:	2200      	movs	r2, #0
 80014e0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 80014e8:	4804      	ldr	r0, [pc, #16]	; (80014fc <MX_USART2_UART_Init+0x48>)
 80014ea:	f003 fcde 	bl	8004eaa <HAL_HalfDuplex_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 80014f4:	f000 f938 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	2000011c 	.word	0x2000011c
 8001500:	40004400 	.word	0x40004400
 8001504:	000f4240 	.word	0x000f4240

08001508 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08c      	sub	sp, #48	; 0x30
 800150c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150e:	f107 031c 	add.w	r3, r7, #28
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]
 800151c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	61bb      	str	r3, [r7, #24]
 8001522:	4b8b      	ldr	r3, [pc, #556]	; (8001750 <MX_GPIO_Init+0x248>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	4a8a      	ldr	r2, [pc, #552]	; (8001750 <MX_GPIO_Init+0x248>)
 8001528:	f043 0310 	orr.w	r3, r3, #16
 800152c:	6313      	str	r3, [r2, #48]	; 0x30
 800152e:	4b88      	ldr	r3, [pc, #544]	; (8001750 <MX_GPIO_Init+0x248>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	f003 0310 	and.w	r3, r3, #16
 8001536:	61bb      	str	r3, [r7, #24]
 8001538:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	4b84      	ldr	r3, [pc, #528]	; (8001750 <MX_GPIO_Init+0x248>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a83      	ldr	r2, [pc, #524]	; (8001750 <MX_GPIO_Init+0x248>)
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b81      	ldr	r3, [pc, #516]	; (8001750 <MX_GPIO_Init+0x248>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	4b7d      	ldr	r3, [pc, #500]	; (8001750 <MX_GPIO_Init+0x248>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	4a7c      	ldr	r2, [pc, #496]	; (8001750 <MX_GPIO_Init+0x248>)
 8001560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001564:	6313      	str	r3, [r2, #48]	; 0x30
 8001566:	4b7a      	ldr	r3, [pc, #488]	; (8001750 <MX_GPIO_Init+0x248>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b76      	ldr	r3, [pc, #472]	; (8001750 <MX_GPIO_Init+0x248>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a75      	ldr	r2, [pc, #468]	; (8001750 <MX_GPIO_Init+0x248>)
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b73      	ldr	r3, [pc, #460]	; (8001750 <MX_GPIO_Init+0x248>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	4b6f      	ldr	r3, [pc, #444]	; (8001750 <MX_GPIO_Init+0x248>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a6e      	ldr	r2, [pc, #440]	; (8001750 <MX_GPIO_Init+0x248>)
 8001598:	f043 0302 	orr.w	r3, r3, #2
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b6c      	ldr	r3, [pc, #432]	; (8001750 <MX_GPIO_Init+0x248>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	4b68      	ldr	r3, [pc, #416]	; (8001750 <MX_GPIO_Init+0x248>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	4a67      	ldr	r2, [pc, #412]	; (8001750 <MX_GPIO_Init+0x248>)
 80015b4:	f043 0308 	orr.w	r3, r3, #8
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ba:	4b65      	ldr	r3, [pc, #404]	; (8001750 <MX_GPIO_Init+0x248>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	f003 0308 	and.w	r3, r3, #8
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2108      	movs	r1, #8
 80015ca:	4862      	ldr	r0, [pc, #392]	; (8001754 <MX_GPIO_Init+0x24c>)
 80015cc:	f000 fe18 	bl	8002200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80015d0:	2201      	movs	r2, #1
 80015d2:	2101      	movs	r1, #1
 80015d4:	4860      	ldr	r0, [pc, #384]	; (8001758 <MX_GPIO_Init+0x250>)
 80015d6:	f000 fe13 	bl	8002200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80015da:	2200      	movs	r2, #0
 80015dc:	f24f 0110 	movw	r1, #61456	; 0xf010
 80015e0:	485e      	ldr	r0, [pc, #376]	; (800175c <MX_GPIO_Init+0x254>)
 80015e2:	f000 fe0d 	bl	8002200 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80015e6:	2308      	movs	r3, #8
 80015e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 031c 	add.w	r3, r7, #28
 80015fa:	4619      	mov	r1, r3
 80015fc:	4855      	ldr	r0, [pc, #340]	; (8001754 <MX_GPIO_Init+0x24c>)
 80015fe:	f000 fc63 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001602:	2301      	movs	r3, #1
 8001604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001606:	2301      	movs	r3, #1
 8001608:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2300      	movs	r3, #0
 8001610:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 031c 	add.w	r3, r7, #28
 8001616:	4619      	mov	r1, r3
 8001618:	484f      	ldr	r0, [pc, #316]	; (8001758 <MX_GPIO_Init+0x250>)
 800161a:	f000 fc55 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800161e:	2308      	movs	r3, #8
 8001620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800162e:	2305      	movs	r3, #5
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 031c 	add.w	r3, r7, #28
 8001636:	4619      	mov	r1, r3
 8001638:	4847      	ldr	r0, [pc, #284]	; (8001758 <MX_GPIO_Init+0x250>)
 800163a:	f000 fc45 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800163e:	2301      	movs	r3, #1
 8001640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001642:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001646:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	4619      	mov	r1, r3
 8001652:	4843      	ldr	r0, [pc, #268]	; (8001760 <MX_GPIO_Init+0x258>)
 8001654:	f000 fc38 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001658:	2310      	movs	r3, #16
 800165a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165c:	2302      	movs	r3, #2
 800165e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001664:	2300      	movs	r3, #0
 8001666:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001668:	2306      	movs	r3, #6
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800166c:	f107 031c 	add.w	r3, r7, #28
 8001670:	4619      	mov	r1, r3
 8001672:	483b      	ldr	r0, [pc, #236]	; (8001760 <MX_GPIO_Init+0x258>)
 8001674:	f000 fc28 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001678:	2304      	movs	r3, #4
 800167a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800167c:	2300      	movs	r3, #0
 800167e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 031c 	add.w	r3, r7, #28
 8001688:	4619      	mov	r1, r3
 800168a:	4836      	ldr	r0, [pc, #216]	; (8001764 <MX_GPIO_Init+0x25c>)
 800168c:	f000 fc1c 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001690:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016a2:	2305      	movs	r3, #5
 80016a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80016a6:	f107 031c 	add.w	r3, r7, #28
 80016aa:	4619      	mov	r1, r3
 80016ac:	482d      	ldr	r0, [pc, #180]	; (8001764 <MX_GPIO_Init+0x25c>)
 80016ae:	f000 fc0b 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80016b2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80016b6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b8:	2301      	movs	r3, #1
 80016ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c0:	2300      	movs	r3, #0
 80016c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016c4:	f107 031c 	add.w	r3, r7, #28
 80016c8:	4619      	mov	r1, r3
 80016ca:	4824      	ldr	r0, [pc, #144]	; (800175c <MX_GPIO_Init+0x254>)
 80016cc:	f000 fbfc 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SD_Pin;
 80016d0:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d6:	2302      	movs	r3, #2
 80016d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016de:	2300      	movs	r3, #0
 80016e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016e2:	2306      	movs	r3, #6
 80016e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e6:	f107 031c 	add.w	r3, r7, #28
 80016ea:	4619      	mov	r1, r3
 80016ec:	481a      	ldr	r0, [pc, #104]	; (8001758 <MX_GPIO_Init+0x250>)
 80016ee:	f000 fbeb 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80016f2:	2320      	movs	r3, #32
 80016f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f6:	2300      	movs	r3, #0
 80016f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80016fe:	f107 031c 	add.w	r3, r7, #28
 8001702:	4619      	mov	r1, r3
 8001704:	4815      	ldr	r0, [pc, #84]	; (800175c <MX_GPIO_Init+0x254>)
 8001706:	f000 fbdf 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800170a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800170e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001710:	2312      	movs	r3, #18
 8001712:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001714:	2301      	movs	r3, #1
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800171c:	2304      	movs	r3, #4
 800171e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001720:	f107 031c 	add.w	r3, r7, #28
 8001724:	4619      	mov	r1, r3
 8001726:	480f      	ldr	r0, [pc, #60]	; (8001764 <MX_GPIO_Init+0x25c>)
 8001728:	f000 fbce 	bl	8001ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800172c:	2302      	movs	r3, #2
 800172e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001730:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001734:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800173a:	f107 031c 	add.w	r3, r7, #28
 800173e:	4619      	mov	r1, r3
 8001740:	4804      	ldr	r0, [pc, #16]	; (8001754 <MX_GPIO_Init+0x24c>)
 8001742:	f000 fbc1 	bl	8001ec8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001746:	bf00      	nop
 8001748:	3730      	adds	r7, #48	; 0x30
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800
 8001754:	40021000 	.word	0x40021000
 8001758:	40020800 	.word	0x40020800
 800175c:	40020c00 	.word	0x40020c00
 8001760:	40020000 	.word	0x40020000
 8001764:	40020400 	.word	0x40020400

08001768 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800176c:	b672      	cpsid	i
}
 800176e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001770:	e7fe      	b.n	8001770 <Error_Handler+0x8>
	...

08001774 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <HAL_MspInit+0x4c>)
 8001780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001782:	4a0f      	ldr	r2, [pc, #60]	; (80017c0 <HAL_MspInit+0x4c>)
 8001784:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001788:	6453      	str	r3, [r2, #68]	; 0x44
 800178a:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <HAL_MspInit+0x4c>)
 800178c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	603b      	str	r3, [r7, #0]
 800179a:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <HAL_MspInit+0x4c>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179e:	4a08      	ldr	r2, [pc, #32]	; (80017c0 <HAL_MspInit+0x4c>)
 80017a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a4:	6413      	str	r3, [r2, #64]	; 0x40
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_MspInit+0x4c>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ae:	603b      	str	r3, [r7, #0]
 80017b0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017b2:	2007      	movs	r0, #7
 80017b4:	f000 fab4 	bl	8001d20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40023800 	.word	0x40023800

080017c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	; 0x28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a19      	ldr	r2, [pc, #100]	; (8001848 <HAL_SPI_MspInit+0x84>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d12b      	bne.n	800183e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	4b18      	ldr	r3, [pc, #96]	; (800184c <HAL_SPI_MspInit+0x88>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ee:	4a17      	ldr	r2, [pc, #92]	; (800184c <HAL_SPI_MspInit+0x88>)
 80017f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017f4:	6453      	str	r3, [r2, #68]	; 0x44
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <HAL_SPI_MspInit+0x88>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b11      	ldr	r3, [pc, #68]	; (800184c <HAL_SPI_MspInit+0x88>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a10      	ldr	r2, [pc, #64]	; (800184c <HAL_SPI_MspInit+0x88>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <HAL_SPI_MspInit+0x88>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800181e:	23e0      	movs	r3, #224	; 0xe0
 8001820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800182e:	2305      	movs	r3, #5
 8001830:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	4805      	ldr	r0, [pc, #20]	; (8001850 <HAL_SPI_MspInit+0x8c>)
 800183a:	f000 fb45 	bl	8001ec8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800183e:	bf00      	nop
 8001840:	3728      	adds	r7, #40	; 0x28
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40013000 	.word	0x40013000
 800184c:	40023800 	.word	0x40023800
 8001850:	40020000 	.word	0x40020000

08001854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	; 0x28
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a1d      	ldr	r2, [pc, #116]	; (80018e8 <HAL_UART_MspInit+0x94>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d133      	bne.n	80018de <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	4b1c      	ldr	r3, [pc, #112]	; (80018ec <HAL_UART_MspInit+0x98>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	4a1b      	ldr	r2, [pc, #108]	; (80018ec <HAL_UART_MspInit+0x98>)
 8001880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001884:	6413      	str	r3, [r2, #64]	; 0x40
 8001886:	4b19      	ldr	r3, [pc, #100]	; (80018ec <HAL_UART_MspInit+0x98>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b15      	ldr	r3, [pc, #84]	; (80018ec <HAL_UART_MspInit+0x98>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a14      	ldr	r2, [pc, #80]	; (80018ec <HAL_UART_MspInit+0x98>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b12      	ldr	r3, [pc, #72]	; (80018ec <HAL_UART_MspInit+0x98>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018ae:	2304      	movs	r3, #4
 80018b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018b2:	2312      	movs	r3, #18
 80018b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ba:	2303      	movs	r3, #3
 80018bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018be:	2307      	movs	r3, #7
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	4809      	ldr	r0, [pc, #36]	; (80018f0 <HAL_UART_MspInit+0x9c>)
 80018ca:	f000 fafd 	bl	8001ec8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	2026      	movs	r0, #38	; 0x26
 80018d4:	f000 fa2f 	bl	8001d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018d8:	2026      	movs	r0, #38	; 0x26
 80018da:	f000 fa48 	bl	8001d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018de:	bf00      	nop
 80018e0:	3728      	adds	r7, #40	; 0x28
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40004400 	.word	0x40004400
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40020000 	.word	0x40020000

080018f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f8:	e7fe      	b.n	80018f8 <NMI_Handler+0x4>

080018fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fe:	e7fe      	b.n	80018fe <HardFault_Handler+0x4>

08001900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001904:	e7fe      	b.n	8001904 <MemManage_Handler+0x4>

08001906 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800190a:	e7fe      	b.n	800190a <BusFault_Handler+0x4>

0800190c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001910:	e7fe      	b.n	8001910 <UsageFault_Handler+0x4>

08001912 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001940:	f000 f8da 	bl	8001af8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}

08001948 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800194c:	4802      	ldr	r0, [pc, #8]	; (8001958 <USART2_IRQHandler+0x10>)
 800194e:	f003 fb8f 	bl	8005070 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	2000011c 	.word	0x2000011c

0800195c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001960:	4802      	ldr	r0, [pc, #8]	; (800196c <OTG_FS_IRQHandler+0x10>)
 8001962:	f000 ff47 	bl	80027f4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	200005dc 	.word	0x200005dc

08001970 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001978:	4a14      	ldr	r2, [pc, #80]	; (80019cc <_sbrk+0x5c>)
 800197a:	4b15      	ldr	r3, [pc, #84]	; (80019d0 <_sbrk+0x60>)
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001984:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <_sbrk+0x64>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d102      	bne.n	8001992 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <_sbrk+0x64>)
 800198e:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <_sbrk+0x68>)
 8001990:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001992:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <_sbrk+0x64>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4413      	add	r3, r2
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	429a      	cmp	r2, r3
 800199e:	d207      	bcs.n	80019b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a0:	f008 f85a 	bl	8009a58 <__errno>
 80019a4:	4603      	mov	r3, r0
 80019a6:	220c      	movs	r2, #12
 80019a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295
 80019ae:	e009      	b.n	80019c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b0:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <_sbrk+0x64>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <_sbrk+0x64>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	4a05      	ldr	r2, [pc, #20]	; (80019d4 <_sbrk+0x64>)
 80019c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c2:	68fb      	ldr	r3, [r7, #12]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20020000 	.word	0x20020000
 80019d0:	00000400 	.word	0x00000400
 80019d4:	200001f8 	.word	0x200001f8
 80019d8:	20000b08 	.word	0x20000b08

080019dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <SystemInit+0x20>)
 80019e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019e6:	4a05      	ldr	r2, [pc, #20]	; (80019fc <SystemInit+0x20>)
 80019e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a38 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a04:	f7ff ffea 	bl	80019dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a08:	480c      	ldr	r0, [pc, #48]	; (8001a3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a0a:	490d      	ldr	r1, [pc, #52]	; (8001a40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	; (8001a44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a10:	e002      	b.n	8001a18 <LoopCopyDataInit>

08001a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a16:	3304      	adds	r3, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a1c:	d3f9      	bcc.n	8001a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	; (8001a48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a20:	4c0a      	ldr	r4, [pc, #40]	; (8001a4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a24:	e001      	b.n	8001a2a <LoopFillZerobss>

08001a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a28:	3204      	adds	r2, #4

08001a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a2c:	d3fb      	bcc.n	8001a26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a2e:	f008 f819 	bl	8009a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a32:	f7ff faf1 	bl	8001018 <main>
  bx  lr    
 8001a36:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a40:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8001a44:	0800a344 	.word	0x0800a344
  ldr r2, =_sbss
 8001a48:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8001a4c:	20000b04 	.word	0x20000b04

08001a50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a50:	e7fe      	b.n	8001a50 <ADC_IRQHandler>
	...

08001a54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a58:	4b0e      	ldr	r3, [pc, #56]	; (8001a94 <HAL_Init+0x40>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a0d      	ldr	r2, [pc, #52]	; (8001a94 <HAL_Init+0x40>)
 8001a5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a64:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <HAL_Init+0x40>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a0a      	ldr	r2, [pc, #40]	; (8001a94 <HAL_Init+0x40>)
 8001a6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a70:	4b08      	ldr	r3, [pc, #32]	; (8001a94 <HAL_Init+0x40>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a07      	ldr	r2, [pc, #28]	; (8001a94 <HAL_Init+0x40>)
 8001a76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a7c:	2003      	movs	r0, #3
 8001a7e:	f000 f94f 	bl	8001d20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a82:	2000      	movs	r0, #0
 8001a84:	f000 f808 	bl	8001a98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a88:	f7ff fe74 	bl	8001774 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40023c00 	.word	0x40023c00

08001a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa0:	4b12      	ldr	r3, [pc, #72]	; (8001aec <HAL_InitTick+0x54>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <HAL_InitTick+0x58>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f000 f967 	bl	8001d8a <HAL_SYSTICK_Config>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e00e      	b.n	8001ae4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2b0f      	cmp	r3, #15
 8001aca:	d80a      	bhi.n	8001ae2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001acc:	2200      	movs	r2, #0
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad4:	f000 f92f 	bl	8001d36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ad8:	4a06      	ldr	r2, [pc, #24]	; (8001af4 <HAL_InitTick+0x5c>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	e000      	b.n	8001ae4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	2000002c 	.word	0x2000002c
 8001af0:	20000034 	.word	0x20000034
 8001af4:	20000030 	.word	0x20000030

08001af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001afc:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_IncTick+0x20>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <HAL_IncTick+0x24>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4413      	add	r3, r2
 8001b08:	4a04      	ldr	r2, [pc, #16]	; (8001b1c <HAL_IncTick+0x24>)
 8001b0a:	6013      	str	r3, [r2, #0]
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	20000034 	.word	0x20000034
 8001b1c:	200001fc 	.word	0x200001fc

08001b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return uwTick;
 8001b24:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <HAL_GetTick+0x14>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	200001fc 	.word	0x200001fc

08001b38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b40:	f7ff ffee 	bl	8001b20 <HAL_GetTick>
 8001b44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b50:	d005      	beq.n	8001b5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b52:	4b0a      	ldr	r3, [pc, #40]	; (8001b7c <HAL_Delay+0x44>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	461a      	mov	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b5e:	bf00      	nop
 8001b60:	f7ff ffde 	bl	8001b20 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d8f7      	bhi.n	8001b60 <HAL_Delay+0x28>
  {
  }
}
 8001b70:	bf00      	nop
 8001b72:	bf00      	nop
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000034 	.word	0x20000034

08001b80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b90:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb2:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	60d3      	str	r3, [r2, #12]
}
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bcc:	4b04      	ldr	r3, [pc, #16]	; (8001be0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	f003 0307 	and.w	r3, r3, #7
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	db0b      	blt.n	8001c0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	f003 021f 	and.w	r2, r3, #31
 8001bfc:	4907      	ldr	r1, [pc, #28]	; (8001c1c <__NVIC_EnableIRQ+0x38>)
 8001bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c02:	095b      	lsrs	r3, r3, #5
 8001c04:	2001      	movs	r0, #1
 8001c06:	fa00 f202 	lsl.w	r2, r0, r2
 8001c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	e000e100 	.word	0xe000e100

08001c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	6039      	str	r1, [r7, #0]
 8001c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	db0a      	blt.n	8001c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	b2da      	uxtb	r2, r3
 8001c38:	490c      	ldr	r1, [pc, #48]	; (8001c6c <__NVIC_SetPriority+0x4c>)
 8001c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3e:	0112      	lsls	r2, r2, #4
 8001c40:	b2d2      	uxtb	r2, r2
 8001c42:	440b      	add	r3, r1
 8001c44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c48:	e00a      	b.n	8001c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	b2da      	uxtb	r2, r3
 8001c4e:	4908      	ldr	r1, [pc, #32]	; (8001c70 <__NVIC_SetPriority+0x50>)
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	f003 030f 	and.w	r3, r3, #15
 8001c56:	3b04      	subs	r3, #4
 8001c58:	0112      	lsls	r2, r2, #4
 8001c5a:	b2d2      	uxtb	r2, r2
 8001c5c:	440b      	add	r3, r1
 8001c5e:	761a      	strb	r2, [r3, #24]
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	e000e100 	.word	0xe000e100
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b089      	sub	sp, #36	; 0x24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f1c3 0307 	rsb	r3, r3, #7
 8001c8e:	2b04      	cmp	r3, #4
 8001c90:	bf28      	it	cs
 8001c92:	2304      	movcs	r3, #4
 8001c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	3304      	adds	r3, #4
 8001c9a:	2b06      	cmp	r3, #6
 8001c9c:	d902      	bls.n	8001ca4 <NVIC_EncodePriority+0x30>
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	3b03      	subs	r3, #3
 8001ca2:	e000      	b.n	8001ca6 <NVIC_EncodePriority+0x32>
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	43da      	mvns	r2, r3
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	401a      	ands	r2, r3
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc6:	43d9      	mvns	r1, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ccc:	4313      	orrs	r3, r2
         );
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3724      	adds	r7, #36	; 0x24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
	...

08001cdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cec:	d301      	bcc.n	8001cf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e00f      	b.n	8001d12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	; (8001d1c <SysTick_Config+0x40>)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cfa:	210f      	movs	r1, #15
 8001cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001d00:	f7ff ff8e 	bl	8001c20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <SysTick_Config+0x40>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d0a:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <SysTick_Config+0x40>)
 8001d0c:	2207      	movs	r2, #7
 8001d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	e000e010 	.word	0xe000e010

08001d20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff ff29 	bl	8001b80 <__NVIC_SetPriorityGrouping>
}
 8001d2e:	bf00      	nop
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b086      	sub	sp, #24
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	60b9      	str	r1, [r7, #8]
 8001d40:	607a      	str	r2, [r7, #4]
 8001d42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d48:	f7ff ff3e 	bl	8001bc8 <__NVIC_GetPriorityGrouping>
 8001d4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	68b9      	ldr	r1, [r7, #8]
 8001d52:	6978      	ldr	r0, [r7, #20]
 8001d54:	f7ff ff8e 	bl	8001c74 <NVIC_EncodePriority>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d5e:	4611      	mov	r1, r2
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff5d 	bl	8001c20 <__NVIC_SetPriority>
}
 8001d66:	bf00      	nop
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	4603      	mov	r3, r0
 8001d76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff31 	bl	8001be4 <__NVIC_EnableIRQ>
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b082      	sub	sp, #8
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff ffa2 	bl	8001cdc <SysTick_Config>
 8001d98:	4603      	mov	r3, r0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b084      	sub	sp, #16
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001db0:	f7ff feb6 	bl	8001b20 <HAL_GetTick>
 8001db4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d008      	beq.n	8001dd4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2280      	movs	r2, #128	; 0x80
 8001dc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e052      	b.n	8001e7a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 0216 	bic.w	r2, r2, #22
 8001de2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	695a      	ldr	r2, [r3, #20]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001df2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d103      	bne.n	8001e04 <HAL_DMA_Abort+0x62>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d007      	beq.n	8001e14 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0208 	bic.w	r2, r2, #8
 8001e12:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e24:	e013      	b.n	8001e4e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e26:	f7ff fe7b 	bl	8001b20 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b05      	cmp	r3, #5
 8001e32:	d90c      	bls.n	8001e4e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2220      	movs	r2, #32
 8001e38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2203      	movs	r2, #3
 8001e3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e015      	b.n	8001e7a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1e4      	bne.n	8001e26 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e60:	223f      	movs	r2, #63	; 0x3f
 8001e62:	409a      	lsls	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d004      	beq.n	8001ea0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2280      	movs	r2, #128	; 0x80
 8001e9a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e00c      	b.n	8001eba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2205      	movs	r2, #5
 8001ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f022 0201 	bic.w	r2, r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
	...

08001ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b089      	sub	sp, #36	; 0x24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
 8001ee2:	e16b      	b.n	80021bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	f040 815a 	bne.w	80021b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f003 0303 	and.w	r3, r3, #3
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d005      	beq.n	8001f1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d130      	bne.n	8001f7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	2203      	movs	r2, #3
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	68da      	ldr	r2, [r3, #12]
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f50:	2201      	movs	r2, #1
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	091b      	lsrs	r3, r3, #4
 8001f66:	f003 0201 	and.w	r2, r3, #1
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f003 0303 	and.w	r3, r3, #3
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d017      	beq.n	8001fb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	2203      	movs	r2, #3
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 0303 	and.w	r3, r3, #3
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d123      	bne.n	800200c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	08da      	lsrs	r2, r3, #3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3208      	adds	r2, #8
 8001fcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	220f      	movs	r2, #15
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	691a      	ldr	r2, [r3, #16]
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f003 0307 	and.w	r3, r3, #7
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	08da      	lsrs	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3208      	adds	r2, #8
 8002006:	69b9      	ldr	r1, [r7, #24]
 8002008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	2203      	movs	r2, #3
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f003 0203 	and.w	r2, r3, #3
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 80b4 	beq.w	80021b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	4b60      	ldr	r3, [pc, #384]	; (80021d4 <HAL_GPIO_Init+0x30c>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	4a5f      	ldr	r2, [pc, #380]	; (80021d4 <HAL_GPIO_Init+0x30c>)
 8002058:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800205c:	6453      	str	r3, [r2, #68]	; 0x44
 800205e:	4b5d      	ldr	r3, [pc, #372]	; (80021d4 <HAL_GPIO_Init+0x30c>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800206a:	4a5b      	ldr	r2, [pc, #364]	; (80021d8 <HAL_GPIO_Init+0x310>)
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	089b      	lsrs	r3, r3, #2
 8002070:	3302      	adds	r3, #2
 8002072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002076:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	f003 0303 	and.w	r3, r3, #3
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	220f      	movs	r2, #15
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	43db      	mvns	r3, r3
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	4013      	ands	r3, r2
 800208c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a52      	ldr	r2, [pc, #328]	; (80021dc <HAL_GPIO_Init+0x314>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d02b      	beq.n	80020ee <HAL_GPIO_Init+0x226>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a51      	ldr	r2, [pc, #324]	; (80021e0 <HAL_GPIO_Init+0x318>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d025      	beq.n	80020ea <HAL_GPIO_Init+0x222>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a50      	ldr	r2, [pc, #320]	; (80021e4 <HAL_GPIO_Init+0x31c>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d01f      	beq.n	80020e6 <HAL_GPIO_Init+0x21e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a4f      	ldr	r2, [pc, #316]	; (80021e8 <HAL_GPIO_Init+0x320>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d019      	beq.n	80020e2 <HAL_GPIO_Init+0x21a>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a4e      	ldr	r2, [pc, #312]	; (80021ec <HAL_GPIO_Init+0x324>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d013      	beq.n	80020de <HAL_GPIO_Init+0x216>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a4d      	ldr	r2, [pc, #308]	; (80021f0 <HAL_GPIO_Init+0x328>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d00d      	beq.n	80020da <HAL_GPIO_Init+0x212>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a4c      	ldr	r2, [pc, #304]	; (80021f4 <HAL_GPIO_Init+0x32c>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d007      	beq.n	80020d6 <HAL_GPIO_Init+0x20e>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a4b      	ldr	r2, [pc, #300]	; (80021f8 <HAL_GPIO_Init+0x330>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d101      	bne.n	80020d2 <HAL_GPIO_Init+0x20a>
 80020ce:	2307      	movs	r3, #7
 80020d0:	e00e      	b.n	80020f0 <HAL_GPIO_Init+0x228>
 80020d2:	2308      	movs	r3, #8
 80020d4:	e00c      	b.n	80020f0 <HAL_GPIO_Init+0x228>
 80020d6:	2306      	movs	r3, #6
 80020d8:	e00a      	b.n	80020f0 <HAL_GPIO_Init+0x228>
 80020da:	2305      	movs	r3, #5
 80020dc:	e008      	b.n	80020f0 <HAL_GPIO_Init+0x228>
 80020de:	2304      	movs	r3, #4
 80020e0:	e006      	b.n	80020f0 <HAL_GPIO_Init+0x228>
 80020e2:	2303      	movs	r3, #3
 80020e4:	e004      	b.n	80020f0 <HAL_GPIO_Init+0x228>
 80020e6:	2302      	movs	r3, #2
 80020e8:	e002      	b.n	80020f0 <HAL_GPIO_Init+0x228>
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <HAL_GPIO_Init+0x228>
 80020ee:	2300      	movs	r3, #0
 80020f0:	69fa      	ldr	r2, [r7, #28]
 80020f2:	f002 0203 	and.w	r2, r2, #3
 80020f6:	0092      	lsls	r2, r2, #2
 80020f8:	4093      	lsls	r3, r2
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002100:	4935      	ldr	r1, [pc, #212]	; (80021d8 <HAL_GPIO_Init+0x310>)
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	089b      	lsrs	r3, r3, #2
 8002106:	3302      	adds	r3, #2
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800210e:	4b3b      	ldr	r3, [pc, #236]	; (80021fc <HAL_GPIO_Init+0x334>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	43db      	mvns	r3, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	4013      	ands	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d003      	beq.n	8002132 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	4313      	orrs	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002132:	4a32      	ldr	r2, [pc, #200]	; (80021fc <HAL_GPIO_Init+0x334>)
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002138:	4b30      	ldr	r3, [pc, #192]	; (80021fc <HAL_GPIO_Init+0x334>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	43db      	mvns	r3, r3
 8002142:	69ba      	ldr	r2, [r7, #24]
 8002144:	4013      	ands	r3, r2
 8002146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d003      	beq.n	800215c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800215c:	4a27      	ldr	r2, [pc, #156]	; (80021fc <HAL_GPIO_Init+0x334>)
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002162:	4b26      	ldr	r3, [pc, #152]	; (80021fc <HAL_GPIO_Init+0x334>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	43db      	mvns	r3, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4013      	ands	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d003      	beq.n	8002186 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	4313      	orrs	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002186:	4a1d      	ldr	r2, [pc, #116]	; (80021fc <HAL_GPIO_Init+0x334>)
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800218c:	4b1b      	ldr	r3, [pc, #108]	; (80021fc <HAL_GPIO_Init+0x334>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d003      	beq.n	80021b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021b0:	4a12      	ldr	r2, [pc, #72]	; (80021fc <HAL_GPIO_Init+0x334>)
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3301      	adds	r3, #1
 80021ba:	61fb      	str	r3, [r7, #28]
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	2b0f      	cmp	r3, #15
 80021c0:	f67f ae90 	bls.w	8001ee4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021c4:	bf00      	nop
 80021c6:	bf00      	nop
 80021c8:	3724      	adds	r7, #36	; 0x24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40013800 	.word	0x40013800
 80021dc:	40020000 	.word	0x40020000
 80021e0:	40020400 	.word	0x40020400
 80021e4:	40020800 	.word	0x40020800
 80021e8:	40020c00 	.word	0x40020c00
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40021400 	.word	0x40021400
 80021f4:	40021800 	.word	0x40021800
 80021f8:	40021c00 	.word	0x40021c00
 80021fc:	40013c00 	.word	0x40013c00

08002200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	460b      	mov	r3, r1
 800220a:	807b      	strh	r3, [r7, #2]
 800220c:	4613      	mov	r3, r2
 800220e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002210:	787b      	ldrb	r3, [r7, #1]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002216:	887a      	ldrh	r2, [r7, #2]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800221c:	e003      	b.n	8002226 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800221e:	887b      	ldrh	r3, [r7, #2]
 8002220:	041a      	lsls	r2, r3, #16
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	619a      	str	r2, [r3, #24]
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b086      	sub	sp, #24
 8002236:	af02      	add	r7, sp, #8
 8002238:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e059      	b.n	80022f8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 33d5 	ldrb.w	r3, [r3, #981]	; 0x3d5
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d106      	bne.n	8002264 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f007 f888 	bl	8009374 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2203      	movs	r2, #3
 8002268:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002272:	d102      	bne.n	800227a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f003 fe91 	bl	8005fa6 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6818      	ldr	r0, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	7c1a      	ldrb	r2, [r3, #16]
 800228c:	f88d 2000 	strb.w	r2, [sp]
 8002290:	3304      	adds	r3, #4
 8002292:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002294:	f003 fe12 	bl	8005ebc <USB_CoreInit>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d005      	beq.n	80022aa <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2202      	movs	r2, #2
 80022a2:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e026      	b.n	80022f8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2101      	movs	r1, #1
 80022b0:	4618      	mov	r0, r3
 80022b2:	f003 fe89 	bl	8005fc8 <USB_SetCurrentMode>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d005      	beq.n	80022c8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2202      	movs	r2, #2
 80022c0:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e017      	b.n	80022f8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6818      	ldr	r0, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	7c1a      	ldrb	r2, [r3, #16]
 80022d0:	f88d 2000 	strb.w	r2, [sp]
 80022d4:	3304      	adds	r3, #4
 80022d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022d8:	f004 f82c 	bl	8006334 <USB_HostInit>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d005      	beq.n	80022ee <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2202      	movs	r2, #2
 80022e6:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e004      	b.n	80022f8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2201      	movs	r2, #1
 80022f2:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b08b      	sub	sp, #44	; 0x2c
 8002304:	af04      	add	r7, sp, #16
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	4608      	mov	r0, r1
 800230a:	4611      	mov	r1, r2
 800230c:	461a      	mov	r2, r3
 800230e:	4603      	mov	r3, r0
 8002310:	70fb      	strb	r3, [r7, #3]
 8002312:	460b      	mov	r3, r1
 8002314:	70bb      	strb	r3, [r7, #2]
 8002316:	4613      	mov	r3, r2
 8002318:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800231a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800231c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_HCD_HC_Init+0x2c>
 8002328:	2302      	movs	r3, #2
 800232a:	e09d      	b.n	8002468 <HAL_HCD_HC_Init+0x168>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002334:	78fa      	ldrb	r2, [r7, #3]
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	4613      	mov	r3, r2
 800233a:	011b      	lsls	r3, r3, #4
 800233c:	1a9b      	subs	r3, r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	440b      	add	r3, r1
 8002342:	3319      	adds	r3, #25
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002348:	78fa      	ldrb	r2, [r7, #3]
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	4613      	mov	r3, r2
 800234e:	011b      	lsls	r3, r3, #4
 8002350:	1a9b      	subs	r3, r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	440b      	add	r3, r1
 8002356:	3314      	adds	r3, #20
 8002358:	787a      	ldrb	r2, [r7, #1]
 800235a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800235c:	78fa      	ldrb	r2, [r7, #3]
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	011b      	lsls	r3, r3, #4
 8002364:	1a9b      	subs	r3, r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	440b      	add	r3, r1
 800236a:	3315      	adds	r3, #21
 800236c:	78fa      	ldrb	r2, [r7, #3]
 800236e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002370:	78fa      	ldrb	r2, [r7, #3]
 8002372:	6879      	ldr	r1, [r7, #4]
 8002374:	4613      	mov	r3, r2
 8002376:	011b      	lsls	r3, r3, #4
 8002378:	1a9b      	subs	r3, r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	440b      	add	r3, r1
 800237e:	3326      	adds	r3, #38	; 0x26
 8002380:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002384:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002386:	78fa      	ldrb	r2, [r7, #3]
 8002388:	78bb      	ldrb	r3, [r7, #2]
 800238a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800238e:	b2d8      	uxtb	r0, r3
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	011b      	lsls	r3, r3, #4
 8002396:	1a9b      	subs	r3, r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	440b      	add	r3, r1
 800239c:	3316      	adds	r3, #22
 800239e:	4602      	mov	r2, r0
 80023a0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80023a2:	78fb      	ldrb	r3, [r7, #3]
 80023a4:	4619      	mov	r1, r3
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 fbc8 	bl	8002b3c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80023ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	da0a      	bge.n	80023ca <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	4613      	mov	r3, r2
 80023ba:	011b      	lsls	r3, r3, #4
 80023bc:	1a9b      	subs	r3, r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	440b      	add	r3, r1
 80023c2:	3317      	adds	r3, #23
 80023c4:	2201      	movs	r2, #1
 80023c6:	701a      	strb	r2, [r3, #0]
 80023c8:	e009      	b.n	80023de <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80023ca:	78fa      	ldrb	r2, [r7, #3]
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	4613      	mov	r3, r2
 80023d0:	011b      	lsls	r3, r3, #4
 80023d2:	1a9b      	subs	r3, r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	440b      	add	r3, r1
 80023d8:	3317      	adds	r3, #23
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f004 f90a 	bl	80065fc <USB_GetHostSpeed>
 80023e8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80023ea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d10b      	bne.n	800240a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80023f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d107      	bne.n	800240a <HAL_HCD_HC_Init+0x10a>
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d104      	bne.n	800240a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2bbc      	cmp	r3, #188	; 0xbc
 8002404:	d901      	bls.n	800240a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002406:	23bc      	movs	r3, #188	; 0xbc
 8002408:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800240a:	78fa      	ldrb	r2, [r7, #3]
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	4613      	mov	r3, r2
 8002410:	011b      	lsls	r3, r3, #4
 8002412:	1a9b      	subs	r3, r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	3318      	adds	r3, #24
 800241a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800241e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002420:	78fa      	ldrb	r2, [r7, #3]
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	b298      	uxth	r0, r3
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	3328      	adds	r3, #40	; 0x28
 8002434:	4602      	mov	r2, r0
 8002436:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6818      	ldr	r0, [r3, #0]
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	b29b      	uxth	r3, r3
 8002440:	787c      	ldrb	r4, [r7, #1]
 8002442:	78ba      	ldrb	r2, [r7, #2]
 8002444:	78f9      	ldrb	r1, [r7, #3]
 8002446:	9302      	str	r3, [sp, #8]
 8002448:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800244c:	9301      	str	r3, [sp, #4]
 800244e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	4623      	mov	r3, r4
 8002456:	f004 f8f9 	bl	800664c <USB_HC_Init>
 800245a:	4603      	mov	r3, r0
 800245c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 8002466:	7bfb      	ldrb	r3, [r7, #15]
}
 8002468:	4618      	mov	r0, r3
 800246a:	371c      	adds	r7, #28
 800246c:	46bd      	mov	sp, r7
 800246e:	bd90      	pop	{r4, r7, pc}

08002470 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	460b      	mov	r3, r1
 800247a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800247c:	2300      	movs	r3, #0
 800247e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8002486:	2b01      	cmp	r3, #1
 8002488:	d101      	bne.n	800248e <HAL_HCD_HC_Halt+0x1e>
 800248a:	2302      	movs	r3, #2
 800248c:	e00f      	b.n	80024ae <HAL_HCD_HC_Halt+0x3e>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2201      	movs	r2, #1
 8002492:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	78fa      	ldrb	r2, [r7, #3]
 800249c:	4611      	mov	r1, r2
 800249e:	4618      	mov	r0, r3
 80024a0:	f004 fc8b 	bl	8006dba <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
	...

080024b8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	4608      	mov	r0, r1
 80024c2:	4611      	mov	r1, r2
 80024c4:	461a      	mov	r2, r3
 80024c6:	4603      	mov	r3, r0
 80024c8:	70fb      	strb	r3, [r7, #3]
 80024ca:	460b      	mov	r3, r1
 80024cc:	70bb      	strb	r3, [r7, #2]
 80024ce:	4613      	mov	r3, r2
 80024d0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80024d2:	78fa      	ldrb	r2, [r7, #3]
 80024d4:	6879      	ldr	r1, [r7, #4]
 80024d6:	4613      	mov	r3, r2
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	1a9b      	subs	r3, r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	440b      	add	r3, r1
 80024e0:	3317      	adds	r3, #23
 80024e2:	78ba      	ldrb	r2, [r7, #2]
 80024e4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80024e6:	78fa      	ldrb	r2, [r7, #3]
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	011b      	lsls	r3, r3, #4
 80024ee:	1a9b      	subs	r3, r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	440b      	add	r3, r1
 80024f4:	3326      	adds	r3, #38	; 0x26
 80024f6:	787a      	ldrb	r2, [r7, #1]
 80024f8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80024fa:	7c3b      	ldrb	r3, [r7, #16]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d114      	bne.n	800252a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002500:	78fa      	ldrb	r2, [r7, #3]
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	4613      	mov	r3, r2
 8002506:	011b      	lsls	r3, r3, #4
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	332a      	adds	r3, #42	; 0x2a
 8002510:	2203      	movs	r2, #3
 8002512:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	1a9b      	subs	r3, r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	3319      	adds	r3, #25
 8002524:	7f3a      	ldrb	r2, [r7, #28]
 8002526:	701a      	strb	r2, [r3, #0]
 8002528:	e009      	b.n	800253e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800252a:	78fa      	ldrb	r2, [r7, #3]
 800252c:	6879      	ldr	r1, [r7, #4]
 800252e:	4613      	mov	r3, r2
 8002530:	011b      	lsls	r3, r3, #4
 8002532:	1a9b      	subs	r3, r3, r2
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	440b      	add	r3, r1
 8002538:	332a      	adds	r3, #42	; 0x2a
 800253a:	2202      	movs	r2, #2
 800253c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800253e:	787b      	ldrb	r3, [r7, #1]
 8002540:	2b03      	cmp	r3, #3
 8002542:	f200 8102 	bhi.w	800274a <HAL_HCD_HC_SubmitRequest+0x292>
 8002546:	a201      	add	r2, pc, #4	; (adr r2, 800254c <HAL_HCD_HC_SubmitRequest+0x94>)
 8002548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800254c:	0800255d 	.word	0x0800255d
 8002550:	08002735 	.word	0x08002735
 8002554:	08002621 	.word	0x08002621
 8002558:	080026ab 	.word	0x080026ab
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800255c:	7c3b      	ldrb	r3, [r7, #16]
 800255e:	2b01      	cmp	r3, #1
 8002560:	f040 80f5 	bne.w	800274e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002564:	78bb      	ldrb	r3, [r7, #2]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d12d      	bne.n	80025c6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800256a:	8b3b      	ldrh	r3, [r7, #24]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d109      	bne.n	8002584 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002570:	78fa      	ldrb	r2, [r7, #3]
 8002572:	6879      	ldr	r1, [r7, #4]
 8002574:	4613      	mov	r3, r2
 8002576:	011b      	lsls	r3, r3, #4
 8002578:	1a9b      	subs	r3, r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	440b      	add	r3, r1
 800257e:	333d      	adds	r3, #61	; 0x3d
 8002580:	2201      	movs	r2, #1
 8002582:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002584:	78fa      	ldrb	r2, [r7, #3]
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	4613      	mov	r3, r2
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	1a9b      	subs	r3, r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	440b      	add	r3, r1
 8002592:	333d      	adds	r3, #61	; 0x3d
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d10a      	bne.n	80025b0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800259a:	78fa      	ldrb	r2, [r7, #3]
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	4613      	mov	r3, r2
 80025a0:	011b      	lsls	r3, r3, #4
 80025a2:	1a9b      	subs	r3, r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	440b      	add	r3, r1
 80025a8:	332a      	adds	r3, #42	; 0x2a
 80025aa:	2200      	movs	r2, #0
 80025ac:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80025ae:	e0ce      	b.n	800274e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025b0:	78fa      	ldrb	r2, [r7, #3]
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	4613      	mov	r3, r2
 80025b6:	011b      	lsls	r3, r3, #4
 80025b8:	1a9b      	subs	r3, r3, r2
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	440b      	add	r3, r1
 80025be:	332a      	adds	r3, #42	; 0x2a
 80025c0:	2202      	movs	r2, #2
 80025c2:	701a      	strb	r2, [r3, #0]
      break;
 80025c4:	e0c3      	b.n	800274e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80025c6:	78fa      	ldrb	r2, [r7, #3]
 80025c8:	6879      	ldr	r1, [r7, #4]
 80025ca:	4613      	mov	r3, r2
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	440b      	add	r3, r1
 80025d4:	331a      	adds	r3, #26
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	f040 80b8 	bne.w	800274e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80025de:	78fa      	ldrb	r2, [r7, #3]
 80025e0:	6879      	ldr	r1, [r7, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	440b      	add	r3, r1
 80025ec:	333c      	adds	r3, #60	; 0x3c
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d10a      	bne.n	800260a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80025f4:	78fa      	ldrb	r2, [r7, #3]
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	4613      	mov	r3, r2
 80025fa:	011b      	lsls	r3, r3, #4
 80025fc:	1a9b      	subs	r3, r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	440b      	add	r3, r1
 8002602:	332a      	adds	r3, #42	; 0x2a
 8002604:	2200      	movs	r2, #0
 8002606:	701a      	strb	r2, [r3, #0]
      break;
 8002608:	e0a1      	b.n	800274e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800260a:	78fa      	ldrb	r2, [r7, #3]
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	4613      	mov	r3, r2
 8002610:	011b      	lsls	r3, r3, #4
 8002612:	1a9b      	subs	r3, r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	440b      	add	r3, r1
 8002618:	332a      	adds	r3, #42	; 0x2a
 800261a:	2202      	movs	r2, #2
 800261c:	701a      	strb	r2, [r3, #0]
      break;
 800261e:	e096      	b.n	800274e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002620:	78bb      	ldrb	r3, [r7, #2]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d120      	bne.n	8002668 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002626:	78fa      	ldrb	r2, [r7, #3]
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	1a9b      	subs	r3, r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	440b      	add	r3, r1
 8002634:	333d      	adds	r3, #61	; 0x3d
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10a      	bne.n	8002652 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800263c:	78fa      	ldrb	r2, [r7, #3]
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	4613      	mov	r3, r2
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	1a9b      	subs	r3, r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	440b      	add	r3, r1
 800264a:	332a      	adds	r3, #42	; 0x2a
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002650:	e07e      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002652:	78fa      	ldrb	r2, [r7, #3]
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	4613      	mov	r3, r2
 8002658:	011b      	lsls	r3, r3, #4
 800265a:	1a9b      	subs	r3, r3, r2
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	440b      	add	r3, r1
 8002660:	332a      	adds	r3, #42	; 0x2a
 8002662:	2202      	movs	r2, #2
 8002664:	701a      	strb	r2, [r3, #0]
      break;
 8002666:	e073      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002668:	78fa      	ldrb	r2, [r7, #3]
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	011b      	lsls	r3, r3, #4
 8002670:	1a9b      	subs	r3, r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	333c      	adds	r3, #60	; 0x3c
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d10a      	bne.n	8002694 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800267e:	78fa      	ldrb	r2, [r7, #3]
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	1a9b      	subs	r3, r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	440b      	add	r3, r1
 800268c:	332a      	adds	r3, #42	; 0x2a
 800268e:	2200      	movs	r2, #0
 8002690:	701a      	strb	r2, [r3, #0]
      break;
 8002692:	e05d      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	011b      	lsls	r3, r3, #4
 800269c:	1a9b      	subs	r3, r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	332a      	adds	r3, #42	; 0x2a
 80026a4:	2202      	movs	r2, #2
 80026a6:	701a      	strb	r2, [r3, #0]
      break;
 80026a8:	e052      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80026aa:	78bb      	ldrb	r3, [r7, #2]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d120      	bne.n	80026f2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80026b0:	78fa      	ldrb	r2, [r7, #3]
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	4613      	mov	r3, r2
 80026b6:	011b      	lsls	r3, r3, #4
 80026b8:	1a9b      	subs	r3, r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	333d      	adds	r3, #61	; 0x3d
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10a      	bne.n	80026dc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026c6:	78fa      	ldrb	r2, [r7, #3]
 80026c8:	6879      	ldr	r1, [r7, #4]
 80026ca:	4613      	mov	r3, r2
 80026cc:	011b      	lsls	r3, r3, #4
 80026ce:	1a9b      	subs	r3, r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	440b      	add	r3, r1
 80026d4:	332a      	adds	r3, #42	; 0x2a
 80026d6:	2200      	movs	r2, #0
 80026d8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80026da:	e039      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026dc:	78fa      	ldrb	r2, [r7, #3]
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	4613      	mov	r3, r2
 80026e2:	011b      	lsls	r3, r3, #4
 80026e4:	1a9b      	subs	r3, r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	332a      	adds	r3, #42	; 0x2a
 80026ec:	2202      	movs	r2, #2
 80026ee:	701a      	strb	r2, [r3, #0]
      break;
 80026f0:	e02e      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80026f2:	78fa      	ldrb	r2, [r7, #3]
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	1a9b      	subs	r3, r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	333c      	adds	r3, #60	; 0x3c
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d10a      	bne.n	800271e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002708:	78fa      	ldrb	r2, [r7, #3]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	1a9b      	subs	r3, r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	440b      	add	r3, r1
 8002716:	332a      	adds	r3, #42	; 0x2a
 8002718:	2200      	movs	r2, #0
 800271a:	701a      	strb	r2, [r3, #0]
      break;
 800271c:	e018      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800271e:	78fa      	ldrb	r2, [r7, #3]
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	1a9b      	subs	r3, r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	440b      	add	r3, r1
 800272c:	332a      	adds	r3, #42	; 0x2a
 800272e:	2202      	movs	r2, #2
 8002730:	701a      	strb	r2, [r3, #0]
      break;
 8002732:	e00d      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	332a      	adds	r3, #42	; 0x2a
 8002744:	2200      	movs	r2, #0
 8002746:	701a      	strb	r2, [r3, #0]
      break;
 8002748:	e002      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800274a:	bf00      	nop
 800274c:	e000      	b.n	8002750 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800274e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002750:	78fa      	ldrb	r2, [r7, #3]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	1a9b      	subs	r3, r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	332c      	adds	r3, #44	; 0x2c
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002764:	78fa      	ldrb	r2, [r7, #3]
 8002766:	8b39      	ldrh	r1, [r7, #24]
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	1a9b      	subs	r3, r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4403      	add	r3, r0
 8002774:	3334      	adds	r3, #52	; 0x34
 8002776:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002778:	78fa      	ldrb	r2, [r7, #3]
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	1a9b      	subs	r3, r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	334c      	adds	r3, #76	; 0x4c
 8002788:	2200      	movs	r2, #0
 800278a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800278c:	78fa      	ldrb	r2, [r7, #3]
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	011b      	lsls	r3, r3, #4
 8002794:	1a9b      	subs	r3, r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	3338      	adds	r3, #56	; 0x38
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	3315      	adds	r3, #21
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80027b4:	78fa      	ldrb	r2, [r7, #3]
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	4613      	mov	r3, r2
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	1a9b      	subs	r3, r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	334d      	adds	r3, #77	; 0x4d
 80027c4:	2200      	movs	r2, #0
 80027c6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6818      	ldr	r0, [r3, #0]
 80027cc:	78fa      	ldrb	r2, [r7, #3]
 80027ce:	4613      	mov	r3, r2
 80027d0:	011b      	lsls	r3, r3, #4
 80027d2:	1a9b      	subs	r3, r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	3310      	adds	r3, #16
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	4413      	add	r3, r2
 80027dc:	1d19      	adds	r1, r3, #4
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	799b      	ldrb	r3, [r3, #6]
 80027e2:	461a      	mov	r2, r3
 80027e4:	f004 f85e 	bl	80068a4 <USB_HC_StartXfer>
 80027e8:	4603      	mov	r3, r0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop

080027f4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f003 fd52 	bl	80062b4 <USB_GetMode>
 8002810:	4603      	mov	r3, r0
 8002812:	2b01      	cmp	r3, #1
 8002814:	f040 80fb 	bne.w	8002a0e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f003 fd15 	bl	800624c <USB_ReadInterrupts>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	f000 80f1 	beq.w	8002a0c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f003 fd0c 	bl	800624c <USB_ReadInterrupts>
 8002834:	4603      	mov	r3, r0
 8002836:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800283a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800283e:	d104      	bne.n	800284a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002848:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f003 fcfc 	bl	800624c <USB_ReadInterrupts>
 8002854:	4603      	mov	r3, r0
 8002856:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800285a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800285e:	d104      	bne.n	800286a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002868:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f003 fcec 	bl	800624c <USB_ReadInterrupts>
 8002874:	4603      	mov	r3, r0
 8002876:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800287a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800287e:	d104      	bne.n	800288a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002888:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4618      	mov	r0, r3
 8002890:	f003 fcdc 	bl	800624c <USB_ReadInterrupts>
 8002894:	4603      	mov	r3, r0
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b02      	cmp	r3, #2
 800289c:	d103      	bne.n	80028a6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2202      	movs	r2, #2
 80028a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f003 fcce 	bl	800624c <USB_ReadInterrupts>
 80028b0:	4603      	mov	r3, r0
 80028b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028ba:	d120      	bne.n	80028fe <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80028c4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d113      	bne.n	80028fe <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80028d6:	2110      	movs	r1, #16
 80028d8:	6938      	ldr	r0, [r7, #16]
 80028da:	f003 fbc1 	bl	8006060 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80028de:	6938      	ldr	r0, [r7, #16]
 80028e0:	f003 fbf0 	bl	80060c4 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	7a5b      	ldrb	r3, [r3, #9]
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d105      	bne.n	80028f8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2101      	movs	r1, #1
 80028f2:	4618      	mov	r0, r3
 80028f4:	f003 fde2 	bl	80064bc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f006 fdab 	bl	8009454 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f003 fca2 	bl	800624c <USB_ReadInterrupts>
 8002908:	4603      	mov	r3, r0
 800290a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800290e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002912:	d102      	bne.n	800291a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f001 fd33 	bl	8004380 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f003 fc94 	bl	800624c <USB_ReadInterrupts>
 8002924:	4603      	mov	r3, r0
 8002926:	f003 0308 	and.w	r3, r3, #8
 800292a:	2b08      	cmp	r3, #8
 800292c:	d106      	bne.n	800293c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f006 fd74 	bl	800941c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2208      	movs	r2, #8
 800293a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4618      	mov	r0, r3
 8002942:	f003 fc83 	bl	800624c <USB_ReadInterrupts>
 8002946:	4603      	mov	r3, r0
 8002948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002950:	d139      	bne.n	80029c6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f004 fa1e 	bl	8006d98 <USB_HC_ReadInterrupt>
 800295c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]
 8002962:	e025      	b.n	80029b0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b00      	cmp	r3, #0
 8002976:	d018      	beq.n	80029aa <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	015a      	lsls	r2, r3, #5
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4413      	add	r3, r2
 8002980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800298a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800298e:	d106      	bne.n	800299e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	b2db      	uxtb	r3, r3
 8002994:	4619      	mov	r1, r3
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f905 	bl	8002ba6 <HCD_HC_IN_IRQHandler>
 800299c:	e005      	b.n	80029aa <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	4619      	mov	r1, r3
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 ff67 	bl	8003878 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	3301      	adds	r3, #1
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	795b      	ldrb	r3, [r3, #5]
 80029b4:	461a      	mov	r2, r3
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d3d3      	bcc.n	8002964 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4618      	mov	r0, r3
 80029cc:	f003 fc3e 	bl	800624c <USB_ReadInterrupts>
 80029d0:	4603      	mov	r3, r0
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b10      	cmp	r3, #16
 80029d8:	d101      	bne.n	80029de <HAL_HCD_IRQHandler+0x1ea>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <HAL_HCD_IRQHandler+0x1ec>
 80029de:	2300      	movs	r3, #0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d014      	beq.n	8002a0e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	699a      	ldr	r2, [r3, #24]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0210 	bic.w	r2, r2, #16
 80029f2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f001 fbe4 	bl	80041c2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699a      	ldr	r2, [r3, #24]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f042 0210 	orr.w	r2, r2, #16
 8002a08:	619a      	str	r2, [r3, #24]
 8002a0a:	e000      	b.n	8002a0e <HAL_HCD_IRQHandler+0x21a>
      return;
 8002a0c:	bf00      	nop
    }
  }
}
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_HCD_Start+0x16>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e013      	b.n	8002a52 <HAL_HCD_Start+0x3e>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2101      	movs	r1, #1
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f003 fda6 	bl	800658a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f003 fa9e 	bl	8005f84 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_HCD_Stop+0x16>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	e00d      	b.n	8002a8c <HAL_HCD_Stop+0x32>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f004 faf9 	bl	8007074 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f003 fd48 	bl	8006536 <USB_ResetPort>
 8002aa6:	4603      	mov	r3, r0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002abc:	78fa      	ldrb	r2, [r7, #3]
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	011b      	lsls	r3, r3, #4
 8002ac4:	1a9b      	subs	r3, r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	334c      	adds	r3, #76	; 0x4c
 8002acc:	781b      	ldrb	r3, [r3, #0]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr

08002ada <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002ae6:	78fa      	ldrb	r2, [r7, #3]
 8002ae8:	6879      	ldr	r1, [r7, #4]
 8002aea:	4613      	mov	r3, r2
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	1a9b      	subs	r3, r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	440b      	add	r3, r1
 8002af4:	3338      	adds	r3, #56	; 0x38
 8002af6:	681b      	ldr	r3, [r3, #0]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f003 fd8a 	bl	800662a <USB_GetCurrentFrame>
 8002b16:	4603      	mov	r3, r0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3708      	adds	r7, #8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f003 fd65 	bl	80065fc <USB_GetHostSpeed>
 8002b32:	4603      	mov	r3, r0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002b48:	78fa      	ldrb	r2, [r7, #3]
 8002b4a:	6879      	ldr	r1, [r7, #4]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	1a9b      	subs	r3, r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	440b      	add	r3, r1
 8002b56:	331a      	adds	r3, #26
 8002b58:	2200      	movs	r2, #0
 8002b5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	1a9b      	subs	r3, r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	331b      	adds	r3, #27
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002b70:	78fa      	ldrb	r2, [r7, #3]
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	1a9b      	subs	r3, r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	3325      	adds	r3, #37	; 0x25
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002b84:	78fa      	ldrb	r2, [r7, #3]
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	1a9b      	subs	r3, r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	3324      	adds	r3, #36	; 0x24
 8002b94:	2200      	movs	r2, #0
 8002b96:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b086      	sub	sp, #24
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
 8002bae:	460b      	mov	r3, r1
 8002bb0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	78fa      	ldrb	r2, [r7, #3]
 8002bc2:	4611      	mov	r1, r2
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f003 fb54 	bl	8006272 <USB_ReadChInterrupts>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	2b04      	cmp	r3, #4
 8002bd2:	d11a      	bne.n	8002c0a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002bd4:	78fb      	ldrb	r3, [r7, #3]
 8002bd6:	015a      	lsls	r2, r3, #5
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	4413      	add	r3, r2
 8002bdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002be0:	461a      	mov	r2, r3
 8002be2:	2304      	movs	r3, #4
 8002be4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002be6:	78fa      	ldrb	r2, [r7, #3]
 8002be8:	6879      	ldr	r1, [r7, #4]
 8002bea:	4613      	mov	r3, r2
 8002bec:	011b      	lsls	r3, r3, #4
 8002bee:	1a9b      	subs	r3, r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	334d      	adds	r3, #77	; 0x4d
 8002bf6:	2207      	movs	r2, #7
 8002bf8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	78fa      	ldrb	r2, [r7, #3]
 8002c00:	4611      	mov	r1, r2
 8002c02:	4618      	mov	r0, r3
 8002c04:	f004 f8d9 	bl	8006dba <USB_HC_Halt>
 8002c08:	e09e      	b.n	8002d48 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	78fa      	ldrb	r2, [r7, #3]
 8002c10:	4611      	mov	r1, r2
 8002c12:	4618      	mov	r0, r3
 8002c14:	f003 fb2d 	bl	8006272 <USB_ReadChInterrupts>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c22:	d11b      	bne.n	8002c5c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	015a      	lsls	r2, r3, #5
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c30:	461a      	mov	r2, r3
 8002c32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c36:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002c38:	78fa      	ldrb	r2, [r7, #3]
 8002c3a:	6879      	ldr	r1, [r7, #4]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	1a9b      	subs	r3, r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	334d      	adds	r3, #77	; 0x4d
 8002c48:	2208      	movs	r2, #8
 8002c4a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	78fa      	ldrb	r2, [r7, #3]
 8002c52:	4611      	mov	r1, r2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f004 f8b0 	bl	8006dba <USB_HC_Halt>
 8002c5a:	e075      	b.n	8002d48 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	78fa      	ldrb	r2, [r7, #3]
 8002c62:	4611      	mov	r1, r2
 8002c64:	4618      	mov	r0, r3
 8002c66:	f003 fb04 	bl	8006272 <USB_ReadChInterrupts>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	f003 0308 	and.w	r3, r3, #8
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	d11a      	bne.n	8002caa <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002c74:	78fb      	ldrb	r3, [r7, #3]
 8002c76:	015a      	lsls	r2, r3, #5
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c80:	461a      	mov	r2, r3
 8002c82:	2308      	movs	r3, #8
 8002c84:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002c86:	78fa      	ldrb	r2, [r7, #3]
 8002c88:	6879      	ldr	r1, [r7, #4]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	011b      	lsls	r3, r3, #4
 8002c8e:	1a9b      	subs	r3, r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	440b      	add	r3, r1
 8002c94:	334d      	adds	r3, #77	; 0x4d
 8002c96:	2206      	movs	r2, #6
 8002c98:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	78fa      	ldrb	r2, [r7, #3]
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f004 f889 	bl	8006dba <USB_HC_Halt>
 8002ca8:	e04e      	b.n	8002d48 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f003 fadd 	bl	8006272 <USB_ReadChInterrupts>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cc2:	d11b      	bne.n	8002cfc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	015a      	lsls	r2, r3, #5
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	4413      	add	r3, r2
 8002ccc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cd6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002cd8:	78fa      	ldrb	r2, [r7, #3]
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	334d      	adds	r3, #77	; 0x4d
 8002ce8:	2209      	movs	r2, #9
 8002cea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	4611      	mov	r1, r2
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f004 f860 	bl	8006dba <USB_HC_Halt>
 8002cfa:	e025      	b.n	8002d48 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	78fa      	ldrb	r2, [r7, #3]
 8002d02:	4611      	mov	r1, r2
 8002d04:	4618      	mov	r0, r3
 8002d06:	f003 fab4 	bl	8006272 <USB_ReadChInterrupts>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d10:	2b80      	cmp	r3, #128	; 0x80
 8002d12:	d119      	bne.n	8002d48 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002d14:	78fb      	ldrb	r3, [r7, #3]
 8002d16:	015a      	lsls	r2, r3, #5
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d20:	461a      	mov	r2, r3
 8002d22:	2380      	movs	r3, #128	; 0x80
 8002d24:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002d26:	78fa      	ldrb	r2, [r7, #3]
 8002d28:	6879      	ldr	r1, [r7, #4]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	011b      	lsls	r3, r3, #4
 8002d2e:	1a9b      	subs	r3, r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	440b      	add	r3, r1
 8002d34:	334d      	adds	r3, #77	; 0x4d
 8002d36:	2207      	movs	r2, #7
 8002d38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	78fa      	ldrb	r2, [r7, #3]
 8002d40:	4611      	mov	r1, r2
 8002d42:	4618      	mov	r0, r3
 8002d44:	f004 f839 	bl	8006dba <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	4611      	mov	r1, r2
 8002d50:	4618      	mov	r0, r3
 8002d52:	f003 fa8e 	bl	8006272 <USB_ReadChInterrupts>
 8002d56:	4603      	mov	r3, r0
 8002d58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d60:	d112      	bne.n	8002d88 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	4611      	mov	r1, r2
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f004 f825 	bl	8006dba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002d70:	78fb      	ldrb	r3, [r7, #3]
 8002d72:	015a      	lsls	r2, r3, #5
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	4413      	add	r3, r2
 8002d78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d82:	6093      	str	r3, [r2, #8]
 8002d84:	f000 bd75 	b.w	8003872 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	4611      	mov	r1, r2
 8002d90:	4618      	mov	r0, r3
 8002d92:	f003 fa6e 	bl	8006272 <USB_ReadChInterrupts>
 8002d96:	4603      	mov	r3, r0
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	f040 8128 	bne.w	8002ff2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002da2:	78fb      	ldrb	r3, [r7, #3]
 8002da4:	015a      	lsls	r2, r3, #5
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	4413      	add	r3, r2
 8002daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dae:	461a      	mov	r2, r3
 8002db0:	2320      	movs	r3, #32
 8002db2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002db4:	78fa      	ldrb	r2, [r7, #3]
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	011b      	lsls	r3, r3, #4
 8002dbc:	1a9b      	subs	r3, r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	331b      	adds	r3, #27
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d119      	bne.n	8002dfe <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002dca:	78fa      	ldrb	r2, [r7, #3]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	1a9b      	subs	r3, r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	331b      	adds	r3, #27
 8002dda:	2200      	movs	r2, #0
 8002ddc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002dde:	78fb      	ldrb	r3, [r7, #3]
 8002de0:	015a      	lsls	r2, r3, #5
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4413      	add	r3, r2
 8002de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	0151      	lsls	r1, r2, #5
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	440a      	add	r2, r1
 8002df4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002df8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dfc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	799b      	ldrb	r3, [r3, #6]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d01b      	beq.n	8002e3e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002e06:	78fa      	ldrb	r2, [r7, #3]
 8002e08:	6879      	ldr	r1, [r7, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	011b      	lsls	r3, r3, #4
 8002e0e:	1a9b      	subs	r3, r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	440b      	add	r3, r1
 8002e14:	3330      	adds	r3, #48	; 0x30
 8002e16:	6819      	ldr	r1, [r3, #0]
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	015a      	lsls	r2, r3, #5
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	4413      	add	r3, r2
 8002e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e2a:	78fa      	ldrb	r2, [r7, #3]
 8002e2c:	1ac9      	subs	r1, r1, r3
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	4613      	mov	r3, r2
 8002e32:	011b      	lsls	r3, r3, #4
 8002e34:	1a9b      	subs	r3, r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4403      	add	r3, r0
 8002e3a:	3338      	adds	r3, #56	; 0x38
 8002e3c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002e3e:	78fa      	ldrb	r2, [r7, #3]
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	4613      	mov	r3, r2
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	1a9b      	subs	r3, r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	334d      	adds	r3, #77	; 0x4d
 8002e4e:	2201      	movs	r2, #1
 8002e50:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002e52:	78fa      	ldrb	r2, [r7, #3]
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	4613      	mov	r3, r2
 8002e58:	011b      	lsls	r3, r3, #4
 8002e5a:	1a9b      	subs	r3, r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	440b      	add	r3, r1
 8002e60:	3344      	adds	r3, #68	; 0x44
 8002e62:	2200      	movs	r2, #0
 8002e64:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002e66:	78fb      	ldrb	r3, [r7, #3]
 8002e68:	015a      	lsls	r2, r3, #5
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e72:	461a      	mov	r2, r3
 8002e74:	2301      	movs	r3, #1
 8002e76:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e78:	78fa      	ldrb	r2, [r7, #3]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	1a9b      	subs	r3, r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	3326      	adds	r3, #38	; 0x26
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00a      	beq.n	8002ea4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002e8e:	78fa      	ldrb	r2, [r7, #3]
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	4613      	mov	r3, r2
 8002e94:	011b      	lsls	r3, r3, #4
 8002e96:	1a9b      	subs	r3, r3, r2
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	440b      	add	r3, r1
 8002e9c:	3326      	adds	r3, #38	; 0x26
 8002e9e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d110      	bne.n	8002ec6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	78fa      	ldrb	r2, [r7, #3]
 8002eaa:	4611      	mov	r1, r2
 8002eac:	4618      	mov	r0, r3
 8002eae:	f003 ff84 	bl	8006dba <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	015a      	lsls	r2, r3, #5
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	4413      	add	r3, r2
 8002eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	2310      	movs	r3, #16
 8002ec2:	6093      	str	r3, [r2, #8]
 8002ec4:	e03d      	b.n	8002f42 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002ec6:	78fa      	ldrb	r2, [r7, #3]
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	1a9b      	subs	r3, r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	3326      	adds	r3, #38	; 0x26
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b03      	cmp	r3, #3
 8002eda:	d00a      	beq.n	8002ef2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002edc:	78fa      	ldrb	r2, [r7, #3]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	1a9b      	subs	r3, r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	3326      	adds	r3, #38	; 0x26
 8002eec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d127      	bne.n	8002f42 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002ef2:	78fb      	ldrb	r3, [r7, #3]
 8002ef4:	015a      	lsls	r2, r3, #5
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	4413      	add	r3, r2
 8002efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	78fa      	ldrb	r2, [r7, #3]
 8002f02:	0151      	lsls	r1, r2, #5
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	440a      	add	r2, r1
 8002f08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f0c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002f10:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002f12:	78fa      	ldrb	r2, [r7, #3]
 8002f14:	6879      	ldr	r1, [r7, #4]
 8002f16:	4613      	mov	r3, r2
 8002f18:	011b      	lsls	r3, r3, #4
 8002f1a:	1a9b      	subs	r3, r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	440b      	add	r3, r1
 8002f20:	334c      	adds	r3, #76	; 0x4c
 8002f22:	2201      	movs	r2, #1
 8002f24:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002f26:	78fa      	ldrb	r2, [r7, #3]
 8002f28:	6879      	ldr	r1, [r7, #4]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	011b      	lsls	r3, r3, #4
 8002f2e:	1a9b      	subs	r3, r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	440b      	add	r3, r1
 8002f34:	334c      	adds	r3, #76	; 0x4c
 8002f36:	781a      	ldrb	r2, [r3, #0]
 8002f38:	78fb      	ldrb	r3, [r7, #3]
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f006 fa97 	bl	8009470 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	799b      	ldrb	r3, [r3, #6]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d13b      	bne.n	8002fc2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002f4a:	78fa      	ldrb	r2, [r7, #3]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	011b      	lsls	r3, r3, #4
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	3338      	adds	r3, #56	; 0x38
 8002f5a:	6819      	ldr	r1, [r3, #0]
 8002f5c:	78fa      	ldrb	r2, [r7, #3]
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4403      	add	r3, r0
 8002f6a:	3328      	adds	r3, #40	; 0x28
 8002f6c:	881b      	ldrh	r3, [r3, #0]
 8002f6e:	440b      	add	r3, r1
 8002f70:	1e59      	subs	r1, r3, #1
 8002f72:	78fa      	ldrb	r2, [r7, #3]
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	4613      	mov	r3, r2
 8002f78:	011b      	lsls	r3, r3, #4
 8002f7a:	1a9b      	subs	r3, r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4403      	add	r3, r0
 8002f80:	3328      	adds	r3, #40	; 0x28
 8002f82:	881b      	ldrh	r3, [r3, #0]
 8002f84:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8470 	beq.w	8003872 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002f92:	78fa      	ldrb	r2, [r7, #3]
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	4613      	mov	r3, r2
 8002f98:	011b      	lsls	r3, r3, #4
 8002f9a:	1a9b      	subs	r3, r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	440b      	add	r3, r1
 8002fa0:	333c      	adds	r3, #60	; 0x3c
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	78fa      	ldrb	r2, [r7, #3]
 8002fa6:	f083 0301 	eor.w	r3, r3, #1
 8002faa:	b2d8      	uxtb	r0, r3
 8002fac:	6879      	ldr	r1, [r7, #4]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	011b      	lsls	r3, r3, #4
 8002fb2:	1a9b      	subs	r3, r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	440b      	add	r3, r1
 8002fb8:	333c      	adds	r3, #60	; 0x3c
 8002fba:	4602      	mov	r2, r0
 8002fbc:	701a      	strb	r2, [r3, #0]
 8002fbe:	f000 bc58 	b.w	8003872 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002fc2:	78fa      	ldrb	r2, [r7, #3]
 8002fc4:	6879      	ldr	r1, [r7, #4]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	1a9b      	subs	r3, r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	440b      	add	r3, r1
 8002fd0:	333c      	adds	r3, #60	; 0x3c
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	78fa      	ldrb	r2, [r7, #3]
 8002fd6:	f083 0301 	eor.w	r3, r3, #1
 8002fda:	b2d8      	uxtb	r0, r3
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	011b      	lsls	r3, r3, #4
 8002fe2:	1a9b      	subs	r3, r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	440b      	add	r3, r1
 8002fe8:	333c      	adds	r3, #60	; 0x3c
 8002fea:	4602      	mov	r2, r0
 8002fec:	701a      	strb	r2, [r3, #0]
 8002fee:	f000 bc40 	b.w	8003872 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	4611      	mov	r1, r2
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f003 f939 	bl	8006272 <USB_ReadChInterrupts>
 8003000:	4603      	mov	r3, r0
 8003002:	f003 0320 	and.w	r3, r3, #32
 8003006:	2b20      	cmp	r3, #32
 8003008:	d131      	bne.n	800306e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800300a:	78fb      	ldrb	r3, [r7, #3]
 800300c:	015a      	lsls	r2, r3, #5
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4413      	add	r3, r2
 8003012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003016:	461a      	mov	r2, r3
 8003018:	2320      	movs	r3, #32
 800301a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800301c:	78fa      	ldrb	r2, [r7, #3]
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	4613      	mov	r3, r2
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	331a      	adds	r3, #26
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	2b01      	cmp	r3, #1
 8003030:	f040 841f 	bne.w	8003872 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	4613      	mov	r3, r2
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	1a9b      	subs	r3, r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	331b      	adds	r3, #27
 8003044:	2201      	movs	r2, #1
 8003046:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003048:	78fa      	ldrb	r2, [r7, #3]
 800304a:	6879      	ldr	r1, [r7, #4]
 800304c:	4613      	mov	r3, r2
 800304e:	011b      	lsls	r3, r3, #4
 8003050:	1a9b      	subs	r3, r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	440b      	add	r3, r1
 8003056:	334d      	adds	r3, #77	; 0x4d
 8003058:	2203      	movs	r2, #3
 800305a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	78fa      	ldrb	r2, [r7, #3]
 8003062:	4611      	mov	r1, r2
 8003064:	4618      	mov	r0, r3
 8003066:	f003 fea8 	bl	8006dba <USB_HC_Halt>
 800306a:	f000 bc02 	b.w	8003872 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	78fa      	ldrb	r2, [r7, #3]
 8003074:	4611      	mov	r1, r2
 8003076:	4618      	mov	r0, r3
 8003078:	f003 f8fb 	bl	8006272 <USB_ReadChInterrupts>
 800307c:	4603      	mov	r3, r0
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b02      	cmp	r3, #2
 8003084:	f040 8305 	bne.w	8003692 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003088:	78fb      	ldrb	r3, [r7, #3]
 800308a:	015a      	lsls	r2, r3, #5
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	4413      	add	r3, r2
 8003090:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003094:	461a      	mov	r2, r3
 8003096:	2302      	movs	r3, #2
 8003098:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800309a:	78fa      	ldrb	r2, [r7, #3]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4613      	mov	r3, r2
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	334d      	adds	r3, #77	; 0x4d
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d114      	bne.n	80030da <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030b0:	78fa      	ldrb	r2, [r7, #3]
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	1a9b      	subs	r3, r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	334d      	adds	r3, #77	; 0x4d
 80030c0:	2202      	movs	r2, #2
 80030c2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	4613      	mov	r3, r2
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	1a9b      	subs	r3, r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	440b      	add	r3, r1
 80030d2:	334c      	adds	r3, #76	; 0x4c
 80030d4:	2201      	movs	r2, #1
 80030d6:	701a      	strb	r2, [r3, #0]
 80030d8:	e2cc      	b.n	8003674 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80030da:	78fa      	ldrb	r2, [r7, #3]
 80030dc:	6879      	ldr	r1, [r7, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	1a9b      	subs	r3, r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	440b      	add	r3, r1
 80030e8:	334d      	adds	r3, #77	; 0x4d
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	2b06      	cmp	r3, #6
 80030ee:	d114      	bne.n	800311a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030f0:	78fa      	ldrb	r2, [r7, #3]
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	1a9b      	subs	r3, r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	334d      	adds	r3, #77	; 0x4d
 8003100:	2202      	movs	r2, #2
 8003102:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003104:	78fa      	ldrb	r2, [r7, #3]
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	011b      	lsls	r3, r3, #4
 800310c:	1a9b      	subs	r3, r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	440b      	add	r3, r1
 8003112:	334c      	adds	r3, #76	; 0x4c
 8003114:	2205      	movs	r2, #5
 8003116:	701a      	strb	r2, [r3, #0]
 8003118:	e2ac      	b.n	8003674 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800311a:	78fa      	ldrb	r2, [r7, #3]
 800311c:	6879      	ldr	r1, [r7, #4]
 800311e:	4613      	mov	r3, r2
 8003120:	011b      	lsls	r3, r3, #4
 8003122:	1a9b      	subs	r3, r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	440b      	add	r3, r1
 8003128:	334d      	adds	r3, #77	; 0x4d
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	2b07      	cmp	r3, #7
 800312e:	d00b      	beq.n	8003148 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	334d      	adds	r3, #77	; 0x4d
 8003140:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003142:	2b09      	cmp	r3, #9
 8003144:	f040 80a6 	bne.w	8003294 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	1a9b      	subs	r3, r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	334d      	adds	r3, #77	; 0x4d
 8003158:	2202      	movs	r2, #2
 800315a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800315c:	78fa      	ldrb	r2, [r7, #3]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	3344      	adds	r3, #68	; 0x44
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	1c59      	adds	r1, r3, #1
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	4613      	mov	r3, r2
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	1a9b      	subs	r3, r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	4403      	add	r3, r0
 800317c:	3344      	adds	r3, #68	; 0x44
 800317e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003180:	78fa      	ldrb	r2, [r7, #3]
 8003182:	6879      	ldr	r1, [r7, #4]
 8003184:	4613      	mov	r3, r2
 8003186:	011b      	lsls	r3, r3, #4
 8003188:	1a9b      	subs	r3, r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	440b      	add	r3, r1
 800318e:	3344      	adds	r3, #68	; 0x44
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2b02      	cmp	r3, #2
 8003194:	d943      	bls.n	800321e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3344      	adds	r3, #68	; 0x44
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80031aa:	78fa      	ldrb	r2, [r7, #3]
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	4613      	mov	r3, r2
 80031b0:	011b      	lsls	r3, r3, #4
 80031b2:	1a9b      	subs	r3, r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	440b      	add	r3, r1
 80031b8:	331a      	adds	r3, #26
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d123      	bne.n	8003208 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80031c0:	78fa      	ldrb	r2, [r7, #3]
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	4613      	mov	r3, r2
 80031c6:	011b      	lsls	r3, r3, #4
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	331b      	adds	r3, #27
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80031d4:	78fa      	ldrb	r2, [r7, #3]
 80031d6:	6879      	ldr	r1, [r7, #4]
 80031d8:	4613      	mov	r3, r2
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	1a9b      	subs	r3, r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	440b      	add	r3, r1
 80031e2:	331c      	adds	r3, #28
 80031e4:	2200      	movs	r2, #0
 80031e6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031e8:	78fb      	ldrb	r3, [r7, #3]
 80031ea:	015a      	lsls	r2, r3, #5
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	4413      	add	r3, r2
 80031f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	0151      	lsls	r1, r2, #5
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	440a      	add	r2, r1
 80031fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003206:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003208:	78fa      	ldrb	r2, [r7, #3]
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	1a9b      	subs	r3, r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	334c      	adds	r3, #76	; 0x4c
 8003218:	2204      	movs	r2, #4
 800321a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800321c:	e229      	b.n	8003672 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	4613      	mov	r3, r2
 8003224:	011b      	lsls	r3, r3, #4
 8003226:	1a9b      	subs	r3, r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	440b      	add	r3, r1
 800322c:	334c      	adds	r3, #76	; 0x4c
 800322e:	2202      	movs	r2, #2
 8003230:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003232:	78fa      	ldrb	r2, [r7, #3]
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	4613      	mov	r3, r2
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	1a9b      	subs	r3, r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	440b      	add	r3, r1
 8003240:	3326      	adds	r3, #38	; 0x26
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00b      	beq.n	8003260 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	3326      	adds	r3, #38	; 0x26
 8003258:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800325a:	2b02      	cmp	r3, #2
 800325c:	f040 8209 	bne.w	8003672 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003260:	78fb      	ldrb	r3, [r7, #3]
 8003262:	015a      	lsls	r2, r3, #5
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	4413      	add	r3, r2
 8003268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003276:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800327e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003280:	78fb      	ldrb	r3, [r7, #3]
 8003282:	015a      	lsls	r2, r3, #5
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	4413      	add	r3, r2
 8003288:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800328c:	461a      	mov	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003292:	e1ee      	b.n	8003672 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003294:	78fa      	ldrb	r2, [r7, #3]
 8003296:	6879      	ldr	r1, [r7, #4]
 8003298:	4613      	mov	r3, r2
 800329a:	011b      	lsls	r3, r3, #4
 800329c:	1a9b      	subs	r3, r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	334d      	adds	r3, #77	; 0x4d
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	2b05      	cmp	r3, #5
 80032a8:	f040 80c8 	bne.w	800343c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032ac:	78fa      	ldrb	r2, [r7, #3]
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	334d      	adds	r3, #77	; 0x4d
 80032bc:	2202      	movs	r2, #2
 80032be:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032c0:	78fa      	ldrb	r2, [r7, #3]
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	011b      	lsls	r3, r3, #4
 80032c8:	1a9b      	subs	r3, r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	331b      	adds	r3, #27
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	f040 81ce 	bne.w	8003674 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80032d8:	78fa      	ldrb	r2, [r7, #3]
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	1a9b      	subs	r3, r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	3326      	adds	r3, #38	; 0x26
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	d16b      	bne.n	80033c6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80032ee:	78fa      	ldrb	r2, [r7, #3]
 80032f0:	6879      	ldr	r1, [r7, #4]
 80032f2:	4613      	mov	r3, r2
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	1a9b      	subs	r3, r3, r2
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	440b      	add	r3, r1
 80032fc:	3348      	adds	r3, #72	; 0x48
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	1c59      	adds	r1, r3, #1
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	4613      	mov	r3, r2
 8003306:	011b      	lsls	r3, r3, #4
 8003308:	1a9b      	subs	r3, r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4403      	add	r3, r0
 800330e:	3348      	adds	r3, #72	; 0x48
 8003310:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	440b      	add	r3, r1
 8003320:	3348      	adds	r3, #72	; 0x48
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b02      	cmp	r3, #2
 8003326:	d943      	bls.n	80033b0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003328:	78fa      	ldrb	r2, [r7, #3]
 800332a:	6879      	ldr	r1, [r7, #4]
 800332c:	4613      	mov	r3, r2
 800332e:	011b      	lsls	r3, r3, #4
 8003330:	1a9b      	subs	r3, r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	440b      	add	r3, r1
 8003336:	3348      	adds	r3, #72	; 0x48
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	331b      	adds	r3, #27
 800334c:	2200      	movs	r2, #0
 800334e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003350:	78fa      	ldrb	r2, [r7, #3]
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	4613      	mov	r3, r2
 8003356:	011b      	lsls	r3, r3, #4
 8003358:	1a9b      	subs	r3, r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	440b      	add	r3, r1
 800335e:	3344      	adds	r3, #68	; 0x44
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b02      	cmp	r3, #2
 8003364:	d809      	bhi.n	800337a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	011b      	lsls	r3, r3, #4
 800336e:	1a9b      	subs	r3, r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	440b      	add	r3, r1
 8003374:	331c      	adds	r3, #28
 8003376:	2201      	movs	r2, #1
 8003378:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800337a:	78fb      	ldrb	r3, [r7, #3]
 800337c:	015a      	lsls	r2, r3, #5
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	4413      	add	r3, r2
 8003382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	78fa      	ldrb	r2, [r7, #3]
 800338a:	0151      	lsls	r1, r2, #5
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	440a      	add	r2, r1
 8003390:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003394:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003398:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800339a:	78fa      	ldrb	r2, [r7, #3]
 800339c:	6879      	ldr	r1, [r7, #4]
 800339e:	4613      	mov	r3, r2
 80033a0:	011b      	lsls	r3, r3, #4
 80033a2:	1a9b      	subs	r3, r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	440b      	add	r3, r1
 80033a8:	334c      	adds	r3, #76	; 0x4c
 80033aa:	2204      	movs	r2, #4
 80033ac:	701a      	strb	r2, [r3, #0]
 80033ae:	e014      	b.n	80033da <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033b0:	78fa      	ldrb	r2, [r7, #3]
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	334c      	adds	r3, #76	; 0x4c
 80033c0:	2202      	movs	r2, #2
 80033c2:	701a      	strb	r2, [r3, #0]
 80033c4:	e009      	b.n	80033da <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033c6:	78fa      	ldrb	r2, [r7, #3]
 80033c8:	6879      	ldr	r1, [r7, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	334c      	adds	r3, #76	; 0x4c
 80033d6:	2202      	movs	r2, #2
 80033d8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80033da:	78fa      	ldrb	r2, [r7, #3]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	1a9b      	subs	r3, r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	3326      	adds	r3, #38	; 0x26
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00b      	beq.n	8003408 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	3326      	adds	r3, #38	; 0x26
 8003400:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003402:	2b02      	cmp	r3, #2
 8003404:	f040 8136 	bne.w	8003674 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003408:	78fb      	ldrb	r3, [r7, #3]
 800340a:	015a      	lsls	r2, r3, #5
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	4413      	add	r3, r2
 8003410:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800341e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003426:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	015a      	lsls	r2, r3, #5
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	4413      	add	r3, r2
 8003430:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003434:	461a      	mov	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6013      	str	r3, [r2, #0]
 800343a:	e11b      	b.n	8003674 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800343c:	78fa      	ldrb	r2, [r7, #3]
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	011b      	lsls	r3, r3, #4
 8003444:	1a9b      	subs	r3, r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	334d      	adds	r3, #77	; 0x4d
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	2b03      	cmp	r3, #3
 8003450:	f040 8081 	bne.w	8003556 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003454:	78fa      	ldrb	r2, [r7, #3]
 8003456:	6879      	ldr	r1, [r7, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	1a9b      	subs	r3, r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	334d      	adds	r3, #77	; 0x4d
 8003464:	2202      	movs	r2, #2
 8003466:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003468:	78fa      	ldrb	r2, [r7, #3]
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	4613      	mov	r3, r2
 800346e:	011b      	lsls	r3, r3, #4
 8003470:	1a9b      	subs	r3, r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	331b      	adds	r3, #27
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	2b01      	cmp	r3, #1
 800347c:	f040 80fa 	bne.w	8003674 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003480:	78fa      	ldrb	r2, [r7, #3]
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	4613      	mov	r3, r2
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	1a9b      	subs	r3, r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	334c      	adds	r3, #76	; 0x4c
 8003490:	2202      	movs	r2, #2
 8003492:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003494:	78fb      	ldrb	r3, [r7, #3]
 8003496:	015a      	lsls	r2, r3, #5
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	4413      	add	r3, r2
 800349c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	78fa      	ldrb	r2, [r7, #3]
 80034a4:	0151      	lsls	r1, r2, #5
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	440a      	add	r2, r1
 80034aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80034b4:	78fb      	ldrb	r3, [r7, #3]
 80034b6:	015a      	lsls	r2, r3, #5
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	4413      	add	r3, r2
 80034bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	78fa      	ldrb	r2, [r7, #3]
 80034c4:	0151      	lsls	r1, r2, #5
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	440a      	add	r2, r1
 80034ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034d2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80034d4:	78fb      	ldrb	r3, [r7, #3]
 80034d6:	015a      	lsls	r2, r3, #5
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	4413      	add	r3, r2
 80034dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	0151      	lsls	r1, r2, #5
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	440a      	add	r2, r1
 80034ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034ee:	f023 0320 	bic.w	r3, r3, #32
 80034f2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034f4:	78fa      	ldrb	r2, [r7, #3]
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	4613      	mov	r3, r2
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	3326      	adds	r3, #38	; 0x26
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00b      	beq.n	8003522 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	1a9b      	subs	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	3326      	adds	r3, #38	; 0x26
 800351a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800351c:	2b02      	cmp	r3, #2
 800351e:	f040 80a9 	bne.w	8003674 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003522:	78fb      	ldrb	r3, [r7, #3]
 8003524:	015a      	lsls	r2, r3, #5
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	4413      	add	r3, r2
 800352a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003538:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003540:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003542:	78fb      	ldrb	r3, [r7, #3]
 8003544:	015a      	lsls	r2, r3, #5
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	4413      	add	r3, r2
 800354a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800354e:	461a      	mov	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	e08e      	b.n	8003674 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003556:	78fa      	ldrb	r2, [r7, #3]
 8003558:	6879      	ldr	r1, [r7, #4]
 800355a:	4613      	mov	r3, r2
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	1a9b      	subs	r3, r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	440b      	add	r3, r1
 8003564:	334d      	adds	r3, #77	; 0x4d
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	2b04      	cmp	r3, #4
 800356a:	d143      	bne.n	80035f4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800356c:	78fa      	ldrb	r2, [r7, #3]
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	1a9b      	subs	r3, r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	334d      	adds	r3, #77	; 0x4d
 800357c:	2202      	movs	r2, #2
 800357e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003580:	78fa      	ldrb	r2, [r7, #3]
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	4613      	mov	r3, r2
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	1a9b      	subs	r3, r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	440b      	add	r3, r1
 800358e:	334c      	adds	r3, #76	; 0x4c
 8003590:	2202      	movs	r2, #2
 8003592:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	011b      	lsls	r3, r3, #4
 800359c:	1a9b      	subs	r3, r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	440b      	add	r3, r1
 80035a2:	3326      	adds	r3, #38	; 0x26
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00a      	beq.n	80035c0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80035aa:	78fa      	ldrb	r2, [r7, #3]
 80035ac:	6879      	ldr	r1, [r7, #4]
 80035ae:	4613      	mov	r3, r2
 80035b0:	011b      	lsls	r3, r3, #4
 80035b2:	1a9b      	subs	r3, r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	440b      	add	r3, r1
 80035b8:	3326      	adds	r3, #38	; 0x26
 80035ba:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d159      	bne.n	8003674 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80035c0:	78fb      	ldrb	r3, [r7, #3]
 80035c2:	015a      	lsls	r2, r3, #5
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	4413      	add	r3, r2
 80035c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80035d6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80035de:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	015a      	lsls	r2, r3, #5
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	4413      	add	r3, r2
 80035e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035ec:	461a      	mov	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	e03f      	b.n	8003674 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80035f4:	78fa      	ldrb	r2, [r7, #3]
 80035f6:	6879      	ldr	r1, [r7, #4]
 80035f8:	4613      	mov	r3, r2
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	1a9b      	subs	r3, r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	440b      	add	r3, r1
 8003602:	334d      	adds	r3, #77	; 0x4d
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b08      	cmp	r3, #8
 8003608:	d126      	bne.n	8003658 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800360a:	78fa      	ldrb	r2, [r7, #3]
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	4613      	mov	r3, r2
 8003610:	011b      	lsls	r3, r3, #4
 8003612:	1a9b      	subs	r3, r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	440b      	add	r3, r1
 8003618:	334d      	adds	r3, #77	; 0x4d
 800361a:	2202      	movs	r2, #2
 800361c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800361e:	78fa      	ldrb	r2, [r7, #3]
 8003620:	6879      	ldr	r1, [r7, #4]
 8003622:	4613      	mov	r3, r2
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	1a9b      	subs	r3, r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	440b      	add	r3, r1
 800362c:	3344      	adds	r3, #68	; 0x44
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	1c59      	adds	r1, r3, #1
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	1a9b      	subs	r3, r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4403      	add	r3, r0
 800363e:	3344      	adds	r3, #68	; 0x44
 8003640:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003642:	78fa      	ldrb	r2, [r7, #3]
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	4613      	mov	r3, r2
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	1a9b      	subs	r3, r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	440b      	add	r3, r1
 8003650:	334c      	adds	r3, #76	; 0x4c
 8003652:	2204      	movs	r2, #4
 8003654:	701a      	strb	r2, [r3, #0]
 8003656:	e00d      	b.n	8003674 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003658:	78fa      	ldrb	r2, [r7, #3]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	334d      	adds	r3, #77	; 0x4d
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b02      	cmp	r3, #2
 800366c:	f000 8100 	beq.w	8003870 <HCD_HC_IN_IRQHandler+0xcca>
 8003670:	e000      	b.n	8003674 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003672:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003674:	78fa      	ldrb	r2, [r7, #3]
 8003676:	6879      	ldr	r1, [r7, #4]
 8003678:	4613      	mov	r3, r2
 800367a:	011b      	lsls	r3, r3, #4
 800367c:	1a9b      	subs	r3, r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	440b      	add	r3, r1
 8003682:	334c      	adds	r3, #76	; 0x4c
 8003684:	781a      	ldrb	r2, [r3, #0]
 8003686:	78fb      	ldrb	r3, [r7, #3]
 8003688:	4619      	mov	r1, r3
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f005 fef0 	bl	8009470 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003690:	e0ef      	b.n	8003872 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	78fa      	ldrb	r2, [r7, #3]
 8003698:	4611      	mov	r1, r2
 800369a:	4618      	mov	r0, r3
 800369c:	f002 fde9 	bl	8006272 <USB_ReadChInterrupts>
 80036a0:	4603      	mov	r3, r0
 80036a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a6:	2b40      	cmp	r3, #64	; 0x40
 80036a8:	d12f      	bne.n	800370a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80036aa:	78fb      	ldrb	r3, [r7, #3]
 80036ac:	015a      	lsls	r2, r3, #5
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	4413      	add	r3, r2
 80036b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b6:	461a      	mov	r2, r3
 80036b8:	2340      	movs	r3, #64	; 0x40
 80036ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80036bc:	78fa      	ldrb	r2, [r7, #3]
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	011b      	lsls	r3, r3, #4
 80036c4:	1a9b      	subs	r3, r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	334d      	adds	r3, #77	; 0x4d
 80036cc:	2205      	movs	r2, #5
 80036ce:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80036d0:	78fa      	ldrb	r2, [r7, #3]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	4613      	mov	r3, r2
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	1a9b      	subs	r3, r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	331a      	adds	r3, #26
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80036e6:	78fa      	ldrb	r2, [r7, #3]
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	4613      	mov	r3, r2
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	1a9b      	subs	r3, r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	3344      	adds	r3, #68	; 0x44
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	78fa      	ldrb	r2, [r7, #3]
 8003700:	4611      	mov	r1, r2
 8003702:	4618      	mov	r0, r3
 8003704:	f003 fb59 	bl	8006dba <USB_HC_Halt>
 8003708:	e0b3      	b.n	8003872 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	78fa      	ldrb	r2, [r7, #3]
 8003710:	4611      	mov	r1, r2
 8003712:	4618      	mov	r0, r3
 8003714:	f002 fdad 	bl	8006272 <USB_ReadChInterrupts>
 8003718:	4603      	mov	r3, r0
 800371a:	f003 0310 	and.w	r3, r3, #16
 800371e:	2b10      	cmp	r3, #16
 8003720:	f040 80a7 	bne.w	8003872 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003724:	78fa      	ldrb	r2, [r7, #3]
 8003726:	6879      	ldr	r1, [r7, #4]
 8003728:	4613      	mov	r3, r2
 800372a:	011b      	lsls	r3, r3, #4
 800372c:	1a9b      	subs	r3, r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	3326      	adds	r3, #38	; 0x26
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b03      	cmp	r3, #3
 8003738:	d11b      	bne.n	8003772 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800373a:	78fa      	ldrb	r2, [r7, #3]
 800373c:	6879      	ldr	r1, [r7, #4]
 800373e:	4613      	mov	r3, r2
 8003740:	011b      	lsls	r3, r3, #4
 8003742:	1a9b      	subs	r3, r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	440b      	add	r3, r1
 8003748:	3344      	adds	r3, #68	; 0x44
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800374e:	78fa      	ldrb	r2, [r7, #3]
 8003750:	6879      	ldr	r1, [r7, #4]
 8003752:	4613      	mov	r3, r2
 8003754:	011b      	lsls	r3, r3, #4
 8003756:	1a9b      	subs	r3, r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	440b      	add	r3, r1
 800375c:	334d      	adds	r3, #77	; 0x4d
 800375e:	2204      	movs	r2, #4
 8003760:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	78fa      	ldrb	r2, [r7, #3]
 8003768:	4611      	mov	r1, r2
 800376a:	4618      	mov	r0, r3
 800376c:	f003 fb25 	bl	8006dba <USB_HC_Halt>
 8003770:	e03f      	b.n	80037f2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003772:	78fa      	ldrb	r2, [r7, #3]
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	4613      	mov	r3, r2
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	1a9b      	subs	r3, r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	440b      	add	r3, r1
 8003780:	3326      	adds	r3, #38	; 0x26
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00a      	beq.n	800379e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003788:	78fa      	ldrb	r2, [r7, #3]
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	4613      	mov	r3, r2
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	1a9b      	subs	r3, r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	440b      	add	r3, r1
 8003796:	3326      	adds	r3, #38	; 0x26
 8003798:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800379a:	2b02      	cmp	r3, #2
 800379c:	d129      	bne.n	80037f2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	6879      	ldr	r1, [r7, #4]
 80037a2:	4613      	mov	r3, r2
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	1a9b      	subs	r3, r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	440b      	add	r3, r1
 80037ac:	3344      	adds	r3, #68	; 0x44
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	799b      	ldrb	r3, [r3, #6]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00a      	beq.n	80037d0 <HCD_HC_IN_IRQHandler+0xc2a>
 80037ba:	78fa      	ldrb	r2, [r7, #3]
 80037bc:	6879      	ldr	r1, [r7, #4]
 80037be:	4613      	mov	r3, r2
 80037c0:	011b      	lsls	r3, r3, #4
 80037c2:	1a9b      	subs	r3, r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	440b      	add	r3, r1
 80037c8:	331b      	adds	r3, #27
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d110      	bne.n	80037f2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80037d0:	78fa      	ldrb	r2, [r7, #3]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	1a9b      	subs	r3, r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	334d      	adds	r3, #77	; 0x4d
 80037e0:	2204      	movs	r2, #4
 80037e2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	78fa      	ldrb	r2, [r7, #3]
 80037ea:	4611      	mov	r1, r2
 80037ec:	4618      	mov	r0, r3
 80037ee:	f003 fae4 	bl	8006dba <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80037f2:	78fa      	ldrb	r2, [r7, #3]
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	4613      	mov	r3, r2
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	1a9b      	subs	r3, r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	331b      	adds	r3, #27
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d129      	bne.n	800385c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003808:	78fa      	ldrb	r2, [r7, #3]
 800380a:	6879      	ldr	r1, [r7, #4]
 800380c:	4613      	mov	r3, r2
 800380e:	011b      	lsls	r3, r3, #4
 8003810:	1a9b      	subs	r3, r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	440b      	add	r3, r1
 8003816:	331b      	adds	r3, #27
 8003818:	2200      	movs	r2, #0
 800381a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800381c:	78fb      	ldrb	r3, [r7, #3]
 800381e:	015a      	lsls	r2, r3, #5
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	4413      	add	r3, r2
 8003824:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	78fa      	ldrb	r2, [r7, #3]
 800382c:	0151      	lsls	r1, r2, #5
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	440a      	add	r2, r1
 8003832:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003836:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800383a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800383c:	78fb      	ldrb	r3, [r7, #3]
 800383e:	015a      	lsls	r2, r3, #5
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	4413      	add	r3, r2
 8003844:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	78fa      	ldrb	r2, [r7, #3]
 800384c:	0151      	lsls	r1, r2, #5
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	440a      	add	r2, r1
 8003852:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003856:	f043 0320 	orr.w	r3, r3, #32
 800385a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800385c:	78fb      	ldrb	r3, [r7, #3]
 800385e:	015a      	lsls	r2, r3, #5
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	4413      	add	r3, r2
 8003864:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003868:	461a      	mov	r2, r3
 800386a:	2310      	movs	r3, #16
 800386c:	6093      	str	r3, [r2, #8]
 800386e:	e000      	b.n	8003872 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003870:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003872:	3718      	adds	r7, #24
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	460b      	mov	r3, r1
 8003882:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	78fa      	ldrb	r2, [r7, #3]
 8003894:	4611      	mov	r1, r2
 8003896:	4618      	mov	r0, r3
 8003898:	f002 fceb 	bl	8006272 <USB_ReadChInterrupts>
 800389c:	4603      	mov	r3, r0
 800389e:	f003 0304 	and.w	r3, r3, #4
 80038a2:	2b04      	cmp	r3, #4
 80038a4:	d11b      	bne.n	80038de <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80038a6:	78fb      	ldrb	r3, [r7, #3]
 80038a8:	015a      	lsls	r2, r3, #5
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	4413      	add	r3, r2
 80038ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038b2:	461a      	mov	r2, r3
 80038b4:	2304      	movs	r3, #4
 80038b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80038b8:	78fa      	ldrb	r2, [r7, #3]
 80038ba:	6879      	ldr	r1, [r7, #4]
 80038bc:	4613      	mov	r3, r2
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	1a9b      	subs	r3, r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	334d      	adds	r3, #77	; 0x4d
 80038c8:	2207      	movs	r2, #7
 80038ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	78fa      	ldrb	r2, [r7, #3]
 80038d2:	4611      	mov	r1, r2
 80038d4:	4618      	mov	r0, r3
 80038d6:	f003 fa70 	bl	8006dba <USB_HC_Halt>
 80038da:	f000 bc6f 	b.w	80041bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	78fa      	ldrb	r2, [r7, #3]
 80038e4:	4611      	mov	r1, r2
 80038e6:	4618      	mov	r0, r3
 80038e8:	f002 fcc3 	bl	8006272 <USB_ReadChInterrupts>
 80038ec:	4603      	mov	r3, r0
 80038ee:	f003 0320 	and.w	r3, r3, #32
 80038f2:	2b20      	cmp	r3, #32
 80038f4:	f040 8082 	bne.w	80039fc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80038f8:	78fb      	ldrb	r3, [r7, #3]
 80038fa:	015a      	lsls	r2, r3, #5
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	4413      	add	r3, r2
 8003900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003904:	461a      	mov	r2, r3
 8003906:	2320      	movs	r3, #32
 8003908:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	3319      	adds	r3, #25
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d124      	bne.n	800396a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003920:	78fa      	ldrb	r2, [r7, #3]
 8003922:	6879      	ldr	r1, [r7, #4]
 8003924:	4613      	mov	r3, r2
 8003926:	011b      	lsls	r3, r3, #4
 8003928:	1a9b      	subs	r3, r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	440b      	add	r3, r1
 800392e:	3319      	adds	r3, #25
 8003930:	2200      	movs	r2, #0
 8003932:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003934:	78fa      	ldrb	r2, [r7, #3]
 8003936:	6879      	ldr	r1, [r7, #4]
 8003938:	4613      	mov	r3, r2
 800393a:	011b      	lsls	r3, r3, #4
 800393c:	1a9b      	subs	r3, r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	440b      	add	r3, r1
 8003942:	334c      	adds	r3, #76	; 0x4c
 8003944:	2202      	movs	r2, #2
 8003946:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003948:	78fa      	ldrb	r2, [r7, #3]
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	4613      	mov	r3, r2
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	1a9b      	subs	r3, r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	334d      	adds	r3, #77	; 0x4d
 8003958:	2203      	movs	r2, #3
 800395a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	78fa      	ldrb	r2, [r7, #3]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f003 fa28 	bl	8006dba <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800396a:	78fa      	ldrb	r2, [r7, #3]
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	1a9b      	subs	r3, r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	440b      	add	r3, r1
 8003978:	331a      	adds	r3, #26
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b01      	cmp	r3, #1
 800397e:	f040 841d 	bne.w	80041bc <HCD_HC_OUT_IRQHandler+0x944>
 8003982:	78fa      	ldrb	r2, [r7, #3]
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	1a9b      	subs	r3, r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	331b      	adds	r3, #27
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	f040 8411 	bne.w	80041bc <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	3326      	adds	r3, #38	; 0x26
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d009      	beq.n	80039c4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	331b      	adds	r3, #27
 80039c0:	2201      	movs	r2, #1
 80039c2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80039c4:	78fa      	ldrb	r2, [r7, #3]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	011b      	lsls	r3, r3, #4
 80039cc:	1a9b      	subs	r3, r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	334d      	adds	r3, #77	; 0x4d
 80039d4:	2203      	movs	r2, #3
 80039d6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	4611      	mov	r1, r2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f003 f9ea 	bl	8006dba <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80039e6:	78fa      	ldrb	r2, [r7, #3]
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	4613      	mov	r3, r2
 80039ec:	011b      	lsls	r3, r3, #4
 80039ee:	1a9b      	subs	r3, r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	440b      	add	r3, r1
 80039f4:	3344      	adds	r3, #68	; 0x44
 80039f6:	2200      	movs	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	e3df      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	4611      	mov	r1, r2
 8003a04:	4618      	mov	r0, r3
 8003a06:	f002 fc34 	bl	8006272 <USB_ReadChInterrupts>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a14:	d111      	bne.n	8003a3a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003a16:	78fb      	ldrb	r3, [r7, #3]
 8003a18:	015a      	lsls	r2, r3, #5
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a22:	461a      	mov	r2, r3
 8003a24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a28:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	78fa      	ldrb	r2, [r7, #3]
 8003a30:	4611      	mov	r1, r2
 8003a32:	4618      	mov	r0, r3
 8003a34:	f003 f9c1 	bl	8006dba <USB_HC_Halt>
 8003a38:	e3c0      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	78fa      	ldrb	r2, [r7, #3]
 8003a40:	4611      	mov	r1, r2
 8003a42:	4618      	mov	r0, r3
 8003a44:	f002 fc15 	bl	8006272 <USB_ReadChInterrupts>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d168      	bne.n	8003b24 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	3344      	adds	r3, #68	; 0x44
 8003a62:	2200      	movs	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	78fa      	ldrb	r2, [r7, #3]
 8003a6c:	4611      	mov	r1, r2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f002 fbff 	bl	8006272 <USB_ReadChInterrupts>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7a:	2b40      	cmp	r3, #64	; 0x40
 8003a7c:	d112      	bne.n	8003aa4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003a7e:	78fa      	ldrb	r2, [r7, #3]
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	4613      	mov	r3, r2
 8003a84:	011b      	lsls	r3, r3, #4
 8003a86:	1a9b      	subs	r3, r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	440b      	add	r3, r1
 8003a8c:	3319      	adds	r3, #25
 8003a8e:	2201      	movs	r2, #1
 8003a90:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003a92:	78fb      	ldrb	r3, [r7, #3]
 8003a94:	015a      	lsls	r2, r3, #5
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	4413      	add	r3, r2
 8003a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	2340      	movs	r3, #64	; 0x40
 8003aa2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003aa4:	78fa      	ldrb	r2, [r7, #3]
 8003aa6:	6879      	ldr	r1, [r7, #4]
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	011b      	lsls	r3, r3, #4
 8003aac:	1a9b      	subs	r3, r3, r2
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	440b      	add	r3, r1
 8003ab2:	331b      	adds	r3, #27
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d019      	beq.n	8003aee <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003aba:	78fa      	ldrb	r2, [r7, #3]
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	011b      	lsls	r3, r3, #4
 8003ac2:	1a9b      	subs	r3, r3, r2
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	440b      	add	r3, r1
 8003ac8:	331b      	adds	r3, #27
 8003aca:	2200      	movs	r2, #0
 8003acc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ace:	78fb      	ldrb	r3, [r7, #3]
 8003ad0:	015a      	lsls	r2, r3, #5
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	78fa      	ldrb	r2, [r7, #3]
 8003ade:	0151      	lsls	r1, r2, #5
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	440a      	add	r2, r1
 8003ae4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ae8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aec:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003aee:	78fb      	ldrb	r3, [r7, #3]
 8003af0:	015a      	lsls	r2, r3, #5
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	4413      	add	r3, r2
 8003af6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003afa:	461a      	mov	r2, r3
 8003afc:	2301      	movs	r3, #1
 8003afe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003b00:	78fa      	ldrb	r2, [r7, #3]
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	4613      	mov	r3, r2
 8003b06:	011b      	lsls	r3, r3, #4
 8003b08:	1a9b      	subs	r3, r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	440b      	add	r3, r1
 8003b0e:	334d      	adds	r3, #77	; 0x4d
 8003b10:	2201      	movs	r2, #1
 8003b12:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	78fa      	ldrb	r2, [r7, #3]
 8003b1a:	4611      	mov	r1, r2
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f003 f94c 	bl	8006dba <USB_HC_Halt>
 8003b22:	e34b      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	78fa      	ldrb	r2, [r7, #3]
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f002 fba0 	bl	8006272 <USB_ReadChInterrupts>
 8003b32:	4603      	mov	r3, r0
 8003b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b38:	2b40      	cmp	r3, #64	; 0x40
 8003b3a:	d139      	bne.n	8003bb0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003b3c:	78fa      	ldrb	r2, [r7, #3]
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	4613      	mov	r3, r2
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	1a9b      	subs	r3, r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	334d      	adds	r3, #77	; 0x4d
 8003b4c:	2205      	movs	r2, #5
 8003b4e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003b50:	78fa      	ldrb	r2, [r7, #3]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4613      	mov	r3, r2
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	331a      	adds	r3, #26
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d109      	bne.n	8003b7a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003b66:	78fa      	ldrb	r2, [r7, #3]
 8003b68:	6879      	ldr	r1, [r7, #4]
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	011b      	lsls	r3, r3, #4
 8003b6e:	1a9b      	subs	r3, r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	440b      	add	r3, r1
 8003b74:	3319      	adds	r3, #25
 8003b76:	2201      	movs	r2, #1
 8003b78:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003b7a:	78fa      	ldrb	r2, [r7, #3]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	1a9b      	subs	r3, r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	440b      	add	r3, r1
 8003b88:	3344      	adds	r3, #68	; 0x44
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	78fa      	ldrb	r2, [r7, #3]
 8003b94:	4611      	mov	r1, r2
 8003b96:	4618      	mov	r0, r3
 8003b98:	f003 f90f 	bl	8006dba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003b9c:	78fb      	ldrb	r3, [r7, #3]
 8003b9e:	015a      	lsls	r2, r3, #5
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba8:	461a      	mov	r2, r3
 8003baa:	2340      	movs	r3, #64	; 0x40
 8003bac:	6093      	str	r3, [r2, #8]
 8003bae:	e305      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	78fa      	ldrb	r2, [r7, #3]
 8003bb6:	4611      	mov	r1, r2
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f002 fb5a 	bl	8006272 <USB_ReadChInterrupts>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	f003 0308 	and.w	r3, r3, #8
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	d11a      	bne.n	8003bfe <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003bc8:	78fb      	ldrb	r3, [r7, #3]
 8003bca:	015a      	lsls	r2, r3, #5
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	4413      	add	r3, r2
 8003bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	2308      	movs	r3, #8
 8003bd8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003bda:	78fa      	ldrb	r2, [r7, #3]
 8003bdc:	6879      	ldr	r1, [r7, #4]
 8003bde:	4613      	mov	r3, r2
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	1a9b      	subs	r3, r3, r2
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	440b      	add	r3, r1
 8003be8:	334d      	adds	r3, #77	; 0x4d
 8003bea:	2206      	movs	r2, #6
 8003bec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	4611      	mov	r1, r2
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f003 f8df 	bl	8006dba <USB_HC_Halt>
 8003bfc:	e2de      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	78fa      	ldrb	r2, [r7, #3]
 8003c04:	4611      	mov	r1, r2
 8003c06:	4618      	mov	r0, r3
 8003c08:	f002 fb33 	bl	8006272 <USB_ReadChInterrupts>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	f003 0310 	and.w	r3, r3, #16
 8003c12:	2b10      	cmp	r3, #16
 8003c14:	d144      	bne.n	8003ca0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003c16:	78fa      	ldrb	r2, [r7, #3]
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	440b      	add	r3, r1
 8003c24:	3344      	adds	r3, #68	; 0x44
 8003c26:	2200      	movs	r2, #0
 8003c28:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003c2a:	78fa      	ldrb	r2, [r7, #3]
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	011b      	lsls	r3, r3, #4
 8003c32:	1a9b      	subs	r3, r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	334d      	adds	r3, #77	; 0x4d
 8003c3a:	2204      	movs	r2, #4
 8003c3c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	1a9b      	subs	r3, r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	3319      	adds	r3, #25
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d114      	bne.n	8003c7e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003c54:	78fa      	ldrb	r2, [r7, #3]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	1a9b      	subs	r3, r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	3318      	adds	r3, #24
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d109      	bne.n	8003c7e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003c6a:	78fa      	ldrb	r2, [r7, #3]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	011b      	lsls	r3, r3, #4
 8003c72:	1a9b      	subs	r3, r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	3319      	adds	r3, #25
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	78fa      	ldrb	r2, [r7, #3]
 8003c84:	4611      	mov	r1, r2
 8003c86:	4618      	mov	r0, r3
 8003c88:	f003 f897 	bl	8006dba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003c8c:	78fb      	ldrb	r3, [r7, #3]
 8003c8e:	015a      	lsls	r2, r3, #5
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	4413      	add	r3, r2
 8003c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c98:	461a      	mov	r2, r3
 8003c9a:	2310      	movs	r3, #16
 8003c9c:	6093      	str	r3, [r2, #8]
 8003c9e:	e28d      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	78fa      	ldrb	r2, [r7, #3]
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f002 fae2 	bl	8006272 <USB_ReadChInterrupts>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cb4:	2b80      	cmp	r3, #128	; 0x80
 8003cb6:	d169      	bne.n	8003d8c <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	799b      	ldrb	r3, [r3, #6]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d111      	bne.n	8003ce4 <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003cc0:	78fa      	ldrb	r2, [r7, #3]
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	1a9b      	subs	r3, r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	334d      	adds	r3, #77	; 0x4d
 8003cd0:	2207      	movs	r2, #7
 8003cd2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	78fa      	ldrb	r2, [r7, #3]
 8003cda:	4611      	mov	r1, r2
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f003 f86c 	bl	8006dba <USB_HC_Halt>
 8003ce2:	e049      	b.n	8003d78 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003ce4:	78fa      	ldrb	r2, [r7, #3]
 8003ce6:	6879      	ldr	r1, [r7, #4]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	1a9b      	subs	r3, r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	440b      	add	r3, r1
 8003cf2:	3344      	adds	r3, #68	; 0x44
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	1c59      	adds	r1, r3, #1
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	1a9b      	subs	r3, r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	4403      	add	r3, r0
 8003d04:	3344      	adds	r3, #68	; 0x44
 8003d06:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d08:	78fa      	ldrb	r2, [r7, #3]
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	011b      	lsls	r3, r3, #4
 8003d10:	1a9b      	subs	r3, r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	3344      	adds	r3, #68	; 0x44
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d922      	bls.n	8003d64 <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003d1e:	78fa      	ldrb	r2, [r7, #3]
 8003d20:	6879      	ldr	r1, [r7, #4]
 8003d22:	4613      	mov	r3, r2
 8003d24:	011b      	lsls	r3, r3, #4
 8003d26:	1a9b      	subs	r3, r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	440b      	add	r3, r1
 8003d2c:	3344      	adds	r3, #68	; 0x44
 8003d2e:	2200      	movs	r2, #0
 8003d30:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003d32:	78fa      	ldrb	r2, [r7, #3]
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	4613      	mov	r3, r2
 8003d38:	011b      	lsls	r3, r3, #4
 8003d3a:	1a9b      	subs	r3, r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	440b      	add	r3, r1
 8003d40:	334c      	adds	r3, #76	; 0x4c
 8003d42:	2204      	movs	r2, #4
 8003d44:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003d46:	78fa      	ldrb	r2, [r7, #3]
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	011b      	lsls	r3, r3, #4
 8003d4e:	1a9b      	subs	r3, r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	440b      	add	r3, r1
 8003d54:	334c      	adds	r3, #76	; 0x4c
 8003d56:	781a      	ldrb	r2, [r3, #0]
 8003d58:	78fb      	ldrb	r3, [r7, #3]
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f005 fb87 	bl	8009470 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003d62:	e009      	b.n	8003d78 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d64:	78fa      	ldrb	r2, [r7, #3]
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	011b      	lsls	r3, r3, #4
 8003d6c:	1a9b      	subs	r3, r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	440b      	add	r3, r1
 8003d72:	334c      	adds	r3, #76	; 0x4c
 8003d74:	2202      	movs	r2, #2
 8003d76:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003d78:	78fb      	ldrb	r3, [r7, #3]
 8003d7a:	015a      	lsls	r2, r3, #5
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	4413      	add	r3, r2
 8003d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d84:	461a      	mov	r2, r3
 8003d86:	2380      	movs	r3, #128	; 0x80
 8003d88:	6093      	str	r3, [r2, #8]
 8003d8a:	e217      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	78fa      	ldrb	r2, [r7, #3]
 8003d92:	4611      	mov	r1, r2
 8003d94:	4618      	mov	r0, r3
 8003d96:	f002 fa6c 	bl	8006272 <USB_ReadChInterrupts>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003da4:	d11b      	bne.n	8003dde <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003da6:	78fa      	ldrb	r2, [r7, #3]
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4613      	mov	r3, r2
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	1a9b      	subs	r3, r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	440b      	add	r3, r1
 8003db4:	334d      	adds	r3, #77	; 0x4d
 8003db6:	2209      	movs	r2, #9
 8003db8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f002 fff9 	bl	8006dba <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	015a      	lsls	r2, r3, #5
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	4413      	add	r3, r2
 8003dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dda:	6093      	str	r3, [r2, #8]
 8003ddc:	e1ee      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	78fa      	ldrb	r2, [r7, #3]
 8003de4:	4611      	mov	r1, r2
 8003de6:	4618      	mov	r0, r3
 8003de8:	f002 fa43 	bl	8006272 <USB_ReadChInterrupts>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	f040 81df 	bne.w	80041b6 <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003df8:	78fb      	ldrb	r3, [r7, #3]
 8003dfa:	015a      	lsls	r2, r3, #5
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	4413      	add	r3, r2
 8003e00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e04:	461a      	mov	r2, r3
 8003e06:	2302      	movs	r3, #2
 8003e08:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003e0a:	78fa      	ldrb	r2, [r7, #3]
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	334d      	adds	r3, #77	; 0x4d
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	f040 8093 	bne.w	8003f48 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e22:	78fa      	ldrb	r2, [r7, #3]
 8003e24:	6879      	ldr	r1, [r7, #4]
 8003e26:	4613      	mov	r3, r2
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	1a9b      	subs	r3, r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	440b      	add	r3, r1
 8003e30:	334d      	adds	r3, #77	; 0x4d
 8003e32:	2202      	movs	r2, #2
 8003e34:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003e36:	78fa      	ldrb	r2, [r7, #3]
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	011b      	lsls	r3, r3, #4
 8003e3e:	1a9b      	subs	r3, r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	440b      	add	r3, r1
 8003e44:	334c      	adds	r3, #76	; 0x4c
 8003e46:	2201      	movs	r2, #1
 8003e48:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003e4a:	78fa      	ldrb	r2, [r7, #3]
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	011b      	lsls	r3, r3, #4
 8003e52:	1a9b      	subs	r3, r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	3326      	adds	r3, #38	; 0x26
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d00b      	beq.n	8003e78 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003e60:	78fa      	ldrb	r2, [r7, #3]
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	4613      	mov	r3, r2
 8003e66:	011b      	lsls	r3, r3, #4
 8003e68:	1a9b      	subs	r3, r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	3326      	adds	r3, #38	; 0x26
 8003e70:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	f040 8190 	bne.w	8004198 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	799b      	ldrb	r3, [r3, #6]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d115      	bne.n	8003eac <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003e80:	78fa      	ldrb	r2, [r7, #3]
 8003e82:	6879      	ldr	r1, [r7, #4]
 8003e84:	4613      	mov	r3, r2
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	1a9b      	subs	r3, r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	333d      	adds	r3, #61	; 0x3d
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	78fa      	ldrb	r2, [r7, #3]
 8003e94:	f083 0301 	eor.w	r3, r3, #1
 8003e98:	b2d8      	uxtb	r0, r3
 8003e9a:	6879      	ldr	r1, [r7, #4]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	1a9b      	subs	r3, r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	333d      	adds	r3, #61	; 0x3d
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	799b      	ldrb	r3, [r3, #6]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	f040 8171 	bne.w	8004198 <HCD_HC_OUT_IRQHandler+0x920>
 8003eb6:	78fa      	ldrb	r2, [r7, #3]
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	3334      	adds	r3, #52	; 0x34
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 8165 	beq.w	8004198 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003ece:	78fa      	ldrb	r2, [r7, #3]
 8003ed0:	6879      	ldr	r1, [r7, #4]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	011b      	lsls	r3, r3, #4
 8003ed6:	1a9b      	subs	r3, r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	440b      	add	r3, r1
 8003edc:	3334      	adds	r3, #52	; 0x34
 8003ede:	6819      	ldr	r1, [r3, #0]
 8003ee0:	78fa      	ldrb	r2, [r7, #3]
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	011b      	lsls	r3, r3, #4
 8003ee8:	1a9b      	subs	r3, r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4403      	add	r3, r0
 8003eee:	3328      	adds	r3, #40	; 0x28
 8003ef0:	881b      	ldrh	r3, [r3, #0]
 8003ef2:	440b      	add	r3, r1
 8003ef4:	1e59      	subs	r1, r3, #1
 8003ef6:	78fa      	ldrb	r2, [r7, #3]
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	4613      	mov	r3, r2
 8003efc:	011b      	lsls	r3, r3, #4
 8003efe:	1a9b      	subs	r3, r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	4403      	add	r3, r0
 8003f04:	3328      	adds	r3, #40	; 0x28
 8003f06:	881b      	ldrh	r3, [r3, #0]
 8003f08:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f0c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	f003 0301 	and.w	r3, r3, #1
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 813f 	beq.w	8004198 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003f1a:	78fa      	ldrb	r2, [r7, #3]
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	1a9b      	subs	r3, r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	440b      	add	r3, r1
 8003f28:	333d      	adds	r3, #61	; 0x3d
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	f083 0301 	eor.w	r3, r3, #1
 8003f32:	b2d8      	uxtb	r0, r3
 8003f34:	6879      	ldr	r1, [r7, #4]
 8003f36:	4613      	mov	r3, r2
 8003f38:	011b      	lsls	r3, r3, #4
 8003f3a:	1a9b      	subs	r3, r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	440b      	add	r3, r1
 8003f40:	333d      	adds	r3, #61	; 0x3d
 8003f42:	4602      	mov	r2, r0
 8003f44:	701a      	strb	r2, [r3, #0]
 8003f46:	e127      	b.n	8004198 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003f48:	78fa      	ldrb	r2, [r7, #3]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	334d      	adds	r3, #77	; 0x4d
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	2b03      	cmp	r3, #3
 8003f5c:	d120      	bne.n	8003fa0 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f5e:	78fa      	ldrb	r2, [r7, #3]
 8003f60:	6879      	ldr	r1, [r7, #4]
 8003f62:	4613      	mov	r3, r2
 8003f64:	011b      	lsls	r3, r3, #4
 8003f66:	1a9b      	subs	r3, r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	440b      	add	r3, r1
 8003f6c:	334d      	adds	r3, #77	; 0x4d
 8003f6e:	2202      	movs	r2, #2
 8003f70:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003f72:	78fa      	ldrb	r2, [r7, #3]
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	4613      	mov	r3, r2
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	1a9b      	subs	r3, r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	440b      	add	r3, r1
 8003f80:	331b      	adds	r3, #27
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	f040 8107 	bne.w	8004198 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f8a:	78fa      	ldrb	r2, [r7, #3]
 8003f8c:	6879      	ldr	r1, [r7, #4]
 8003f8e:	4613      	mov	r3, r2
 8003f90:	011b      	lsls	r3, r3, #4
 8003f92:	1a9b      	subs	r3, r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	440b      	add	r3, r1
 8003f98:	334c      	adds	r3, #76	; 0x4c
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	701a      	strb	r2, [r3, #0]
 8003f9e:	e0fb      	b.n	8004198 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003fa0:	78fa      	ldrb	r2, [r7, #3]
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	011b      	lsls	r3, r3, #4
 8003fa8:	1a9b      	subs	r3, r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	440b      	add	r3, r1
 8003fae:	334d      	adds	r3, #77	; 0x4d
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d13a      	bne.n	800402c <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003fb6:	78fa      	ldrb	r2, [r7, #3]
 8003fb8:	6879      	ldr	r1, [r7, #4]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	1a9b      	subs	r3, r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	440b      	add	r3, r1
 8003fc4:	334d      	adds	r3, #77	; 0x4d
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fca:	78fa      	ldrb	r2, [r7, #3]
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	1a9b      	subs	r3, r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	334c      	adds	r3, #76	; 0x4c
 8003fda:	2202      	movs	r2, #2
 8003fdc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003fde:	78fa      	ldrb	r2, [r7, #3]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	1a9b      	subs	r3, r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	331b      	adds	r3, #27
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	f040 80d1 	bne.w	8004198 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	331b      	adds	r3, #27
 8004006:	2200      	movs	r2, #0
 8004008:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800400a:	78fb      	ldrb	r3, [r7, #3]
 800400c:	015a      	lsls	r2, r3, #5
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	4413      	add	r3, r2
 8004012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	78fa      	ldrb	r2, [r7, #3]
 800401a:	0151      	lsls	r1, r2, #5
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	440a      	add	r2, r1
 8004020:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004024:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004028:	6053      	str	r3, [r2, #4]
 800402a:	e0b5      	b.n	8004198 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800402c:	78fa      	ldrb	r2, [r7, #3]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4613      	mov	r3, r2
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	1a9b      	subs	r3, r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	334d      	adds	r3, #77	; 0x4d
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	2b05      	cmp	r3, #5
 8004040:	d114      	bne.n	800406c <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	4613      	mov	r3, r2
 8004048:	011b      	lsls	r3, r3, #4
 800404a:	1a9b      	subs	r3, r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	334d      	adds	r3, #77	; 0x4d
 8004052:	2202      	movs	r2, #2
 8004054:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004056:	78fa      	ldrb	r2, [r7, #3]
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	4613      	mov	r3, r2
 800405c:	011b      	lsls	r3, r3, #4
 800405e:	1a9b      	subs	r3, r3, r2
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	440b      	add	r3, r1
 8004064:	334c      	adds	r3, #76	; 0x4c
 8004066:	2202      	movs	r2, #2
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	e095      	b.n	8004198 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800406c:	78fa      	ldrb	r2, [r7, #3]
 800406e:	6879      	ldr	r1, [r7, #4]
 8004070:	4613      	mov	r3, r2
 8004072:	011b      	lsls	r3, r3, #4
 8004074:	1a9b      	subs	r3, r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	440b      	add	r3, r1
 800407a:	334d      	adds	r3, #77	; 0x4d
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	2b06      	cmp	r3, #6
 8004080:	d114      	bne.n	80040ac <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004082:	78fa      	ldrb	r2, [r7, #3]
 8004084:	6879      	ldr	r1, [r7, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	440b      	add	r3, r1
 8004090:	334d      	adds	r3, #77	; 0x4d
 8004092:	2202      	movs	r2, #2
 8004094:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004096:	78fa      	ldrb	r2, [r7, #3]
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	4613      	mov	r3, r2
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	1a9b      	subs	r3, r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	334c      	adds	r3, #76	; 0x4c
 80040a6:	2205      	movs	r2, #5
 80040a8:	701a      	strb	r2, [r3, #0]
 80040aa:	e075      	b.n	8004198 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80040ac:	78fa      	ldrb	r2, [r7, #3]
 80040ae:	6879      	ldr	r1, [r7, #4]
 80040b0:	4613      	mov	r3, r2
 80040b2:	011b      	lsls	r3, r3, #4
 80040b4:	1a9b      	subs	r3, r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	334d      	adds	r3, #77	; 0x4d
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	2b07      	cmp	r3, #7
 80040c0:	d00a      	beq.n	80040d8 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80040c2:	78fa      	ldrb	r2, [r7, #3]
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	4613      	mov	r3, r2
 80040c8:	011b      	lsls	r3, r3, #4
 80040ca:	1a9b      	subs	r3, r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	440b      	add	r3, r1
 80040d0:	334d      	adds	r3, #77	; 0x4d
 80040d2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80040d4:	2b09      	cmp	r3, #9
 80040d6:	d170      	bne.n	80041ba <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040d8:	78fa      	ldrb	r2, [r7, #3]
 80040da:	6879      	ldr	r1, [r7, #4]
 80040dc:	4613      	mov	r3, r2
 80040de:	011b      	lsls	r3, r3, #4
 80040e0:	1a9b      	subs	r3, r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	440b      	add	r3, r1
 80040e6:	334d      	adds	r3, #77	; 0x4d
 80040e8:	2202      	movs	r2, #2
 80040ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80040ec:	78fa      	ldrb	r2, [r7, #3]
 80040ee:	6879      	ldr	r1, [r7, #4]
 80040f0:	4613      	mov	r3, r2
 80040f2:	011b      	lsls	r3, r3, #4
 80040f4:	1a9b      	subs	r3, r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	440b      	add	r3, r1
 80040fa:	3344      	adds	r3, #68	; 0x44
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	1c59      	adds	r1, r3, #1
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	011b      	lsls	r3, r3, #4
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4403      	add	r3, r0
 800410c:	3344      	adds	r3, #68	; 0x44
 800410e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004110:	78fa      	ldrb	r2, [r7, #3]
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	4613      	mov	r3, r2
 8004116:	011b      	lsls	r3, r3, #4
 8004118:	1a9b      	subs	r3, r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	440b      	add	r3, r1
 800411e:	3344      	adds	r3, #68	; 0x44
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d914      	bls.n	8004150 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004126:	78fa      	ldrb	r2, [r7, #3]
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	4613      	mov	r3, r2
 800412c:	011b      	lsls	r3, r3, #4
 800412e:	1a9b      	subs	r3, r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	440b      	add	r3, r1
 8004134:	3344      	adds	r3, #68	; 0x44
 8004136:	2200      	movs	r2, #0
 8004138:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800413a:	78fa      	ldrb	r2, [r7, #3]
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	4613      	mov	r3, r2
 8004140:	011b      	lsls	r3, r3, #4
 8004142:	1a9b      	subs	r3, r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	440b      	add	r3, r1
 8004148:	334c      	adds	r3, #76	; 0x4c
 800414a:	2204      	movs	r2, #4
 800414c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800414e:	e022      	b.n	8004196 <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004150:	78fa      	ldrb	r2, [r7, #3]
 8004152:	6879      	ldr	r1, [r7, #4]
 8004154:	4613      	mov	r3, r2
 8004156:	011b      	lsls	r3, r3, #4
 8004158:	1a9b      	subs	r3, r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	440b      	add	r3, r1
 800415e:	334c      	adds	r3, #76	; 0x4c
 8004160:	2202      	movs	r2, #2
 8004162:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004164:	78fb      	ldrb	r3, [r7, #3]
 8004166:	015a      	lsls	r2, r3, #5
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	4413      	add	r3, r2
 800416c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800417a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004182:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004184:	78fb      	ldrb	r3, [r7, #3]
 8004186:	015a      	lsls	r2, r3, #5
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	4413      	add	r3, r2
 800418c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004190:	461a      	mov	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004196:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004198:	78fa      	ldrb	r2, [r7, #3]
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	4613      	mov	r3, r2
 800419e:	011b      	lsls	r3, r3, #4
 80041a0:	1a9b      	subs	r3, r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	440b      	add	r3, r1
 80041a6:	334c      	adds	r3, #76	; 0x4c
 80041a8:	781a      	ldrb	r2, [r3, #0]
 80041aa:	78fb      	ldrb	r3, [r7, #3]
 80041ac:	4619      	mov	r1, r3
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f005 f95e 	bl	8009470 <HAL_HCD_HC_NotifyURBChange_Callback>
 80041b4:	e002      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80041b6:	bf00      	nop
 80041b8:	e000      	b.n	80041bc <HCD_HC_OUT_IRQHandler+0x944>
      return;
 80041ba:	bf00      	nop
  }
}
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b08a      	sub	sp, #40	; 0x28
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	6a1b      	ldr	r3, [r3, #32]
 80041da:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	0c5b      	lsrs	r3, r3, #17
 80041e8:	f003 030f 	and.w	r3, r3, #15
 80041ec:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	091b      	lsrs	r3, r3, #4
 80041f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041f6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d004      	beq.n	8004208 <HCD_RXQLVL_IRQHandler+0x46>
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2b05      	cmp	r3, #5
 8004202:	f000 80b6 	beq.w	8004372 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004206:	e0b7      	b.n	8004378 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	2b00      	cmp	r3, #0
 800420c:	f000 80b3 	beq.w	8004376 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004210:	6879      	ldr	r1, [r7, #4]
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	4613      	mov	r3, r2
 8004216:	011b      	lsls	r3, r3, #4
 8004218:	1a9b      	subs	r3, r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	440b      	add	r3, r1
 800421e:	332c      	adds	r3, #44	; 0x2c
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	f000 80a7 	beq.w	8004376 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004228:	6879      	ldr	r1, [r7, #4]
 800422a:	69ba      	ldr	r2, [r7, #24]
 800422c:	4613      	mov	r3, r2
 800422e:	011b      	lsls	r3, r3, #4
 8004230:	1a9b      	subs	r3, r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	440b      	add	r3, r1
 8004236:	3338      	adds	r3, #56	; 0x38
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	18d1      	adds	r1, r2, r3
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	4613      	mov	r3, r2
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	1a9b      	subs	r3, r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4403      	add	r3, r0
 800424c:	3334      	adds	r3, #52	; 0x34
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4299      	cmp	r1, r3
 8004252:	f200 8083 	bhi.w	800435c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6818      	ldr	r0, [r3, #0]
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	4613      	mov	r3, r2
 8004260:	011b      	lsls	r3, r3, #4
 8004262:	1a9b      	subs	r3, r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	440b      	add	r3, r1
 8004268:	332c      	adds	r3, #44	; 0x2c
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	b292      	uxth	r2, r2
 8004270:	4619      	mov	r1, r3
 8004272:	f001 ff93 	bl	800619c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004276:	6879      	ldr	r1, [r7, #4]
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	4613      	mov	r3, r2
 800427c:	011b      	lsls	r3, r3, #4
 800427e:	1a9b      	subs	r3, r3, r2
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	440b      	add	r3, r1
 8004284:	332c      	adds	r3, #44	; 0x2c
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	18d1      	adds	r1, r2, r3
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	69ba      	ldr	r2, [r7, #24]
 8004290:	4613      	mov	r3, r2
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	1a9b      	subs	r3, r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4403      	add	r3, r0
 800429a:	332c      	adds	r3, #44	; 0x2c
 800429c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	4613      	mov	r3, r2
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	440b      	add	r3, r1
 80042ac:	3338      	adds	r3, #56	; 0x38
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	18d1      	adds	r1, r2, r3
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	4613      	mov	r3, r2
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	1a9b      	subs	r3, r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	4403      	add	r3, r0
 80042c2:	3338      	adds	r3, #56	; 0x38
 80042c4:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	015a      	lsls	r2, r3, #5
 80042ca:	6a3b      	ldr	r3, [r7, #32]
 80042cc:	4413      	add	r3, r2
 80042ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	0cdb      	lsrs	r3, r3, #19
 80042d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042da:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80042dc:	6879      	ldr	r1, [r7, #4]
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	4613      	mov	r3, r2
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	1a9b      	subs	r3, r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	3328      	adds	r3, #40	; 0x28
 80042ec:	881b      	ldrh	r3, [r3, #0]
 80042ee:	461a      	mov	r2, r3
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d13f      	bne.n	8004376 <HCD_RXQLVL_IRQHandler+0x1b4>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d03c      	beq.n	8004376 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	6a3b      	ldr	r3, [r7, #32]
 8004302:	4413      	add	r3, r2
 8004304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004312:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800431a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	015a      	lsls	r2, r3, #5
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	4413      	add	r3, r2
 8004324:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004328:	461a      	mov	r2, r3
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	4613      	mov	r3, r2
 8004334:	011b      	lsls	r3, r3, #4
 8004336:	1a9b      	subs	r3, r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	440b      	add	r3, r1
 800433c:	333c      	adds	r3, #60	; 0x3c
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	f083 0301 	eor.w	r3, r3, #1
 8004344:	b2d8      	uxtb	r0, r3
 8004346:	6879      	ldr	r1, [r7, #4]
 8004348:	69ba      	ldr	r2, [r7, #24]
 800434a:	4613      	mov	r3, r2
 800434c:	011b      	lsls	r3, r3, #4
 800434e:	1a9b      	subs	r3, r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	440b      	add	r3, r1
 8004354:	333c      	adds	r3, #60	; 0x3c
 8004356:	4602      	mov	r2, r0
 8004358:	701a      	strb	r2, [r3, #0]
      break;
 800435a:	e00c      	b.n	8004376 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800435c:	6879      	ldr	r1, [r7, #4]
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	4613      	mov	r3, r2
 8004362:	011b      	lsls	r3, r3, #4
 8004364:	1a9b      	subs	r3, r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	440b      	add	r3, r1
 800436a:	334c      	adds	r3, #76	; 0x4c
 800436c:	2204      	movs	r2, #4
 800436e:	701a      	strb	r2, [r3, #0]
      break;
 8004370:	e001      	b.n	8004376 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004372:	bf00      	nop
 8004374:	e000      	b.n	8004378 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004376:	bf00      	nop
  }
}
 8004378:	bf00      	nop
 800437a:	3728      	adds	r7, #40	; 0x28
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}

08004380 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80043ac:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d10b      	bne.n	80043d0 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d102      	bne.n	80043c8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f005 f838 	bl	8009438 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f043 0302 	orr.w	r3, r3, #2
 80043ce:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f003 0308 	and.w	r3, r3, #8
 80043d6:	2b08      	cmp	r3, #8
 80043d8:	d132      	bne.n	8004440 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	f043 0308 	orr.w	r3, r3, #8
 80043e0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f003 0304 	and.w	r3, r3, #4
 80043e8:	2b04      	cmp	r3, #4
 80043ea:	d126      	bne.n	800443a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	7a5b      	ldrb	r3, [r3, #9]
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d113      	bne.n	800441c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80043fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80043fe:	d106      	bne.n	800440e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2102      	movs	r1, #2
 8004406:	4618      	mov	r0, r3
 8004408:	f002 f858 	bl	80064bc <USB_InitFSLSPClkSel>
 800440c:	e011      	b.n	8004432 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2101      	movs	r1, #1
 8004414:	4618      	mov	r0, r3
 8004416:	f002 f851 	bl	80064bc <USB_InitFSLSPClkSel>
 800441a:	e00a      	b.n	8004432 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	79db      	ldrb	r3, [r3, #7]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d106      	bne.n	8004432 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800442a:	461a      	mov	r2, r3
 800442c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004430:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f005 f82a 	bl	800948c <HAL_HCD_PortEnabled_Callback>
 8004438:	e002      	b.n	8004440 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f005 f834 	bl	80094a8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f003 0320 	and.w	r3, r3, #32
 8004446:	2b20      	cmp	r3, #32
 8004448:	d103      	bne.n	8004452 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	f043 0320 	orr.w	r3, r3, #32
 8004450:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004458:	461a      	mov	r2, r3
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	6013      	str	r3, [r2, #0]
}
 800445e:	bf00      	nop
 8004460:	3718      	adds	r7, #24
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
	...

08004468 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b086      	sub	sp, #24
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e267      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d075      	beq.n	8004572 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004486:	4b88      	ldr	r3, [pc, #544]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 030c 	and.w	r3, r3, #12
 800448e:	2b04      	cmp	r3, #4
 8004490:	d00c      	beq.n	80044ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004492:	4b85      	ldr	r3, [pc, #532]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800449a:	2b08      	cmp	r3, #8
 800449c:	d112      	bne.n	80044c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800449e:	4b82      	ldr	r3, [pc, #520]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044aa:	d10b      	bne.n	80044c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044ac:	4b7e      	ldr	r3, [pc, #504]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d05b      	beq.n	8004570 <HAL_RCC_OscConfig+0x108>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d157      	bne.n	8004570 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e242      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044cc:	d106      	bne.n	80044dc <HAL_RCC_OscConfig+0x74>
 80044ce:	4b76      	ldr	r3, [pc, #472]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a75      	ldr	r2, [pc, #468]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80044d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	e01d      	b.n	8004518 <HAL_RCC_OscConfig+0xb0>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044e4:	d10c      	bne.n	8004500 <HAL_RCC_OscConfig+0x98>
 80044e6:	4b70      	ldr	r3, [pc, #448]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a6f      	ldr	r2, [pc, #444]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80044ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044f0:	6013      	str	r3, [r2, #0]
 80044f2:	4b6d      	ldr	r3, [pc, #436]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a6c      	ldr	r2, [pc, #432]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80044f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044fc:	6013      	str	r3, [r2, #0]
 80044fe:	e00b      	b.n	8004518 <HAL_RCC_OscConfig+0xb0>
 8004500:	4b69      	ldr	r3, [pc, #420]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a68      	ldr	r2, [pc, #416]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800450a:	6013      	str	r3, [r2, #0]
 800450c:	4b66      	ldr	r3, [pc, #408]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a65      	ldr	r2, [pc, #404]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d013      	beq.n	8004548 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004520:	f7fd fafe 	bl	8001b20 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004528:	f7fd fafa 	bl	8001b20 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b64      	cmp	r3, #100	; 0x64
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e207      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800453a:	4b5b      	ldr	r3, [pc, #364]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d0f0      	beq.n	8004528 <HAL_RCC_OscConfig+0xc0>
 8004546:	e014      	b.n	8004572 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fd faea 	bl	8001b20 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004550:	f7fd fae6 	bl	8001b20 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b64      	cmp	r3, #100	; 0x64
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e1f3      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004562:	4b51      	ldr	r3, [pc, #324]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1f0      	bne.n	8004550 <HAL_RCC_OscConfig+0xe8>
 800456e:	e000      	b.n	8004572 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d063      	beq.n	8004646 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800457e:	4b4a      	ldr	r3, [pc, #296]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 030c 	and.w	r3, r3, #12
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00b      	beq.n	80045a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800458a:	4b47      	ldr	r3, [pc, #284]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004592:	2b08      	cmp	r3, #8
 8004594:	d11c      	bne.n	80045d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004596:	4b44      	ldr	r3, [pc, #272]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d116      	bne.n	80045d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045a2:	4b41      	ldr	r3, [pc, #260]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d005      	beq.n	80045ba <HAL_RCC_OscConfig+0x152>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d001      	beq.n	80045ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e1c7      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ba:	4b3b      	ldr	r3, [pc, #236]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	4937      	ldr	r1, [pc, #220]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045ce:	e03a      	b.n	8004646 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d020      	beq.n	800461a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045d8:	4b34      	ldr	r3, [pc, #208]	; (80046ac <HAL_RCC_OscConfig+0x244>)
 80045da:	2201      	movs	r2, #1
 80045dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045de:	f7fd fa9f 	bl	8001b20 <HAL_GetTick>
 80045e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e4:	e008      	b.n	80045f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045e6:	f7fd fa9b 	bl	8001b20 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d901      	bls.n	80045f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e1a8      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f8:	4b2b      	ldr	r3, [pc, #172]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0302 	and.w	r3, r3, #2
 8004600:	2b00      	cmp	r3, #0
 8004602:	d0f0      	beq.n	80045e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004604:	4b28      	ldr	r3, [pc, #160]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	00db      	lsls	r3, r3, #3
 8004612:	4925      	ldr	r1, [pc, #148]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 8004614:	4313      	orrs	r3, r2
 8004616:	600b      	str	r3, [r1, #0]
 8004618:	e015      	b.n	8004646 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800461a:	4b24      	ldr	r3, [pc, #144]	; (80046ac <HAL_RCC_OscConfig+0x244>)
 800461c:	2200      	movs	r2, #0
 800461e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004620:	f7fd fa7e 	bl	8001b20 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004628:	f7fd fa7a 	bl	8001b20 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e187      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800463a:	4b1b      	ldr	r3, [pc, #108]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1f0      	bne.n	8004628 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0308 	and.w	r3, r3, #8
 800464e:	2b00      	cmp	r3, #0
 8004650:	d036      	beq.n	80046c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d016      	beq.n	8004688 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800465a:	4b15      	ldr	r3, [pc, #84]	; (80046b0 <HAL_RCC_OscConfig+0x248>)
 800465c:	2201      	movs	r2, #1
 800465e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004660:	f7fd fa5e 	bl	8001b20 <HAL_GetTick>
 8004664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004668:	f7fd fa5a 	bl	8001b20 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e167      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800467a:	4b0b      	ldr	r3, [pc, #44]	; (80046a8 <HAL_RCC_OscConfig+0x240>)
 800467c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d0f0      	beq.n	8004668 <HAL_RCC_OscConfig+0x200>
 8004686:	e01b      	b.n	80046c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004688:	4b09      	ldr	r3, [pc, #36]	; (80046b0 <HAL_RCC_OscConfig+0x248>)
 800468a:	2200      	movs	r2, #0
 800468c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800468e:	f7fd fa47 	bl	8001b20 <HAL_GetTick>
 8004692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004694:	e00e      	b.n	80046b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004696:	f7fd fa43 	bl	8001b20 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d907      	bls.n	80046b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e150      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
 80046a8:	40023800 	.word	0x40023800
 80046ac:	42470000 	.word	0x42470000
 80046b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046b4:	4b88      	ldr	r3, [pc, #544]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80046b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1ea      	bne.n	8004696 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0304 	and.w	r3, r3, #4
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 8097 	beq.w	80047fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046ce:	2300      	movs	r3, #0
 80046d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046d2:	4b81      	ldr	r3, [pc, #516]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80046d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d10f      	bne.n	80046fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046de:	2300      	movs	r3, #0
 80046e0:	60bb      	str	r3, [r7, #8]
 80046e2:	4b7d      	ldr	r3, [pc, #500]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80046e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e6:	4a7c      	ldr	r2, [pc, #496]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80046e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ec:	6413      	str	r3, [r2, #64]	; 0x40
 80046ee:	4b7a      	ldr	r3, [pc, #488]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80046f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046f6:	60bb      	str	r3, [r7, #8]
 80046f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046fa:	2301      	movs	r3, #1
 80046fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046fe:	4b77      	ldr	r3, [pc, #476]	; (80048dc <HAL_RCC_OscConfig+0x474>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004706:	2b00      	cmp	r3, #0
 8004708:	d118      	bne.n	800473c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800470a:	4b74      	ldr	r3, [pc, #464]	; (80048dc <HAL_RCC_OscConfig+0x474>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a73      	ldr	r2, [pc, #460]	; (80048dc <HAL_RCC_OscConfig+0x474>)
 8004710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004714:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004716:	f7fd fa03 	bl	8001b20 <HAL_GetTick>
 800471a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800471c:	e008      	b.n	8004730 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800471e:	f7fd f9ff 	bl	8001b20 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d901      	bls.n	8004730 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e10c      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004730:	4b6a      	ldr	r3, [pc, #424]	; (80048dc <HAL_RCC_OscConfig+0x474>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0f0      	beq.n	800471e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d106      	bne.n	8004752 <HAL_RCC_OscConfig+0x2ea>
 8004744:	4b64      	ldr	r3, [pc, #400]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 8004746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004748:	4a63      	ldr	r2, [pc, #396]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 800474a:	f043 0301 	orr.w	r3, r3, #1
 800474e:	6713      	str	r3, [r2, #112]	; 0x70
 8004750:	e01c      	b.n	800478c <HAL_RCC_OscConfig+0x324>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	2b05      	cmp	r3, #5
 8004758:	d10c      	bne.n	8004774 <HAL_RCC_OscConfig+0x30c>
 800475a:	4b5f      	ldr	r3, [pc, #380]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 800475c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800475e:	4a5e      	ldr	r2, [pc, #376]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 8004760:	f043 0304 	orr.w	r3, r3, #4
 8004764:	6713      	str	r3, [r2, #112]	; 0x70
 8004766:	4b5c      	ldr	r3, [pc, #368]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 8004768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800476a:	4a5b      	ldr	r2, [pc, #364]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 800476c:	f043 0301 	orr.w	r3, r3, #1
 8004770:	6713      	str	r3, [r2, #112]	; 0x70
 8004772:	e00b      	b.n	800478c <HAL_RCC_OscConfig+0x324>
 8004774:	4b58      	ldr	r3, [pc, #352]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 8004776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004778:	4a57      	ldr	r2, [pc, #348]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 800477a:	f023 0301 	bic.w	r3, r3, #1
 800477e:	6713      	str	r3, [r2, #112]	; 0x70
 8004780:	4b55      	ldr	r3, [pc, #340]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 8004782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004784:	4a54      	ldr	r2, [pc, #336]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 8004786:	f023 0304 	bic.w	r3, r3, #4
 800478a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d015      	beq.n	80047c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004794:	f7fd f9c4 	bl	8001b20 <HAL_GetTick>
 8004798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800479a:	e00a      	b.n	80047b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800479c:	f7fd f9c0 	bl	8001b20 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e0cb      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047b2:	4b49      	ldr	r3, [pc, #292]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80047b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d0ee      	beq.n	800479c <HAL_RCC_OscConfig+0x334>
 80047be:	e014      	b.n	80047ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c0:	f7fd f9ae 	bl	8001b20 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047c6:	e00a      	b.n	80047de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047c8:	f7fd f9aa 	bl	8001b20 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e0b5      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047de:	4b3e      	ldr	r3, [pc, #248]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80047e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1ee      	bne.n	80047c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047ea:	7dfb      	ldrb	r3, [r7, #23]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d105      	bne.n	80047fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047f0:	4b39      	ldr	r3, [pc, #228]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80047f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f4:	4a38      	ldr	r2, [pc, #224]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80047f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	2b00      	cmp	r3, #0
 8004802:	f000 80a1 	beq.w	8004948 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004806:	4b34      	ldr	r3, [pc, #208]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 030c 	and.w	r3, r3, #12
 800480e:	2b08      	cmp	r3, #8
 8004810:	d05c      	beq.n	80048cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	2b02      	cmp	r3, #2
 8004818:	d141      	bne.n	800489e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800481a:	4b31      	ldr	r3, [pc, #196]	; (80048e0 <HAL_RCC_OscConfig+0x478>)
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004820:	f7fd f97e 	bl	8001b20 <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004828:	f7fd f97a 	bl	8001b20 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e087      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800483a:	4b27      	ldr	r3, [pc, #156]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f0      	bne.n	8004828 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	69da      	ldr	r2, [r3, #28]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	431a      	orrs	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004854:	019b      	lsls	r3, r3, #6
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485c:	085b      	lsrs	r3, r3, #1
 800485e:	3b01      	subs	r3, #1
 8004860:	041b      	lsls	r3, r3, #16
 8004862:	431a      	orrs	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004868:	061b      	lsls	r3, r3, #24
 800486a:	491b      	ldr	r1, [pc, #108]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 800486c:	4313      	orrs	r3, r2
 800486e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004870:	4b1b      	ldr	r3, [pc, #108]	; (80048e0 <HAL_RCC_OscConfig+0x478>)
 8004872:	2201      	movs	r2, #1
 8004874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004876:	f7fd f953 	bl	8001b20 <HAL_GetTick>
 800487a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800487c:	e008      	b.n	8004890 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800487e:	f7fd f94f 	bl	8001b20 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d901      	bls.n	8004890 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e05c      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004890:	4b11      	ldr	r3, [pc, #68]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0f0      	beq.n	800487e <HAL_RCC_OscConfig+0x416>
 800489c:	e054      	b.n	8004948 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800489e:	4b10      	ldr	r3, [pc, #64]	; (80048e0 <HAL_RCC_OscConfig+0x478>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a4:	f7fd f93c 	bl	8001b20 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048ac:	f7fd f938 	bl	8001b20 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e045      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048be:	4b06      	ldr	r3, [pc, #24]	; (80048d8 <HAL_RCC_OscConfig+0x470>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f0      	bne.n	80048ac <HAL_RCC_OscConfig+0x444>
 80048ca:	e03d      	b.n	8004948 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d107      	bne.n	80048e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e038      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
 80048d8:	40023800 	.word	0x40023800
 80048dc:	40007000 	.word	0x40007000
 80048e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048e4:	4b1b      	ldr	r3, [pc, #108]	; (8004954 <HAL_RCC_OscConfig+0x4ec>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d028      	beq.n	8004944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d121      	bne.n	8004944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800490a:	429a      	cmp	r2, r3
 800490c:	d11a      	bne.n	8004944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004914:	4013      	ands	r3, r2
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800491a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800491c:	4293      	cmp	r3, r2
 800491e:	d111      	bne.n	8004944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492a:	085b      	lsrs	r3, r3, #1
 800492c:	3b01      	subs	r3, #1
 800492e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004930:	429a      	cmp	r2, r3
 8004932:	d107      	bne.n	8004944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004940:	429a      	cmp	r2, r3
 8004942:	d001      	beq.n	8004948 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e000      	b.n	800494a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3718      	adds	r7, #24
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	40023800 	.word	0x40023800

08004958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d101      	bne.n	800496c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e0cc      	b.n	8004b06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800496c:	4b68      	ldr	r3, [pc, #416]	; (8004b10 <HAL_RCC_ClockConfig+0x1b8>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0307 	and.w	r3, r3, #7
 8004974:	683a      	ldr	r2, [r7, #0]
 8004976:	429a      	cmp	r2, r3
 8004978:	d90c      	bls.n	8004994 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800497a:	4b65      	ldr	r3, [pc, #404]	; (8004b10 <HAL_RCC_ClockConfig+0x1b8>)
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	b2d2      	uxtb	r2, r2
 8004980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004982:	4b63      	ldr	r3, [pc, #396]	; (8004b10 <HAL_RCC_ClockConfig+0x1b8>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0307 	and.w	r3, r3, #7
 800498a:	683a      	ldr	r2, [r7, #0]
 800498c:	429a      	cmp	r2, r3
 800498e:	d001      	beq.n	8004994 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e0b8      	b.n	8004b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d020      	beq.n	80049e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d005      	beq.n	80049b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049ac:	4b59      	ldr	r3, [pc, #356]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	4a58      	ldr	r2, [pc, #352]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 80049b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80049b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0308 	and.w	r3, r3, #8
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d005      	beq.n	80049d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049c4:	4b53      	ldr	r3, [pc, #332]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	4a52      	ldr	r2, [pc, #328]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 80049ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80049ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049d0:	4b50      	ldr	r3, [pc, #320]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	494d      	ldr	r1, [pc, #308]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d044      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d107      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049f6:	4b47      	ldr	r3, [pc, #284]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d119      	bne.n	8004a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e07f      	b.n	8004b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d003      	beq.n	8004a16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a12:	2b03      	cmp	r3, #3
 8004a14:	d107      	bne.n	8004a26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a16:	4b3f      	ldr	r3, [pc, #252]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d109      	bne.n	8004a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e06f      	b.n	8004b06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a26:	4b3b      	ldr	r3, [pc, #236]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e067      	b.n	8004b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a36:	4b37      	ldr	r3, [pc, #220]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f023 0203 	bic.w	r2, r3, #3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	4934      	ldr	r1, [pc, #208]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a48:	f7fd f86a 	bl	8001b20 <HAL_GetTick>
 8004a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a4e:	e00a      	b.n	8004a66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a50:	f7fd f866 	bl	8001b20 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e04f      	b.n	8004b06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a66:	4b2b      	ldr	r3, [pc, #172]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 020c 	and.w	r2, r3, #12
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d1eb      	bne.n	8004a50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a78:	4b25      	ldr	r3, [pc, #148]	; (8004b10 <HAL_RCC_ClockConfig+0x1b8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0307 	and.w	r3, r3, #7
 8004a80:	683a      	ldr	r2, [r7, #0]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d20c      	bcs.n	8004aa0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a86:	4b22      	ldr	r3, [pc, #136]	; (8004b10 <HAL_RCC_ClockConfig+0x1b8>)
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	b2d2      	uxtb	r2, r2
 8004a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a8e:	4b20      	ldr	r3, [pc, #128]	; (8004b10 <HAL_RCC_ClockConfig+0x1b8>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0307 	and.w	r3, r3, #7
 8004a96:	683a      	ldr	r2, [r7, #0]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d001      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e032      	b.n	8004b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d008      	beq.n	8004abe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aac:	4b19      	ldr	r3, [pc, #100]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	4916      	ldr	r1, [pc, #88]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0308 	and.w	r3, r3, #8
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d009      	beq.n	8004ade <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004aca:	4b12      	ldr	r3, [pc, #72]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	00db      	lsls	r3, r3, #3
 8004ad8:	490e      	ldr	r1, [pc, #56]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ade:	f000 f821 	bl	8004b24 <HAL_RCC_GetSysClockFreq>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	4b0b      	ldr	r3, [pc, #44]	; (8004b14 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	091b      	lsrs	r3, r3, #4
 8004aea:	f003 030f 	and.w	r3, r3, #15
 8004aee:	490a      	ldr	r1, [pc, #40]	; (8004b18 <HAL_RCC_ClockConfig+0x1c0>)
 8004af0:	5ccb      	ldrb	r3, [r1, r3]
 8004af2:	fa22 f303 	lsr.w	r3, r2, r3
 8004af6:	4a09      	ldr	r2, [pc, #36]	; (8004b1c <HAL_RCC_ClockConfig+0x1c4>)
 8004af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004afa:	4b09      	ldr	r3, [pc, #36]	; (8004b20 <HAL_RCC_ClockConfig+0x1c8>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7fc ffca 	bl	8001a98 <HAL_InitTick>

  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3710      	adds	r7, #16
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	40023c00 	.word	0x40023c00
 8004b14:	40023800 	.word	0x40023800
 8004b18:	0800a2c4 	.word	0x0800a2c4
 8004b1c:	2000002c 	.word	0x2000002c
 8004b20:	20000030 	.word	0x20000030

08004b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b28:	b094      	sub	sp, #80	; 0x50
 8004b2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	647b      	str	r3, [r7, #68]	; 0x44
 8004b30:	2300      	movs	r3, #0
 8004b32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b34:	2300      	movs	r3, #0
 8004b36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b3c:	4b79      	ldr	r3, [pc, #484]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 030c 	and.w	r3, r3, #12
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d00d      	beq.n	8004b64 <HAL_RCC_GetSysClockFreq+0x40>
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	f200 80e1 	bhi.w	8004d10 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d002      	beq.n	8004b58 <HAL_RCC_GetSysClockFreq+0x34>
 8004b52:	2b04      	cmp	r3, #4
 8004b54:	d003      	beq.n	8004b5e <HAL_RCC_GetSysClockFreq+0x3a>
 8004b56:	e0db      	b.n	8004d10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b58:	4b73      	ldr	r3, [pc, #460]	; (8004d28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b5a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004b5c:	e0db      	b.n	8004d16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b5e:	4b73      	ldr	r3, [pc, #460]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x208>)
 8004b60:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b62:	e0d8      	b.n	8004d16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b64:	4b6f      	ldr	r3, [pc, #444]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b6c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b6e:	4b6d      	ldr	r3, [pc, #436]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d063      	beq.n	8004c42 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b7a:	4b6a      	ldr	r3, [pc, #424]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	099b      	lsrs	r3, r3, #6
 8004b80:	2200      	movs	r2, #0
 8004b82:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b84:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b8c:	633b      	str	r3, [r7, #48]	; 0x30
 8004b8e:	2300      	movs	r3, #0
 8004b90:	637b      	str	r3, [r7, #52]	; 0x34
 8004b92:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004b96:	4622      	mov	r2, r4
 8004b98:	462b      	mov	r3, r5
 8004b9a:	f04f 0000 	mov.w	r0, #0
 8004b9e:	f04f 0100 	mov.w	r1, #0
 8004ba2:	0159      	lsls	r1, r3, #5
 8004ba4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ba8:	0150      	lsls	r0, r2, #5
 8004baa:	4602      	mov	r2, r0
 8004bac:	460b      	mov	r3, r1
 8004bae:	4621      	mov	r1, r4
 8004bb0:	1a51      	subs	r1, r2, r1
 8004bb2:	6139      	str	r1, [r7, #16]
 8004bb4:	4629      	mov	r1, r5
 8004bb6:	eb63 0301 	sbc.w	r3, r3, r1
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	f04f 0200 	mov.w	r2, #0
 8004bc0:	f04f 0300 	mov.w	r3, #0
 8004bc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bc8:	4659      	mov	r1, fp
 8004bca:	018b      	lsls	r3, r1, #6
 8004bcc:	4651      	mov	r1, sl
 8004bce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bd2:	4651      	mov	r1, sl
 8004bd4:	018a      	lsls	r2, r1, #6
 8004bd6:	4651      	mov	r1, sl
 8004bd8:	ebb2 0801 	subs.w	r8, r2, r1
 8004bdc:	4659      	mov	r1, fp
 8004bde:	eb63 0901 	sbc.w	r9, r3, r1
 8004be2:	f04f 0200 	mov.w	r2, #0
 8004be6:	f04f 0300 	mov.w	r3, #0
 8004bea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bf6:	4690      	mov	r8, r2
 8004bf8:	4699      	mov	r9, r3
 8004bfa:	4623      	mov	r3, r4
 8004bfc:	eb18 0303 	adds.w	r3, r8, r3
 8004c00:	60bb      	str	r3, [r7, #8]
 8004c02:	462b      	mov	r3, r5
 8004c04:	eb49 0303 	adc.w	r3, r9, r3
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	f04f 0200 	mov.w	r2, #0
 8004c0e:	f04f 0300 	mov.w	r3, #0
 8004c12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c16:	4629      	mov	r1, r5
 8004c18:	024b      	lsls	r3, r1, #9
 8004c1a:	4621      	mov	r1, r4
 8004c1c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c20:	4621      	mov	r1, r4
 8004c22:	024a      	lsls	r2, r1, #9
 8004c24:	4610      	mov	r0, r2
 8004c26:	4619      	mov	r1, r3
 8004c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c34:	f7fb fac8 	bl	80001c8 <__aeabi_uldivmod>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c40:	e058      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c42:	4b38      	ldr	r3, [pc, #224]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	099b      	lsrs	r3, r3, #6
 8004c48:	2200      	movs	r2, #0
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	4611      	mov	r1, r2
 8004c4e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c52:	623b      	str	r3, [r7, #32]
 8004c54:	2300      	movs	r3, #0
 8004c56:	627b      	str	r3, [r7, #36]	; 0x24
 8004c58:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c5c:	4642      	mov	r2, r8
 8004c5e:	464b      	mov	r3, r9
 8004c60:	f04f 0000 	mov.w	r0, #0
 8004c64:	f04f 0100 	mov.w	r1, #0
 8004c68:	0159      	lsls	r1, r3, #5
 8004c6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c6e:	0150      	lsls	r0, r2, #5
 8004c70:	4602      	mov	r2, r0
 8004c72:	460b      	mov	r3, r1
 8004c74:	4641      	mov	r1, r8
 8004c76:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c7a:	4649      	mov	r1, r9
 8004c7c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c8c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c90:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c94:	ebb2 040a 	subs.w	r4, r2, sl
 8004c98:	eb63 050b 	sbc.w	r5, r3, fp
 8004c9c:	f04f 0200 	mov.w	r2, #0
 8004ca0:	f04f 0300 	mov.w	r3, #0
 8004ca4:	00eb      	lsls	r3, r5, #3
 8004ca6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004caa:	00e2      	lsls	r2, r4, #3
 8004cac:	4614      	mov	r4, r2
 8004cae:	461d      	mov	r5, r3
 8004cb0:	4643      	mov	r3, r8
 8004cb2:	18e3      	adds	r3, r4, r3
 8004cb4:	603b      	str	r3, [r7, #0]
 8004cb6:	464b      	mov	r3, r9
 8004cb8:	eb45 0303 	adc.w	r3, r5, r3
 8004cbc:	607b      	str	r3, [r7, #4]
 8004cbe:	f04f 0200 	mov.w	r2, #0
 8004cc2:	f04f 0300 	mov.w	r3, #0
 8004cc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cca:	4629      	mov	r1, r5
 8004ccc:	028b      	lsls	r3, r1, #10
 8004cce:	4621      	mov	r1, r4
 8004cd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cd4:	4621      	mov	r1, r4
 8004cd6:	028a      	lsls	r2, r1, #10
 8004cd8:	4610      	mov	r0, r2
 8004cda:	4619      	mov	r1, r3
 8004cdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cde:	2200      	movs	r2, #0
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	61fa      	str	r2, [r7, #28]
 8004ce4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ce8:	f7fb fa6e 	bl	80001c8 <__aeabi_uldivmod>
 8004cec:	4602      	mov	r2, r0
 8004cee:	460b      	mov	r3, r1
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004cf4:	4b0b      	ldr	r3, [pc, #44]	; (8004d24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	0c1b      	lsrs	r3, r3, #16
 8004cfa:	f003 0303 	and.w	r3, r3, #3
 8004cfe:	3301      	adds	r3, #1
 8004d00:	005b      	lsls	r3, r3, #1
 8004d02:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004d04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d0e:	e002      	b.n	8004d16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d10:	4b05      	ldr	r3, [pc, #20]	; (8004d28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d12:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3750      	adds	r7, #80	; 0x50
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d22:	bf00      	nop
 8004d24:	40023800 	.word	0x40023800
 8004d28:	00f42400 	.word	0x00f42400
 8004d2c:	007a1200 	.word	0x007a1200

08004d30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d34:	4b03      	ldr	r3, [pc, #12]	; (8004d44 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d36:	681b      	ldr	r3, [r3, #0]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	2000002c 	.word	0x2000002c

08004d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d4c:	f7ff fff0 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004d50:	4602      	mov	r2, r0
 8004d52:	4b05      	ldr	r3, [pc, #20]	; (8004d68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	0a9b      	lsrs	r3, r3, #10
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	4903      	ldr	r1, [pc, #12]	; (8004d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d5e:	5ccb      	ldrb	r3, [r1, r3]
 8004d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	40023800 	.word	0x40023800
 8004d6c:	0800a2d4 	.word	0x0800a2d4

08004d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d74:	f7ff ffdc 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	4b05      	ldr	r3, [pc, #20]	; (8004d90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	0b5b      	lsrs	r3, r3, #13
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	4903      	ldr	r1, [pc, #12]	; (8004d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d86:	5ccb      	ldrb	r3, [r1, r3]
 8004d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	40023800 	.word	0x40023800
 8004d94:	0800a2d4 	.word	0x0800a2d4

08004d98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d101      	bne.n	8004daa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e07b      	b.n	8004ea2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d108      	bne.n	8004dc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dba:	d009      	beq.n	8004dd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	61da      	str	r2, [r3, #28]
 8004dc2:	e005      	b.n	8004dd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d106      	bne.n	8004df0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f7fc fcea 	bl	80017c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e18:	431a      	orrs	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	431a      	orrs	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e40:	431a      	orrs	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	69db      	ldr	r3, [r3, #28]
 8004e46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e54:	ea42 0103 	orr.w	r1, r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e5c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	430a      	orrs	r2, r1
 8004e66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	0c1b      	lsrs	r3, r3, #16
 8004e6e:	f003 0104 	and.w	r1, r3, #4
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e76:	f003 0210 	and.w	r2, r3, #16
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	69da      	ldr	r2, [r3, #28]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3708      	adds	r7, #8
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b082      	sub	sp, #8
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e04a      	b.n	8004f52 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d106      	bne.n	8004ed6 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f7fc fcbf 	bl	8001854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2224      	movs	r2, #36	; 0x24
 8004eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68da      	ldr	r2, [r3, #12]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004eec:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fd70 	bl	80059d4 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	691a      	ldr	r2, [r3, #16]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f02:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695a      	ldr	r2, [r3, #20]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8004f12:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	695a      	ldr	r2, [r3, #20]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f042 0208 	orr.w	r2, r2, #8
 8004f22:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68da      	ldr	r2, [r3, #12]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f32:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3708      	adds	r7, #8
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b08a      	sub	sp, #40	; 0x28
 8004f5e:	af02      	add	r7, sp, #8
 8004f60:	60f8      	str	r0, [r7, #12]
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	603b      	str	r3, [r7, #0]
 8004f66:	4613      	mov	r3, r2
 8004f68:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b20      	cmp	r3, #32
 8004f78:	d175      	bne.n	8005066 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <HAL_UART_Transmit+0x2c>
 8004f80:	88fb      	ldrh	r3, [r7, #6]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e06e      	b.n	8005068 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2221      	movs	r2, #33	; 0x21
 8004f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f98:	f7fc fdc2 	bl	8001b20 <HAL_GetTick>
 8004f9c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	88fa      	ldrh	r2, [r7, #6]
 8004fa2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	88fa      	ldrh	r2, [r7, #6]
 8004fa8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fb2:	d108      	bne.n	8004fc6 <HAL_UART_Transmit+0x6c>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d104      	bne.n	8004fc6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	61bb      	str	r3, [r7, #24]
 8004fc4:	e003      	b.n	8004fce <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fce:	e02e      	b.n	800502e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	2180      	movs	r1, #128	; 0x80
 8004fda:	68f8      	ldr	r0, [r7, #12]
 8004fdc:	f000 fb04 	bl	80055e8 <UART_WaitOnFlagUntilTimeout>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d005      	beq.n	8004ff2 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2220      	movs	r2, #32
 8004fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e03a      	b.n	8005068 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10b      	bne.n	8005010 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	881b      	ldrh	r3, [r3, #0]
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005006:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	3302      	adds	r3, #2
 800500c:	61bb      	str	r3, [r7, #24]
 800500e:	e007      	b.n	8005020 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	781a      	ldrb	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	3301      	adds	r3, #1
 800501e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005024:	b29b      	uxth	r3, r3
 8005026:	3b01      	subs	r3, #1
 8005028:	b29a      	uxth	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005032:	b29b      	uxth	r3, r3
 8005034:	2b00      	cmp	r3, #0
 8005036:	d1cb      	bne.n	8004fd0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	9300      	str	r3, [sp, #0]
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2200      	movs	r2, #0
 8005040:	2140      	movs	r1, #64	; 0x40
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 fad0 	bl	80055e8 <UART_WaitOnFlagUntilTimeout>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d005      	beq.n	800505a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2220      	movs	r2, #32
 8005052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e006      	b.n	8005068 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2220      	movs	r2, #32
 800505e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005062:	2300      	movs	r3, #0
 8005064:	e000      	b.n	8005068 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005066:	2302      	movs	r3, #2
  }
}
 8005068:	4618      	mov	r0, r3
 800506a:	3720      	adds	r7, #32
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b0ba      	sub	sp, #232	; 0xe8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005096:	2300      	movs	r3, #0
 8005098:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800509c:	2300      	movs	r3, #0
 800509e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80050ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10f      	bne.n	80050d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050ba:	f003 0320 	and.w	r3, r3, #32
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d009      	beq.n	80050d6 <HAL_UART_IRQHandler+0x66>
 80050c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050c6:	f003 0320 	and.w	r3, r3, #32
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 fbc2 	bl	8005858 <UART_Receive_IT>
      return;
 80050d4:	e25b      	b.n	800558e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 80de 	beq.w	800529c <HAL_UART_IRQHandler+0x22c>
 80050e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d106      	bne.n	80050fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 80d1 	beq.w	800529c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00b      	beq.n	800511e <HAL_UART_IRQHandler+0xae>
 8005106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800510a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800510e:	2b00      	cmp	r3, #0
 8005110:	d005      	beq.n	800511e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005116:	f043 0201 	orr.w	r2, r3, #1
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800511e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005122:	f003 0304 	and.w	r3, r3, #4
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00b      	beq.n	8005142 <HAL_UART_IRQHandler+0xd2>
 800512a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800513a:	f043 0202 	orr.w	r2, r3, #2
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00b      	beq.n	8005166 <HAL_UART_IRQHandler+0xf6>
 800514e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d005      	beq.n	8005166 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800515e:	f043 0204 	orr.w	r2, r3, #4
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800516a:	f003 0308 	and.w	r3, r3, #8
 800516e:	2b00      	cmp	r3, #0
 8005170:	d011      	beq.n	8005196 <HAL_UART_IRQHandler+0x126>
 8005172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005176:	f003 0320 	and.w	r3, r3, #32
 800517a:	2b00      	cmp	r3, #0
 800517c:	d105      	bne.n	800518a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800517e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d005      	beq.n	8005196 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800518e:	f043 0208 	orr.w	r2, r3, #8
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 81f2 	beq.w	8005584 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051a4:	f003 0320 	and.w	r3, r3, #32
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d008      	beq.n	80051be <HAL_UART_IRQHandler+0x14e>
 80051ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051b0:	f003 0320 	and.w	r3, r3, #32
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d002      	beq.n	80051be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 fb4d 	bl	8005858 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c8:	2b40      	cmp	r3, #64	; 0x40
 80051ca:	bf0c      	ite	eq
 80051cc:	2301      	moveq	r3, #1
 80051ce:	2300      	movne	r3, #0
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051da:	f003 0308 	and.w	r3, r3, #8
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d103      	bne.n	80051ea <HAL_UART_IRQHandler+0x17a>
 80051e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d04f      	beq.n	800528a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 fa55 	bl	800569a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fa:	2b40      	cmp	r3, #64	; 0x40
 80051fc:	d141      	bne.n	8005282 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	3314      	adds	r3, #20
 8005204:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005208:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800520c:	e853 3f00 	ldrex	r3, [r3]
 8005210:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005214:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005218:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800521c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	3314      	adds	r3, #20
 8005226:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800522a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800522e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005232:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005236:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005242:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1d9      	bne.n	80051fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800524e:	2b00      	cmp	r3, #0
 8005250:	d013      	beq.n	800527a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005256:	4a7e      	ldr	r2, [pc, #504]	; (8005450 <HAL_UART_IRQHandler+0x3e0>)
 8005258:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800525e:	4618      	mov	r0, r3
 8005260:	f7fc fe0f 	bl	8001e82 <HAL_DMA_Abort_IT>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d016      	beq.n	8005298 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005274:	4610      	mov	r0, r2
 8005276:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005278:	e00e      	b.n	8005298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f99e 	bl	80055bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005280:	e00a      	b.n	8005298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f99a 	bl	80055bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005288:	e006      	b.n	8005298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f996 	bl	80055bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005296:	e175      	b.n	8005584 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005298:	bf00      	nop
    return;
 800529a:	e173      	b.n	8005584 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	f040 814f 	bne.w	8005544 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052aa:	f003 0310 	and.w	r3, r3, #16
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f000 8148 	beq.w	8005544 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052b8:	f003 0310 	and.w	r3, r3, #16
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f000 8141 	beq.w	8005544 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052c2:	2300      	movs	r3, #0
 80052c4:	60bb      	str	r3, [r7, #8]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	60bb      	str	r3, [r7, #8]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	60bb      	str	r3, [r7, #8]
 80052d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e2:	2b40      	cmp	r3, #64	; 0x40
 80052e4:	f040 80b6 	bne.w	8005454 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 8145 	beq.w	8005588 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005302:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005306:	429a      	cmp	r2, r3
 8005308:	f080 813e 	bcs.w	8005588 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005312:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800531e:	f000 8088 	beq.w	8005432 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	330c      	adds	r3, #12
 8005328:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800532c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005330:	e853 3f00 	ldrex	r3, [r3]
 8005334:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005338:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800533c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005340:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	330c      	adds	r3, #12
 800534a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800534e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005352:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005356:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800535a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800535e:	e841 2300 	strex	r3, r2, [r1]
 8005362:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1d9      	bne.n	8005322 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	3314      	adds	r3, #20
 8005374:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005376:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005378:	e853 3f00 	ldrex	r3, [r3]
 800537c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800537e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005380:	f023 0301 	bic.w	r3, r3, #1
 8005384:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	3314      	adds	r3, #20
 800538e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005392:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005396:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005398:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800539a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800539e:	e841 2300 	strex	r3, r2, [r1]
 80053a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80053a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1e1      	bne.n	800536e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	3314      	adds	r3, #20
 80053b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053b4:	e853 3f00 	ldrex	r3, [r3]
 80053b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80053ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3314      	adds	r3, #20
 80053ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80053ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80053d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80053d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80053d6:	e841 2300 	strex	r3, r2, [r1]
 80053da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80053dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1e3      	bne.n	80053aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2220      	movs	r2, #32
 80053e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	330c      	adds	r3, #12
 80053f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053fa:	e853 3f00 	ldrex	r3, [r3]
 80053fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005400:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005402:	f023 0310 	bic.w	r3, r3, #16
 8005406:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	330c      	adds	r3, #12
 8005410:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005414:	65ba      	str	r2, [r7, #88]	; 0x58
 8005416:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005418:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800541a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800541c:	e841 2300 	strex	r3, r2, [r1]
 8005420:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005422:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1e3      	bne.n	80053f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800542c:	4618      	mov	r0, r3
 800542e:	f7fc fcb8 	bl	8001da2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2202      	movs	r2, #2
 8005436:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005440:	b29b      	uxth	r3, r3
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	b29b      	uxth	r3, r3
 8005446:	4619      	mov	r1, r3
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 f8c1 	bl	80055d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800544e:	e09b      	b.n	8005588 <HAL_UART_IRQHandler+0x518>
 8005450:	08005761 	.word	0x08005761
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800545c:	b29b      	uxth	r3, r3
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005468:	b29b      	uxth	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 808e 	beq.w	800558c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005470:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005474:	2b00      	cmp	r3, #0
 8005476:	f000 8089 	beq.w	800558c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	330c      	adds	r3, #12
 8005480:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800548a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800548c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005490:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	330c      	adds	r3, #12
 800549a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800549e:	647a      	str	r2, [r7, #68]	; 0x44
 80054a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054a6:	e841 2300 	strex	r3, r2, [r1]
 80054aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80054ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1e3      	bne.n	800547a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	3314      	adds	r3, #20
 80054b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	e853 3f00 	ldrex	r3, [r3]
 80054c0:	623b      	str	r3, [r7, #32]
   return(result);
 80054c2:	6a3b      	ldr	r3, [r7, #32]
 80054c4:	f023 0301 	bic.w	r3, r3, #1
 80054c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3314      	adds	r3, #20
 80054d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80054d6:	633a      	str	r2, [r7, #48]	; 0x30
 80054d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054de:	e841 2300 	strex	r3, r2, [r1]
 80054e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1e3      	bne.n	80054b2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2220      	movs	r2, #32
 80054ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	330c      	adds	r3, #12
 80054fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	e853 3f00 	ldrex	r3, [r3]
 8005506:	60fb      	str	r3, [r7, #12]
   return(result);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 0310 	bic.w	r3, r3, #16
 800550e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	330c      	adds	r3, #12
 8005518:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800551c:	61fa      	str	r2, [r7, #28]
 800551e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005520:	69b9      	ldr	r1, [r7, #24]
 8005522:	69fa      	ldr	r2, [r7, #28]
 8005524:	e841 2300 	strex	r3, r2, [r1]
 8005528:	617b      	str	r3, [r7, #20]
   return(result);
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1e3      	bne.n	80054f8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005536:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800553a:	4619      	mov	r1, r3
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 f847 	bl	80055d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005542:	e023      	b.n	800558c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800554c:	2b00      	cmp	r3, #0
 800554e:	d009      	beq.n	8005564 <HAL_UART_IRQHandler+0x4f4>
 8005550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005558:	2b00      	cmp	r3, #0
 800555a:	d003      	beq.n	8005564 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 f913 	bl	8005788 <UART_Transmit_IT>
    return;
 8005562:	e014      	b.n	800558e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00e      	beq.n	800558e <HAL_UART_IRQHandler+0x51e>
 8005570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005578:	2b00      	cmp	r3, #0
 800557a:	d008      	beq.n	800558e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 f953 	bl	8005828 <UART_EndTransmit_IT>
    return;
 8005582:	e004      	b.n	800558e <HAL_UART_IRQHandler+0x51e>
    return;
 8005584:	bf00      	nop
 8005586:	e002      	b.n	800558e <HAL_UART_IRQHandler+0x51e>
      return;
 8005588:	bf00      	nop
 800558a:	e000      	b.n	800558e <HAL_UART_IRQHandler+0x51e>
      return;
 800558c:	bf00      	nop
  }
}
 800558e:	37e8      	adds	r7, #232	; 0xe8
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80055b0:	bf00      	nop
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055c4:	bf00      	nop
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	460b      	mov	r3, r1
 80055da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055dc:	bf00      	nop
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	603b      	str	r3, [r7, #0]
 80055f4:	4613      	mov	r3, r2
 80055f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055f8:	e03b      	b.n	8005672 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055fa:	6a3b      	ldr	r3, [r7, #32]
 80055fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005600:	d037      	beq.n	8005672 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005602:	f7fc fa8d 	bl	8001b20 <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	6a3a      	ldr	r2, [r7, #32]
 800560e:	429a      	cmp	r2, r3
 8005610:	d302      	bcc.n	8005618 <UART_WaitOnFlagUntilTimeout+0x30>
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d101      	bne.n	800561c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	e03a      	b.n	8005692 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b00      	cmp	r3, #0
 8005628:	d023      	beq.n	8005672 <UART_WaitOnFlagUntilTimeout+0x8a>
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	2b80      	cmp	r3, #128	; 0x80
 800562e:	d020      	beq.n	8005672 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	2b40      	cmp	r3, #64	; 0x40
 8005634:	d01d      	beq.n	8005672 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0308 	and.w	r3, r3, #8
 8005640:	2b08      	cmp	r3, #8
 8005642:	d116      	bne.n	8005672 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005644:	2300      	movs	r3, #0
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	617b      	str	r3, [r7, #20]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f000 f81d 	bl	800569a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2208      	movs	r2, #8
 8005664:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e00f      	b.n	8005692 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	4013      	ands	r3, r2
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	429a      	cmp	r2, r3
 8005680:	bf0c      	ite	eq
 8005682:	2301      	moveq	r3, #1
 8005684:	2300      	movne	r3, #0
 8005686:	b2db      	uxtb	r3, r3
 8005688:	461a      	mov	r2, r3
 800568a:	79fb      	ldrb	r3, [r7, #7]
 800568c:	429a      	cmp	r2, r3
 800568e:	d0b4      	beq.n	80055fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800569a:	b480      	push	{r7}
 800569c:	b095      	sub	sp, #84	; 0x54
 800569e:	af00      	add	r7, sp, #0
 80056a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	330c      	adds	r3, #12
 80056a8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	330c      	adds	r3, #12
 80056c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056c2:	643a      	str	r2, [r7, #64]	; 0x40
 80056c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80056d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e5      	bne.n	80056a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3314      	adds	r3, #20
 80056dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	e853 3f00 	ldrex	r3, [r3]
 80056e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	f023 0301 	bic.w	r3, r3, #1
 80056ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3314      	adds	r3, #20
 80056f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80056f8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e5      	bne.n	80056d6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570e:	2b01      	cmp	r3, #1
 8005710:	d119      	bne.n	8005746 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	330c      	adds	r3, #12
 8005718:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	e853 3f00 	ldrex	r3, [r3]
 8005720:	60bb      	str	r3, [r7, #8]
   return(result);
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f023 0310 	bic.w	r3, r3, #16
 8005728:	647b      	str	r3, [r7, #68]	; 0x44
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	330c      	adds	r3, #12
 8005730:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005732:	61ba      	str	r2, [r7, #24]
 8005734:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005736:	6979      	ldr	r1, [r7, #20]
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	e841 2300 	strex	r3, r2, [r1]
 800573e:	613b      	str	r3, [r7, #16]
   return(result);
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1e5      	bne.n	8005712 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2220      	movs	r2, #32
 800574a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005754:	bf00      	nop
 8005756:	3754      	adds	r7, #84	; 0x54
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f7ff ff1e 	bl	80055bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005780:	bf00      	nop
 8005782:	3710      	adds	r7, #16
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005788:	b480      	push	{r7}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b21      	cmp	r3, #33	; 0x21
 800579a:	d13e      	bne.n	800581a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057a4:	d114      	bne.n	80057d0 <UART_Transmit_IT+0x48>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d110      	bne.n	80057d0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	881b      	ldrh	r3, [r3, #0]
 80057b8:	461a      	mov	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057c2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	1c9a      	adds	r2, r3, #2
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	621a      	str	r2, [r3, #32]
 80057ce:	e008      	b.n	80057e2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a1b      	ldr	r3, [r3, #32]
 80057d4:	1c59      	adds	r1, r3, #1
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	6211      	str	r1, [r2, #32]
 80057da:	781a      	ldrb	r2, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	3b01      	subs	r3, #1
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	4619      	mov	r1, r3
 80057f0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10f      	bne.n	8005816 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005804:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68da      	ldr	r2, [r3, #12]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005814:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005816:	2300      	movs	r3, #0
 8005818:	e000      	b.n	800581c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800581a:	2302      	movs	r3, #2
  }
}
 800581c:	4618      	mov	r0, r3
 800581e:	3714      	adds	r7, #20
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68da      	ldr	r2, [r3, #12]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800583e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2220      	movs	r2, #32
 8005844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f7ff fea3 	bl	8005594 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3708      	adds	r7, #8
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b08c      	sub	sp, #48	; 0x30
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005866:	b2db      	uxtb	r3, r3
 8005868:	2b22      	cmp	r3, #34	; 0x22
 800586a:	f040 80ae 	bne.w	80059ca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005876:	d117      	bne.n	80058a8 <UART_Receive_IT+0x50>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d113      	bne.n	80058a8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005880:	2300      	movs	r3, #0
 8005882:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005888:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	b29b      	uxth	r3, r3
 8005892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005896:	b29a      	uxth	r2, r3
 8005898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800589a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a0:	1c9a      	adds	r2, r3, #2
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	629a      	str	r2, [r3, #40]	; 0x28
 80058a6:	e026      	b.n	80058f6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80058ae:	2300      	movs	r3, #0
 80058b0:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ba:	d007      	beq.n	80058cc <UART_Receive_IT+0x74>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10a      	bne.n	80058da <UART_Receive_IT+0x82>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d106      	bne.n	80058da <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	b2da      	uxtb	r2, r3
 80058d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d6:	701a      	strb	r2, [r3, #0]
 80058d8:	e008      	b.n	80058ec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058e6:	b2da      	uxtb	r2, r3
 80058e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058f0:	1c5a      	adds	r2, r3, #1
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	3b01      	subs	r3, #1
 80058fe:	b29b      	uxth	r3, r3
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	4619      	mov	r1, r3
 8005904:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005906:	2b00      	cmp	r3, #0
 8005908:	d15d      	bne.n	80059c6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68da      	ldr	r2, [r3, #12]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f022 0220 	bic.w	r2, r2, #32
 8005918:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	68da      	ldr	r2, [r3, #12]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005928:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	695a      	ldr	r2, [r3, #20]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0201 	bic.w	r2, r2, #1
 8005938:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2220      	movs	r2, #32
 800593e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594c:	2b01      	cmp	r3, #1
 800594e:	d135      	bne.n	80059bc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	330c      	adds	r3, #12
 800595c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	e853 3f00 	ldrex	r3, [r3]
 8005964:	613b      	str	r3, [r7, #16]
   return(result);
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	f023 0310 	bic.w	r3, r3, #16
 800596c:	627b      	str	r3, [r7, #36]	; 0x24
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	330c      	adds	r3, #12
 8005974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005976:	623a      	str	r2, [r7, #32]
 8005978:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597a:	69f9      	ldr	r1, [r7, #28]
 800597c:	6a3a      	ldr	r2, [r7, #32]
 800597e:	e841 2300 	strex	r3, r2, [r1]
 8005982:	61bb      	str	r3, [r7, #24]
   return(result);
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1e5      	bne.n	8005956 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0310 	and.w	r3, r3, #16
 8005994:	2b10      	cmp	r3, #16
 8005996:	d10a      	bne.n	80059ae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005998:	2300      	movs	r3, #0
 800599a:	60fb      	str	r3, [r7, #12]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059b2:	4619      	mov	r1, r3
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f7ff fe0b 	bl	80055d0 <HAL_UARTEx_RxEventCallback>
 80059ba:	e002      	b.n	80059c2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f7ff fdf3 	bl	80055a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	e002      	b.n	80059cc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80059c6:	2300      	movs	r3, #0
 80059c8:	e000      	b.n	80059cc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80059ca:	2302      	movs	r3, #2
  }
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3730      	adds	r7, #48	; 0x30
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059d8:	b0c0      	sub	sp, #256	; 0x100
 80059da:	af00      	add	r7, sp, #0
 80059dc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80059ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f0:	68d9      	ldr	r1, [r3, #12]
 80059f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	ea40 0301 	orr.w	r3, r0, r1
 80059fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	431a      	orrs	r2, r3
 8005a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	431a      	orrs	r2, r3
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a2c:	f021 010c 	bic.w	r1, r1, #12
 8005a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a3a:	430b      	orrs	r3, r1
 8005a3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a4e:	6999      	ldr	r1, [r3, #24]
 8005a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	ea40 0301 	orr.w	r3, r0, r1
 8005a5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	4b8f      	ldr	r3, [pc, #572]	; (8005ca0 <UART_SetConfig+0x2cc>)
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d005      	beq.n	8005a74 <UART_SetConfig+0xa0>
 8005a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4b8d      	ldr	r3, [pc, #564]	; (8005ca4 <UART_SetConfig+0x2d0>)
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d104      	bne.n	8005a7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a74:	f7ff f97c 	bl	8004d70 <HAL_RCC_GetPCLK2Freq>
 8005a78:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005a7c:	e003      	b.n	8005a86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a7e:	f7ff f963 	bl	8004d48 <HAL_RCC_GetPCLK1Freq>
 8005a82:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a8a:	69db      	ldr	r3, [r3, #28]
 8005a8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a90:	f040 810c 	bne.w	8005cac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005a9e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005aa2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005aa6:	4622      	mov	r2, r4
 8005aa8:	462b      	mov	r3, r5
 8005aaa:	1891      	adds	r1, r2, r2
 8005aac:	65b9      	str	r1, [r7, #88]	; 0x58
 8005aae:	415b      	adcs	r3, r3
 8005ab0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ab2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ab6:	4621      	mov	r1, r4
 8005ab8:	eb12 0801 	adds.w	r8, r2, r1
 8005abc:	4629      	mov	r1, r5
 8005abe:	eb43 0901 	adc.w	r9, r3, r1
 8005ac2:	f04f 0200 	mov.w	r2, #0
 8005ac6:	f04f 0300 	mov.w	r3, #0
 8005aca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ace:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ad2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ad6:	4690      	mov	r8, r2
 8005ad8:	4699      	mov	r9, r3
 8005ada:	4623      	mov	r3, r4
 8005adc:	eb18 0303 	adds.w	r3, r8, r3
 8005ae0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005ae4:	462b      	mov	r3, r5
 8005ae6:	eb49 0303 	adc.w	r3, r9, r3
 8005aea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005afa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005afe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b02:	460b      	mov	r3, r1
 8005b04:	18db      	adds	r3, r3, r3
 8005b06:	653b      	str	r3, [r7, #80]	; 0x50
 8005b08:	4613      	mov	r3, r2
 8005b0a:	eb42 0303 	adc.w	r3, r2, r3
 8005b0e:	657b      	str	r3, [r7, #84]	; 0x54
 8005b10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b18:	f7fa fb56 	bl	80001c8 <__aeabi_uldivmod>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	4b61      	ldr	r3, [pc, #388]	; (8005ca8 <UART_SetConfig+0x2d4>)
 8005b22:	fba3 2302 	umull	r2, r3, r3, r2
 8005b26:	095b      	lsrs	r3, r3, #5
 8005b28:	011c      	lsls	r4, r3, #4
 8005b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b34:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b3c:	4642      	mov	r2, r8
 8005b3e:	464b      	mov	r3, r9
 8005b40:	1891      	adds	r1, r2, r2
 8005b42:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b44:	415b      	adcs	r3, r3
 8005b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b4c:	4641      	mov	r1, r8
 8005b4e:	eb12 0a01 	adds.w	sl, r2, r1
 8005b52:	4649      	mov	r1, r9
 8005b54:	eb43 0b01 	adc.w	fp, r3, r1
 8005b58:	f04f 0200 	mov.w	r2, #0
 8005b5c:	f04f 0300 	mov.w	r3, #0
 8005b60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b6c:	4692      	mov	sl, r2
 8005b6e:	469b      	mov	fp, r3
 8005b70:	4643      	mov	r3, r8
 8005b72:	eb1a 0303 	adds.w	r3, sl, r3
 8005b76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b7a:	464b      	mov	r3, r9
 8005b7c:	eb4b 0303 	adc.w	r3, fp, r3
 8005b80:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b90:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005b94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005b98:	460b      	mov	r3, r1
 8005b9a:	18db      	adds	r3, r3, r3
 8005b9c:	643b      	str	r3, [r7, #64]	; 0x40
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	eb42 0303 	adc.w	r3, r2, r3
 8005ba4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ba6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005baa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bae:	f7fa fb0b 	bl	80001c8 <__aeabi_uldivmod>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	4611      	mov	r1, r2
 8005bb8:	4b3b      	ldr	r3, [pc, #236]	; (8005ca8 <UART_SetConfig+0x2d4>)
 8005bba:	fba3 2301 	umull	r2, r3, r3, r1
 8005bbe:	095b      	lsrs	r3, r3, #5
 8005bc0:	2264      	movs	r2, #100	; 0x64
 8005bc2:	fb02 f303 	mul.w	r3, r2, r3
 8005bc6:	1acb      	subs	r3, r1, r3
 8005bc8:	00db      	lsls	r3, r3, #3
 8005bca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005bce:	4b36      	ldr	r3, [pc, #216]	; (8005ca8 <UART_SetConfig+0x2d4>)
 8005bd0:	fba3 2302 	umull	r2, r3, r3, r2
 8005bd4:	095b      	lsrs	r3, r3, #5
 8005bd6:	005b      	lsls	r3, r3, #1
 8005bd8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005bdc:	441c      	add	r4, r3
 8005bde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005be2:	2200      	movs	r2, #0
 8005be4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005be8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005bec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005bf0:	4642      	mov	r2, r8
 8005bf2:	464b      	mov	r3, r9
 8005bf4:	1891      	adds	r1, r2, r2
 8005bf6:	63b9      	str	r1, [r7, #56]	; 0x38
 8005bf8:	415b      	adcs	r3, r3
 8005bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bfc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c00:	4641      	mov	r1, r8
 8005c02:	1851      	adds	r1, r2, r1
 8005c04:	6339      	str	r1, [r7, #48]	; 0x30
 8005c06:	4649      	mov	r1, r9
 8005c08:	414b      	adcs	r3, r1
 8005c0a:	637b      	str	r3, [r7, #52]	; 0x34
 8005c0c:	f04f 0200 	mov.w	r2, #0
 8005c10:	f04f 0300 	mov.w	r3, #0
 8005c14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c18:	4659      	mov	r1, fp
 8005c1a:	00cb      	lsls	r3, r1, #3
 8005c1c:	4651      	mov	r1, sl
 8005c1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c22:	4651      	mov	r1, sl
 8005c24:	00ca      	lsls	r2, r1, #3
 8005c26:	4610      	mov	r0, r2
 8005c28:	4619      	mov	r1, r3
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	4642      	mov	r2, r8
 8005c2e:	189b      	adds	r3, r3, r2
 8005c30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c34:	464b      	mov	r3, r9
 8005c36:	460a      	mov	r2, r1
 8005c38:	eb42 0303 	adc.w	r3, r2, r3
 8005c3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c4c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c54:	460b      	mov	r3, r1
 8005c56:	18db      	adds	r3, r3, r3
 8005c58:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	eb42 0303 	adc.w	r3, r2, r3
 8005c60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005c6a:	f7fa faad 	bl	80001c8 <__aeabi_uldivmod>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	460b      	mov	r3, r1
 8005c72:	4b0d      	ldr	r3, [pc, #52]	; (8005ca8 <UART_SetConfig+0x2d4>)
 8005c74:	fba3 1302 	umull	r1, r3, r3, r2
 8005c78:	095b      	lsrs	r3, r3, #5
 8005c7a:	2164      	movs	r1, #100	; 0x64
 8005c7c:	fb01 f303 	mul.w	r3, r1, r3
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	00db      	lsls	r3, r3, #3
 8005c84:	3332      	adds	r3, #50	; 0x32
 8005c86:	4a08      	ldr	r2, [pc, #32]	; (8005ca8 <UART_SetConfig+0x2d4>)
 8005c88:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8c:	095b      	lsrs	r3, r3, #5
 8005c8e:	f003 0207 	and.w	r2, r3, #7
 8005c92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4422      	add	r2, r4
 8005c9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c9c:	e106      	b.n	8005eac <UART_SetConfig+0x4d8>
 8005c9e:	bf00      	nop
 8005ca0:	40011000 	.word	0x40011000
 8005ca4:	40011400 	.word	0x40011400
 8005ca8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005cb6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005cba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005cbe:	4642      	mov	r2, r8
 8005cc0:	464b      	mov	r3, r9
 8005cc2:	1891      	adds	r1, r2, r2
 8005cc4:	6239      	str	r1, [r7, #32]
 8005cc6:	415b      	adcs	r3, r3
 8005cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cce:	4641      	mov	r1, r8
 8005cd0:	1854      	adds	r4, r2, r1
 8005cd2:	4649      	mov	r1, r9
 8005cd4:	eb43 0501 	adc.w	r5, r3, r1
 8005cd8:	f04f 0200 	mov.w	r2, #0
 8005cdc:	f04f 0300 	mov.w	r3, #0
 8005ce0:	00eb      	lsls	r3, r5, #3
 8005ce2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ce6:	00e2      	lsls	r2, r4, #3
 8005ce8:	4614      	mov	r4, r2
 8005cea:	461d      	mov	r5, r3
 8005cec:	4643      	mov	r3, r8
 8005cee:	18e3      	adds	r3, r4, r3
 8005cf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005cf4:	464b      	mov	r3, r9
 8005cf6:	eb45 0303 	adc.w	r3, r5, r3
 8005cfa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d0a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d0e:	f04f 0200 	mov.w	r2, #0
 8005d12:	f04f 0300 	mov.w	r3, #0
 8005d16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d1a:	4629      	mov	r1, r5
 8005d1c:	008b      	lsls	r3, r1, #2
 8005d1e:	4621      	mov	r1, r4
 8005d20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d24:	4621      	mov	r1, r4
 8005d26:	008a      	lsls	r2, r1, #2
 8005d28:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d2c:	f7fa fa4c 	bl	80001c8 <__aeabi_uldivmod>
 8005d30:	4602      	mov	r2, r0
 8005d32:	460b      	mov	r3, r1
 8005d34:	4b60      	ldr	r3, [pc, #384]	; (8005eb8 <UART_SetConfig+0x4e4>)
 8005d36:	fba3 2302 	umull	r2, r3, r3, r2
 8005d3a:	095b      	lsrs	r3, r3, #5
 8005d3c:	011c      	lsls	r4, r3, #4
 8005d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d42:	2200      	movs	r2, #0
 8005d44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d48:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d4c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005d50:	4642      	mov	r2, r8
 8005d52:	464b      	mov	r3, r9
 8005d54:	1891      	adds	r1, r2, r2
 8005d56:	61b9      	str	r1, [r7, #24]
 8005d58:	415b      	adcs	r3, r3
 8005d5a:	61fb      	str	r3, [r7, #28]
 8005d5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d60:	4641      	mov	r1, r8
 8005d62:	1851      	adds	r1, r2, r1
 8005d64:	6139      	str	r1, [r7, #16]
 8005d66:	4649      	mov	r1, r9
 8005d68:	414b      	adcs	r3, r1
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	f04f 0200 	mov.w	r2, #0
 8005d70:	f04f 0300 	mov.w	r3, #0
 8005d74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d78:	4659      	mov	r1, fp
 8005d7a:	00cb      	lsls	r3, r1, #3
 8005d7c:	4651      	mov	r1, sl
 8005d7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d82:	4651      	mov	r1, sl
 8005d84:	00ca      	lsls	r2, r1, #3
 8005d86:	4610      	mov	r0, r2
 8005d88:	4619      	mov	r1, r3
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	4642      	mov	r2, r8
 8005d8e:	189b      	adds	r3, r3, r2
 8005d90:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005d94:	464b      	mov	r3, r9
 8005d96:	460a      	mov	r2, r1
 8005d98:	eb42 0303 	adc.w	r3, r2, r3
 8005d9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005daa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005dac:	f04f 0200 	mov.w	r2, #0
 8005db0:	f04f 0300 	mov.w	r3, #0
 8005db4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005db8:	4649      	mov	r1, r9
 8005dba:	008b      	lsls	r3, r1, #2
 8005dbc:	4641      	mov	r1, r8
 8005dbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dc2:	4641      	mov	r1, r8
 8005dc4:	008a      	lsls	r2, r1, #2
 8005dc6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005dca:	f7fa f9fd 	bl	80001c8 <__aeabi_uldivmod>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	4611      	mov	r1, r2
 8005dd4:	4b38      	ldr	r3, [pc, #224]	; (8005eb8 <UART_SetConfig+0x4e4>)
 8005dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8005dda:	095b      	lsrs	r3, r3, #5
 8005ddc:	2264      	movs	r2, #100	; 0x64
 8005dde:	fb02 f303 	mul.w	r3, r2, r3
 8005de2:	1acb      	subs	r3, r1, r3
 8005de4:	011b      	lsls	r3, r3, #4
 8005de6:	3332      	adds	r3, #50	; 0x32
 8005de8:	4a33      	ldr	r2, [pc, #204]	; (8005eb8 <UART_SetConfig+0x4e4>)
 8005dea:	fba2 2303 	umull	r2, r3, r2, r3
 8005dee:	095b      	lsrs	r3, r3, #5
 8005df0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005df4:	441c      	add	r4, r3
 8005df6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	673b      	str	r3, [r7, #112]	; 0x70
 8005dfe:	677a      	str	r2, [r7, #116]	; 0x74
 8005e00:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e04:	4642      	mov	r2, r8
 8005e06:	464b      	mov	r3, r9
 8005e08:	1891      	adds	r1, r2, r2
 8005e0a:	60b9      	str	r1, [r7, #8]
 8005e0c:	415b      	adcs	r3, r3
 8005e0e:	60fb      	str	r3, [r7, #12]
 8005e10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e14:	4641      	mov	r1, r8
 8005e16:	1851      	adds	r1, r2, r1
 8005e18:	6039      	str	r1, [r7, #0]
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	414b      	adcs	r3, r1
 8005e1e:	607b      	str	r3, [r7, #4]
 8005e20:	f04f 0200 	mov.w	r2, #0
 8005e24:	f04f 0300 	mov.w	r3, #0
 8005e28:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e2c:	4659      	mov	r1, fp
 8005e2e:	00cb      	lsls	r3, r1, #3
 8005e30:	4651      	mov	r1, sl
 8005e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e36:	4651      	mov	r1, sl
 8005e38:	00ca      	lsls	r2, r1, #3
 8005e3a:	4610      	mov	r0, r2
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	4603      	mov	r3, r0
 8005e40:	4642      	mov	r2, r8
 8005e42:	189b      	adds	r3, r3, r2
 8005e44:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e46:	464b      	mov	r3, r9
 8005e48:	460a      	mov	r2, r1
 8005e4a:	eb42 0303 	adc.w	r3, r2, r3
 8005e4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	663b      	str	r3, [r7, #96]	; 0x60
 8005e5a:	667a      	str	r2, [r7, #100]	; 0x64
 8005e5c:	f04f 0200 	mov.w	r2, #0
 8005e60:	f04f 0300 	mov.w	r3, #0
 8005e64:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005e68:	4649      	mov	r1, r9
 8005e6a:	008b      	lsls	r3, r1, #2
 8005e6c:	4641      	mov	r1, r8
 8005e6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e72:	4641      	mov	r1, r8
 8005e74:	008a      	lsls	r2, r1, #2
 8005e76:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005e7a:	f7fa f9a5 	bl	80001c8 <__aeabi_uldivmod>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	4b0d      	ldr	r3, [pc, #52]	; (8005eb8 <UART_SetConfig+0x4e4>)
 8005e84:	fba3 1302 	umull	r1, r3, r3, r2
 8005e88:	095b      	lsrs	r3, r3, #5
 8005e8a:	2164      	movs	r1, #100	; 0x64
 8005e8c:	fb01 f303 	mul.w	r3, r1, r3
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	011b      	lsls	r3, r3, #4
 8005e94:	3332      	adds	r3, #50	; 0x32
 8005e96:	4a08      	ldr	r2, [pc, #32]	; (8005eb8 <UART_SetConfig+0x4e4>)
 8005e98:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9c:	095b      	lsrs	r3, r3, #5
 8005e9e:	f003 020f 	and.w	r2, r3, #15
 8005ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4422      	add	r2, r4
 8005eaa:	609a      	str	r2, [r3, #8]
}
 8005eac:	bf00      	nop
 8005eae:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005eb8:	51eb851f 	.word	0x51eb851f

08005ebc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ebc:	b084      	sub	sp, #16
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b084      	sub	sp, #16
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
 8005ec6:	f107 001c 	add.w	r0, r7, #28
 8005eca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005ece:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d123      	bne.n	8005f1e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eda:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005eea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005efe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d105      	bne.n	8005f12 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f9dc 	bl	80062d0 <USB_CoreReset>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	73fb      	strb	r3, [r7, #15]
 8005f1c:	e01b      	b.n	8005f56 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 f9d0 	bl	80062d0 <USB_CoreReset>
 8005f30:	4603      	mov	r3, r0
 8005f32:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f34:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d106      	bne.n	8005f4a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f40:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	639a      	str	r2, [r3, #56]	; 0x38
 8005f48:	e005      	b.n	8005f56 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005f56:	7fbb      	ldrb	r3, [r7, #30]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d10b      	bne.n	8005f74 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f043 0206 	orr.w	r2, r3, #6
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f043 0220 	orr.w	r2, r3, #32
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f80:	b004      	add	sp, #16
 8005f82:	4770      	bx	lr

08005f84 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f043 0201 	orr.w	r2, r3, #1
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	370c      	adds	r7, #12
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr

08005fa6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fa6:	b480      	push	{r7}
 8005fa8:	b083      	sub	sp, #12
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f023 0201 	bic.w	r2, r3, #1
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005fe4:	78fb      	ldrb	r3, [r7, #3]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d115      	bne.n	8006016 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005ff6:	200a      	movs	r0, #10
 8005ff8:	f7fb fd9e 	bl	8001b38 <HAL_Delay>
      ms += 10U;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	330a      	adds	r3, #10
 8006000:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f956 	bl	80062b4 <USB_GetMode>
 8006008:	4603      	mov	r3, r0
 800600a:	2b01      	cmp	r3, #1
 800600c:	d01e      	beq.n	800604c <USB_SetCurrentMode+0x84>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2bc7      	cmp	r3, #199	; 0xc7
 8006012:	d9f0      	bls.n	8005ff6 <USB_SetCurrentMode+0x2e>
 8006014:	e01a      	b.n	800604c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006016:	78fb      	ldrb	r3, [r7, #3]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d115      	bne.n	8006048 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006028:	200a      	movs	r0, #10
 800602a:	f7fb fd85 	bl	8001b38 <HAL_Delay>
      ms += 10U;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	330a      	adds	r3, #10
 8006032:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 f93d 	bl	80062b4 <USB_GetMode>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d005      	beq.n	800604c <USB_SetCurrentMode+0x84>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2bc7      	cmp	r3, #199	; 0xc7
 8006044:	d9f0      	bls.n	8006028 <USB_SetCurrentMode+0x60>
 8006046:	e001      	b.n	800604c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e005      	b.n	8006058 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2bc8      	cmp	r3, #200	; 0xc8
 8006050:	d101      	bne.n	8006056 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e000      	b.n	8006058 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800606a:	2300      	movs	r3, #0
 800606c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	3301      	adds	r3, #1
 8006072:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800607a:	d901      	bls.n	8006080 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e01b      	b.n	80060b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	2b00      	cmp	r3, #0
 8006086:	daf2      	bge.n	800606e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006088:	2300      	movs	r3, #0
 800608a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	019b      	lsls	r3, r3, #6
 8006090:	f043 0220 	orr.w	r2, r3, #32
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	3301      	adds	r3, #1
 800609c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80060a4:	d901      	bls.n	80060aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80060a6:	2303      	movs	r3, #3
 80060a8:	e006      	b.n	80060b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	f003 0320 	and.w	r3, r3, #32
 80060b2:	2b20      	cmp	r3, #32
 80060b4:	d0f0      	beq.n	8006098 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80060b6:	2300      	movs	r3, #0
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3714      	adds	r7, #20
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80060cc:	2300      	movs	r3, #0
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	3301      	adds	r3, #1
 80060d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80060dc:	d901      	bls.n	80060e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e018      	b.n	8006114 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	daf2      	bge.n	80060d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80060ea:	2300      	movs	r3, #0
 80060ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2210      	movs	r2, #16
 80060f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	3301      	adds	r3, #1
 80060f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006100:	d901      	bls.n	8006106 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e006      	b.n	8006114 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	f003 0310 	and.w	r3, r3, #16
 800610e:	2b10      	cmp	r3, #16
 8006110:	d0f0      	beq.n	80060f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3714      	adds	r7, #20
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006120:	b480      	push	{r7}
 8006122:	b089      	sub	sp, #36	; 0x24
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	4611      	mov	r1, r2
 800612c:	461a      	mov	r2, r3
 800612e:	460b      	mov	r3, r1
 8006130:	71fb      	strb	r3, [r7, #7]
 8006132:	4613      	mov	r3, r2
 8006134:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800613e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006142:	2b00      	cmp	r3, #0
 8006144:	d123      	bne.n	800618e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006146:	88bb      	ldrh	r3, [r7, #4]
 8006148:	3303      	adds	r3, #3
 800614a:	089b      	lsrs	r3, r3, #2
 800614c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800614e:	2300      	movs	r3, #0
 8006150:	61bb      	str	r3, [r7, #24]
 8006152:	e018      	b.n	8006186 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006154:	79fb      	ldrb	r3, [r7, #7]
 8006156:	031a      	lsls	r2, r3, #12
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	4413      	add	r3, r2
 800615c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006160:	461a      	mov	r2, r3
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	3301      	adds	r3, #1
 800616c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	3301      	adds	r3, #1
 8006172:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	3301      	adds	r3, #1
 8006178:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	3301      	adds	r3, #1
 800617e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	3301      	adds	r3, #1
 8006184:	61bb      	str	r3, [r7, #24]
 8006186:	69ba      	ldr	r2, [r7, #24]
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	429a      	cmp	r2, r3
 800618c:	d3e2      	bcc.n	8006154 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3724      	adds	r7, #36	; 0x24
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800619c:	b480      	push	{r7}
 800619e:	b08b      	sub	sp, #44	; 0x2c
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	4613      	mov	r3, r2
 80061a8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80061b2:	88fb      	ldrh	r3, [r7, #6]
 80061b4:	089b      	lsrs	r3, r3, #2
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80061ba:	88fb      	ldrh	r3, [r7, #6]
 80061bc:	f003 0303 	and.w	r3, r3, #3
 80061c0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80061c2:	2300      	movs	r3, #0
 80061c4:	623b      	str	r3, [r7, #32]
 80061c6:	e014      	b.n	80061f2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d2:	601a      	str	r2, [r3, #0]
    pDest++;
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	3301      	adds	r3, #1
 80061d8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80061da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061dc:	3301      	adds	r3, #1
 80061de:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80061e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e2:	3301      	adds	r3, #1
 80061e4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80061e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e8:	3301      	adds	r3, #1
 80061ea:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80061ec:	6a3b      	ldr	r3, [r7, #32]
 80061ee:	3301      	adds	r3, #1
 80061f0:	623b      	str	r3, [r7, #32]
 80061f2:	6a3a      	ldr	r2, [r7, #32]
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d3e6      	bcc.n	80061c8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80061fa:	8bfb      	ldrh	r3, [r7, #30]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d01e      	beq.n	800623e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006200:	2300      	movs	r3, #0
 8006202:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800620a:	461a      	mov	r2, r3
 800620c:	f107 0310 	add.w	r3, r7, #16
 8006210:	6812      	ldr	r2, [r2, #0]
 8006212:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006214:	693a      	ldr	r2, [r7, #16]
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	b2db      	uxtb	r3, r3
 800621a:	00db      	lsls	r3, r3, #3
 800621c:	fa22 f303 	lsr.w	r3, r2, r3
 8006220:	b2da      	uxtb	r2, r3
 8006222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006224:	701a      	strb	r2, [r3, #0]
      i++;
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	3301      	adds	r3, #1
 800622a:	623b      	str	r3, [r7, #32]
      pDest++;
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	3301      	adds	r3, #1
 8006230:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006232:	8bfb      	ldrh	r3, [r7, #30]
 8006234:	3b01      	subs	r3, #1
 8006236:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006238:	8bfb      	ldrh	r3, [r7, #30]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1ea      	bne.n	8006214 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800623e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006240:	4618      	mov	r0, r3
 8006242:	372c      	adds	r7, #44	; 0x2c
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	4013      	ands	r3, r2
 8006262:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006264:	68fb      	ldr	r3, [r7, #12]
}
 8006266:	4618      	mov	r0, r3
 8006268:	3714      	adds	r7, #20
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006272:	b480      	push	{r7}
 8006274:	b085      	sub	sp, #20
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
 800627a:	460b      	mov	r3, r1
 800627c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006282:	78fb      	ldrb	r3, [r7, #3]
 8006284:	015a      	lsls	r2, r3, #5
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	4413      	add	r3, r2
 800628a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006292:	78fb      	ldrb	r3, [r7, #3]
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	4413      	add	r3, r2
 800629a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	4013      	ands	r3, r2
 80062a4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80062a6:	68bb      	ldr	r3, [r7, #8]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3714      	adds	r7, #20
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	695b      	ldr	r3, [r3, #20]
 80062c0:	f003 0301 	and.w	r3, r3, #1
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062d8:	2300      	movs	r3, #0
 80062da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	3301      	adds	r3, #1
 80062e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80062e8:	d901      	bls.n	80062ee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	e01b      	b.n	8006326 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	daf2      	bge.n	80062dc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80062f6:	2300      	movs	r3, #0
 80062f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	f043 0201 	orr.w	r2, r3, #1
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	3301      	adds	r3, #1
 800630a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006312:	d901      	bls.n	8006318 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	e006      	b.n	8006326 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	f003 0301 	and.w	r3, r3, #1
 8006320:	2b01      	cmp	r3, #1
 8006322:	d0f0      	beq.n	8006306 <USB_CoreReset+0x36>

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
	...

08006334 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006334:	b084      	sub	sp, #16
 8006336:	b580      	push	{r7, lr}
 8006338:	b086      	sub	sp, #24
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
 800633e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006342:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006346:	2300      	movs	r3, #0
 8006348:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006354:	461a      	mov	r2, r3
 8006356:	2300      	movs	r3, #0
 8006358:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800636a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006376:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006386:	2b00      	cmp	r3, #0
 8006388:	d119      	bne.n	80063be <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800638a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800638e:	2b01      	cmp	r3, #1
 8006390:	d10a      	bne.n	80063a8 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063a0:	f043 0304 	orr.w	r3, r3, #4
 80063a4:	6013      	str	r3, [r2, #0]
 80063a6:	e014      	b.n	80063d2 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063b6:	f023 0304 	bic.w	r3, r3, #4
 80063ba:	6013      	str	r3, [r2, #0]
 80063bc:	e009      	b.n	80063d2 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68fa      	ldr	r2, [r7, #12]
 80063c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063cc:	f023 0304 	bic.w	r3, r3, #4
 80063d0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80063d2:	2110      	movs	r1, #16
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff fe43 	bl	8006060 <USB_FlushTxFifo>
 80063da:	4603      	mov	r3, r0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d001      	beq.n	80063e4 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f7ff fe6d 	bl	80060c4 <USB_FlushRxFifo>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d001      	beq.n	80063f4 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80063f4:	2300      	movs	r3, #0
 80063f6:	613b      	str	r3, [r7, #16]
 80063f8:	e015      	b.n	8006426 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	015a      	lsls	r2, r3, #5
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	4413      	add	r3, r2
 8006402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006406:	461a      	mov	r2, r3
 8006408:	f04f 33ff 	mov.w	r3, #4294967295
 800640c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	015a      	lsls	r2, r3, #5
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	4413      	add	r3, r2
 8006416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800641a:	461a      	mov	r2, r3
 800641c:	2300      	movs	r3, #0
 800641e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	3301      	adds	r3, #1
 8006424:	613b      	str	r3, [r7, #16]
 8006426:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800642a:	461a      	mov	r2, r3
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	4293      	cmp	r3, r2
 8006430:	d3e3      	bcc.n	80063fa <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f04f 32ff 	mov.w	r2, #4294967295
 800643e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a18      	ldr	r2, [pc, #96]	; (80064a4 <USB_HostInit+0x170>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d10b      	bne.n	8006460 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800644e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a15      	ldr	r2, [pc, #84]	; (80064a8 <USB_HostInit+0x174>)
 8006454:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a14      	ldr	r2, [pc, #80]	; (80064ac <USB_HostInit+0x178>)
 800645a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800645e:	e009      	b.n	8006474 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2280      	movs	r2, #128	; 0x80
 8006464:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a11      	ldr	r2, [pc, #68]	; (80064b0 <USB_HostInit+0x17c>)
 800646a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a11      	ldr	r2, [pc, #68]	; (80064b4 <USB_HostInit+0x180>)
 8006470:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006474:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006478:	2b00      	cmp	r3, #0
 800647a:	d105      	bne.n	8006488 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	f043 0210 	orr.w	r2, r3, #16
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	699a      	ldr	r2, [r3, #24]
 800648c:	4b0a      	ldr	r3, [pc, #40]	; (80064b8 <USB_HostInit+0x184>)
 800648e:	4313      	orrs	r3, r2
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006494:	7dfb      	ldrb	r3, [r7, #23]
}
 8006496:	4618      	mov	r0, r3
 8006498:	3718      	adds	r7, #24
 800649a:	46bd      	mov	sp, r7
 800649c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064a0:	b004      	add	sp, #16
 80064a2:	4770      	bx	lr
 80064a4:	40040000 	.word	0x40040000
 80064a8:	01000200 	.word	0x01000200
 80064ac:	00e00300 	.word	0x00e00300
 80064b0:	00600080 	.word	0x00600080
 80064b4:	004000e0 	.word	0x004000e0
 80064b8:	a3200008 	.word	0xa3200008

080064bc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	460b      	mov	r3, r1
 80064c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064da:	f023 0303 	bic.w	r3, r3, #3
 80064de:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	78fb      	ldrb	r3, [r7, #3]
 80064ea:	f003 0303 	and.w	r3, r3, #3
 80064ee:	68f9      	ldr	r1, [r7, #12]
 80064f0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80064f4:	4313      	orrs	r3, r2
 80064f6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80064f8:	78fb      	ldrb	r3, [r7, #3]
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d107      	bne.n	800650e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006504:	461a      	mov	r2, r3
 8006506:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800650a:	6053      	str	r3, [r2, #4]
 800650c:	e00c      	b.n	8006528 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800650e:	78fb      	ldrb	r3, [r7, #3]
 8006510:	2b02      	cmp	r3, #2
 8006512:	d107      	bne.n	8006524 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800651a:	461a      	mov	r2, r3
 800651c:	f241 7370 	movw	r3, #6000	; 0x1770
 8006520:	6053      	str	r3, [r2, #4]
 8006522:	e001      	b.n	8006528 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e000      	b.n	800652a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3714      	adds	r7, #20
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr

08006536 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b084      	sub	sp, #16
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006542:	2300      	movs	r3, #0
 8006544:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006556:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006564:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006566:	2064      	movs	r0, #100	; 0x64
 8006568:	f7fb fae6 	bl	8001b38 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006574:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006578:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800657a:	200a      	movs	r0, #10
 800657c:	f7fb fadc 	bl	8001b38 <HAL_Delay>

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3710      	adds	r7, #16
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800658a:	b480      	push	{r7}
 800658c:	b085      	sub	sp, #20
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
 8006592:	460b      	mov	r3, r1
 8006594:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800659a:	2300      	movs	r3, #0
 800659c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80065ae:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d109      	bne.n	80065ce <USB_DriveVbus+0x44>
 80065ba:	78fb      	ldrb	r3, [r7, #3]
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d106      	bne.n	80065ce <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	68fa      	ldr	r2, [r7, #12]
 80065c4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80065c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80065cc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065d8:	d109      	bne.n	80065ee <USB_DriveVbus+0x64>
 80065da:	78fb      	ldrb	r3, [r7, #3]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d106      	bne.n	80065ee <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80065e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065ec:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3714      	adds	r7, #20
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006608:	2300      	movs	r3, #0
 800660a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	0c5b      	lsrs	r3, r3, #17
 800661a:	f003 0303 	and.w	r3, r3, #3
}
 800661e:	4618      	mov	r0, r3
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr

0800662a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800662a:	b480      	push	{r7}
 800662c:	b085      	sub	sp, #20
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	b29b      	uxth	r3, r3
}
 8006640:	4618      	mov	r0, r3
 8006642:	3714      	adds	r7, #20
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b088      	sub	sp, #32
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	4608      	mov	r0, r1
 8006656:	4611      	mov	r1, r2
 8006658:	461a      	mov	r2, r3
 800665a:	4603      	mov	r3, r0
 800665c:	70fb      	strb	r3, [r7, #3]
 800665e:	460b      	mov	r3, r1
 8006660:	70bb      	strb	r3, [r7, #2]
 8006662:	4613      	mov	r3, r2
 8006664:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006666:	2300      	movs	r3, #0
 8006668:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800666e:	78fb      	ldrb	r3, [r7, #3]
 8006670:	015a      	lsls	r2, r3, #5
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	4413      	add	r3, r2
 8006676:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800667a:	461a      	mov	r2, r3
 800667c:	f04f 33ff 	mov.w	r3, #4294967295
 8006680:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006682:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006686:	2b03      	cmp	r3, #3
 8006688:	d87c      	bhi.n	8006784 <USB_HC_Init+0x138>
 800668a:	a201      	add	r2, pc, #4	; (adr r2, 8006690 <USB_HC_Init+0x44>)
 800668c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006690:	080066a1 	.word	0x080066a1
 8006694:	08006747 	.word	0x08006747
 8006698:	080066a1 	.word	0x080066a1
 800669c:	08006709 	.word	0x08006709
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80066a0:	78fb      	ldrb	r3, [r7, #3]
 80066a2:	015a      	lsls	r2, r3, #5
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	4413      	add	r3, r2
 80066a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ac:	461a      	mov	r2, r3
 80066ae:	f240 439d 	movw	r3, #1181	; 0x49d
 80066b2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80066b4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	da10      	bge.n	80066de <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80066bc:	78fb      	ldrb	r3, [r7, #3]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	78fa      	ldrb	r2, [r7, #3]
 80066cc:	0151      	lsls	r1, r2, #5
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	440a      	add	r2, r1
 80066d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066da:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80066dc:	e055      	b.n	800678a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a6f      	ldr	r2, [pc, #444]	; (80068a0 <USB_HC_Init+0x254>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d151      	bne.n	800678a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80066e6:	78fb      	ldrb	r3, [r7, #3]
 80066e8:	015a      	lsls	r2, r3, #5
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	4413      	add	r3, r2
 80066ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	78fa      	ldrb	r2, [r7, #3]
 80066f6:	0151      	lsls	r1, r2, #5
 80066f8:	693a      	ldr	r2, [r7, #16]
 80066fa:	440a      	add	r2, r1
 80066fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006700:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006704:	60d3      	str	r3, [r2, #12]
      break;
 8006706:	e040      	b.n	800678a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006708:	78fb      	ldrb	r3, [r7, #3]
 800670a:	015a      	lsls	r2, r3, #5
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	4413      	add	r3, r2
 8006710:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006714:	461a      	mov	r2, r3
 8006716:	f240 639d 	movw	r3, #1693	; 0x69d
 800671a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800671c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006720:	2b00      	cmp	r3, #0
 8006722:	da34      	bge.n	800678e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006724:	78fb      	ldrb	r3, [r7, #3]
 8006726:	015a      	lsls	r2, r3, #5
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	4413      	add	r3, r2
 800672c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	78fa      	ldrb	r2, [r7, #3]
 8006734:	0151      	lsls	r1, r2, #5
 8006736:	693a      	ldr	r2, [r7, #16]
 8006738:	440a      	add	r2, r1
 800673a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800673e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006742:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006744:	e023      	b.n	800678e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006746:	78fb      	ldrb	r3, [r7, #3]
 8006748:	015a      	lsls	r2, r3, #5
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	4413      	add	r3, r2
 800674e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006752:	461a      	mov	r2, r3
 8006754:	f240 2325 	movw	r3, #549	; 0x225
 8006758:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800675a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800675e:	2b00      	cmp	r3, #0
 8006760:	da17      	bge.n	8006792 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006762:	78fb      	ldrb	r3, [r7, #3]
 8006764:	015a      	lsls	r2, r3, #5
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	4413      	add	r3, r2
 800676a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	78fa      	ldrb	r2, [r7, #3]
 8006772:	0151      	lsls	r1, r2, #5
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	440a      	add	r2, r1
 8006778:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800677c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8006780:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006782:	e006      	b.n	8006792 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	77fb      	strb	r3, [r7, #31]
      break;
 8006788:	e004      	b.n	8006794 <USB_HC_Init+0x148>
      break;
 800678a:	bf00      	nop
 800678c:	e002      	b.n	8006794 <USB_HC_Init+0x148>
      break;
 800678e:	bf00      	nop
 8006790:	e000      	b.n	8006794 <USB_HC_Init+0x148>
      break;
 8006792:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006794:	78fb      	ldrb	r3, [r7, #3]
 8006796:	015a      	lsls	r2, r3, #5
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	4413      	add	r3, r2
 800679c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067a0:	461a      	mov	r2, r3
 80067a2:	2300      	movs	r3, #0
 80067a4:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80067a6:	78fb      	ldrb	r3, [r7, #3]
 80067a8:	015a      	lsls	r2, r3, #5
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	78fa      	ldrb	r2, [r7, #3]
 80067b6:	0151      	lsls	r1, r2, #5
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	440a      	add	r2, r1
 80067bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067c0:	f043 0302 	orr.w	r3, r3, #2
 80067c4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067cc:	699a      	ldr	r2, [r3, #24]
 80067ce:	78fb      	ldrb	r3, [r7, #3]
 80067d0:	f003 030f 	and.w	r3, r3, #15
 80067d4:	2101      	movs	r1, #1
 80067d6:	fa01 f303 	lsl.w	r3, r1, r3
 80067da:	6939      	ldr	r1, [r7, #16]
 80067dc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80067e0:	4313      	orrs	r3, r2
 80067e2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	699b      	ldr	r3, [r3, #24]
 80067e8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80067f0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	da03      	bge.n	8006800 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80067f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067fc:	61bb      	str	r3, [r7, #24]
 80067fe:	e001      	b.n	8006804 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006800:	2300      	movs	r3, #0
 8006802:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f7ff fef9 	bl	80065fc <USB_GetHostSpeed>
 800680a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800680c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006810:	2b02      	cmp	r3, #2
 8006812:	d106      	bne.n	8006822 <USB_HC_Init+0x1d6>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2b02      	cmp	r3, #2
 8006818:	d003      	beq.n	8006822 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800681a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800681e:	617b      	str	r3, [r7, #20]
 8006820:	e001      	b.n	8006826 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006822:	2300      	movs	r3, #0
 8006824:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006826:	787b      	ldrb	r3, [r7, #1]
 8006828:	059b      	lsls	r3, r3, #22
 800682a:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800682e:	78bb      	ldrb	r3, [r7, #2]
 8006830:	02db      	lsls	r3, r3, #11
 8006832:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006836:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006838:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800683c:	049b      	lsls	r3, r3, #18
 800683e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006842:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006844:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8006846:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800684a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	431a      	orrs	r2, r3
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006854:	78fa      	ldrb	r2, [r7, #3]
 8006856:	0151      	lsls	r1, r2, #5
 8006858:	693a      	ldr	r2, [r7, #16]
 800685a:	440a      	add	r2, r1
 800685c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006860:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006864:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006866:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800686a:	2b03      	cmp	r3, #3
 800686c:	d003      	beq.n	8006876 <USB_HC_Init+0x22a>
 800686e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006872:	2b01      	cmp	r3, #1
 8006874:	d10f      	bne.n	8006896 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006876:	78fb      	ldrb	r3, [r7, #3]
 8006878:	015a      	lsls	r2, r3, #5
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	4413      	add	r3, r2
 800687e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	78fa      	ldrb	r2, [r7, #3]
 8006886:	0151      	lsls	r1, r2, #5
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	440a      	add	r2, r1
 800688c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006890:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006894:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006896:	7ffb      	ldrb	r3, [r7, #31]
}
 8006898:	4618      	mov	r0, r3
 800689a:	3720      	adds	r7, #32
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	40040000 	.word	0x40040000

080068a4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b08c      	sub	sp, #48	; 0x30
 80068a8:	af02      	add	r7, sp, #8
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	4613      	mov	r3, r2
 80068b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	785b      	ldrb	r3, [r3, #1]
 80068ba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80068bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068c0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	4a5d      	ldr	r2, [pc, #372]	; (8006a3c <USB_HC_StartXfer+0x198>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d12f      	bne.n	800692a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80068ca:	79fb      	ldrb	r3, [r7, #7]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d11c      	bne.n	800690a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	7c9b      	ldrb	r3, [r3, #18]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d003      	beq.n	80068e0 <USB_HC_StartXfer+0x3c>
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	7c9b      	ldrb	r3, [r3, #18]
 80068dc:	2b02      	cmp	r3, #2
 80068de:	d124      	bne.n	800692a <USB_HC_StartXfer+0x86>
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	799b      	ldrb	r3, [r3, #6]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d120      	bne.n	800692a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	6a3b      	ldr	r3, [r7, #32]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	69fa      	ldr	r2, [r7, #28]
 80068f8:	0151      	lsls	r1, r2, #5
 80068fa:	6a3a      	ldr	r2, [r7, #32]
 80068fc:	440a      	add	r2, r1
 80068fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006906:	60d3      	str	r3, [r2, #12]
 8006908:	e00f      	b.n	800692a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	791b      	ldrb	r3, [r3, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10b      	bne.n	800692a <USB_HC_StartXfer+0x86>
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	795b      	ldrb	r3, [r3, #5]
 8006916:	2b01      	cmp	r3, #1
 8006918:	d107      	bne.n	800692a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	785b      	ldrb	r3, [r3, #1]
 800691e:	4619      	mov	r1, r3
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f000 fb6b 	bl	8006ffc <USB_DoPing>
        return HAL_OK;
 8006926:	2300      	movs	r3, #0
 8006928:	e232      	b.n	8006d90 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	799b      	ldrb	r3, [r3, #6]
 800692e:	2b01      	cmp	r3, #1
 8006930:	d158      	bne.n	80069e4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006932:	2301      	movs	r3, #1
 8006934:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (hc->ep_is_in != 0U)
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	78db      	ldrb	r3, [r3, #3]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d007      	beq.n	800694e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800693e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006940:	68ba      	ldr	r2, [r7, #8]
 8006942:	8a92      	ldrh	r2, [r2, #20]
 8006944:	fb03 f202 	mul.w	r2, r3, r2
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	61da      	str	r2, [r3, #28]
 800694c:	e07c      	b.n	8006a48 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	7c9b      	ldrb	r3, [r3, #18]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d130      	bne.n	80069b8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	2bbc      	cmp	r3, #188	; 0xbc
 800695c:	d918      	bls.n	8006990 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	8a9b      	ldrh	r3, [r3, #20]
 8006962:	461a      	mov	r2, r3
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	69da      	ldr	r2, [r3, #28]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d003      	beq.n	8006980 <USB_HC_StartXfer+0xdc>
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	2b02      	cmp	r3, #2
 800697e:	d103      	bne.n	8006988 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	2202      	movs	r2, #2
 8006984:	60da      	str	r2, [r3, #12]
 8006986:	e05f      	b.n	8006a48 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	2201      	movs	r2, #1
 800698c:	60da      	str	r2, [r3, #12]
 800698e:	e05b      	b.n	8006a48 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	6a1a      	ldr	r2, [r3, #32]
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d007      	beq.n	80069b0 <USB_HC_StartXfer+0x10c>
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	d003      	beq.n	80069b0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	2204      	movs	r2, #4
 80069ac:	60da      	str	r2, [r3, #12]
 80069ae:	e04b      	b.n	8006a48 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	2203      	movs	r2, #3
 80069b4:	60da      	str	r2, [r3, #12]
 80069b6:	e047      	b.n	8006a48 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80069b8:	79fb      	ldrb	r3, [r7, #7]
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d10d      	bne.n	80069da <USB_HC_StartXfer+0x136>
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	8a92      	ldrh	r2, [r2, #20]
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d907      	bls.n	80069da <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80069ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80069cc:	68ba      	ldr	r2, [r7, #8]
 80069ce:	8a92      	ldrh	r2, [r2, #20]
 80069d0:	fb03 f202 	mul.w	r2, r3, r2
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	61da      	str	r2, [r3, #28]
 80069d8:	e036      	b.n	8006a48 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	6a1a      	ldr	r2, [r3, #32]
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	61da      	str	r2, [r3, #28]
 80069e2:	e031      	b.n	8006a48 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	6a1b      	ldr	r3, [r3, #32]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d018      	beq.n	8006a1e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	6a1b      	ldr	r3, [r3, #32]
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	8a92      	ldrh	r2, [r2, #20]
 80069f4:	4413      	add	r3, r2
 80069f6:	3b01      	subs	r3, #1
 80069f8:	68ba      	ldr	r2, [r7, #8]
 80069fa:	8a92      	ldrh	r2, [r2, #20]
 80069fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a00:	84fb      	strh	r3, [r7, #38]	; 0x26

      if (num_packets > max_hc_pkt_count)
 8006a02:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006a04:	8b7b      	ldrh	r3, [r7, #26]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d90b      	bls.n	8006a22 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006a0a:	8b7b      	ldrh	r3, [r7, #26]
 8006a0c:	84fb      	strh	r3, [r7, #38]	; 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006a0e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	8a92      	ldrh	r2, [r2, #20]
 8006a14:	fb03 f202 	mul.w	r2, r3, r2
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	61da      	str	r2, [r3, #28]
 8006a1c:	e001      	b.n	8006a22 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	84fb      	strh	r3, [r7, #38]	; 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	78db      	ldrb	r3, [r3, #3]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00a      	beq.n	8006a40 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006a2a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006a2c:	68ba      	ldr	r2, [r7, #8]
 8006a2e:	8a92      	ldrh	r2, [r2, #20]
 8006a30:	fb03 f202 	mul.w	r2, r3, r2
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	61da      	str	r2, [r3, #28]
 8006a38:	e006      	b.n	8006a48 <USB_HC_StartXfer+0x1a4>
 8006a3a:	bf00      	nop
 8006a3c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	6a1a      	ldr	r2, [r3, #32]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	69db      	ldr	r3, [r3, #28]
 8006a4c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006a50:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006a52:	04d9      	lsls	r1, r3, #19
 8006a54:	4ba3      	ldr	r3, [pc, #652]	; (8006ce4 <USB_HC_StartXfer+0x440>)
 8006a56:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a58:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	7d9b      	ldrb	r3, [r3, #22]
 8006a5e:	075b      	lsls	r3, r3, #29
 8006a60:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a64:	69f9      	ldr	r1, [r7, #28]
 8006a66:	0148      	lsls	r0, r1, #5
 8006a68:	6a39      	ldr	r1, [r7, #32]
 8006a6a:	4401      	add	r1, r0
 8006a6c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006a70:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006a72:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006a74:	79fb      	ldrb	r3, [r7, #7]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d009      	beq.n	8006a8e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	6999      	ldr	r1, [r3, #24]
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	015a      	lsls	r2, r3, #5
 8006a82:	6a3b      	ldr	r3, [r7, #32]
 8006a84:	4413      	add	r3, r2
 8006a86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a8a:	460a      	mov	r2, r1
 8006a8c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006a8e:	6a3b      	ldr	r3, [r7, #32]
 8006a90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	bf0c      	ite	eq
 8006a9e:	2301      	moveq	r3, #1
 8006aa0:	2300      	movne	r3, #0
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	015a      	lsls	r2, r3, #5
 8006aaa:	6a3b      	ldr	r3, [r7, #32]
 8006aac:	4413      	add	r3, r2
 8006aae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	69fa      	ldr	r2, [r7, #28]
 8006ab6:	0151      	lsls	r1, r2, #5
 8006ab8:	6a3a      	ldr	r2, [r7, #32]
 8006aba:	440a      	add	r2, r1
 8006abc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006ac0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006ac4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	015a      	lsls	r2, r3, #5
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	4413      	add	r3, r2
 8006ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	7e7b      	ldrb	r3, [r7, #25]
 8006ad6:	075b      	lsls	r3, r3, #29
 8006ad8:	69f9      	ldr	r1, [r7, #28]
 8006ada:	0148      	lsls	r0, r1, #5
 8006adc:	6a39      	ldr	r1, [r7, #32]
 8006ade:	4401      	add	r1, r0
 8006ae0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	799b      	ldrb	r3, [r3, #6]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	f040 80c3 	bne.w	8006c78 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	7c5b      	ldrb	r3, [r3, #17]
 8006af6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006af8:	68ba      	ldr	r2, [r7, #8]
 8006afa:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006afc:	4313      	orrs	r3, r2
 8006afe:	69fa      	ldr	r2, [r7, #28]
 8006b00:	0151      	lsls	r1, r2, #5
 8006b02:	6a3a      	ldr	r2, [r7, #32]
 8006b04:	440a      	add	r2, r1
 8006b06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006b0e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	015a      	lsls	r2, r3, #5
 8006b14:	6a3b      	ldr	r3, [r7, #32]
 8006b16:	4413      	add	r3, r2
 8006b18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	69fa      	ldr	r2, [r7, #28]
 8006b20:	0151      	lsls	r1, r2, #5
 8006b22:	6a3a      	ldr	r2, [r7, #32]
 8006b24:	440a      	add	r2, r1
 8006b26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006b2a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006b2e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	79db      	ldrb	r3, [r3, #7]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d123      	bne.n	8006b80 <USB_HC_StartXfer+0x2dc>
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	78db      	ldrb	r3, [r3, #3]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d11f      	bne.n	8006b80 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	6a3b      	ldr	r3, [r7, #32]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	69fa      	ldr	r2, [r7, #28]
 8006b50:	0151      	lsls	r1, r2, #5
 8006b52:	6a3a      	ldr	r2, [r7, #32]
 8006b54:	440a      	add	r2, r1
 8006b56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006b5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b5e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	015a      	lsls	r2, r3, #5
 8006b64:	6a3b      	ldr	r3, [r7, #32]
 8006b66:	4413      	add	r3, r2
 8006b68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	69fa      	ldr	r2, [r7, #28]
 8006b70:	0151      	lsls	r1, r2, #5
 8006b72:	6a3a      	ldr	r2, [r7, #32]
 8006b74:	440a      	add	r2, r1
 8006b76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b7e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	7c9b      	ldrb	r3, [r3, #18]
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d003      	beq.n	8006b90 <USB_HC_StartXfer+0x2ec>
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	7c9b      	ldrb	r3, [r3, #18]
 8006b8c:	2b03      	cmp	r3, #3
 8006b8e:	d117      	bne.n	8006bc0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d113      	bne.n	8006bc0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	78db      	ldrb	r3, [r3, #3]
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d10f      	bne.n	8006bc0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	015a      	lsls	r2, r3, #5
 8006ba4:	6a3b      	ldr	r3, [r7, #32]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	69fa      	ldr	r2, [r7, #28]
 8006bb0:	0151      	lsls	r1, r2, #5
 8006bb2:	6a3a      	ldr	r2, [r7, #32]
 8006bb4:	440a      	add	r2, r1
 8006bb6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006bba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bbe:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	7c9b      	ldrb	r3, [r3, #18]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d162      	bne.n	8006c8e <USB_HC_StartXfer+0x3ea>
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	78db      	ldrb	r3, [r3, #3]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d15e      	bne.n	8006c8e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	68db      	ldr	r3, [r3, #12]
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	2b03      	cmp	r3, #3
 8006bd8:	d858      	bhi.n	8006c8c <USB_HC_StartXfer+0x3e8>
 8006bda:	a201      	add	r2, pc, #4	; (adr r2, 8006be0 <USB_HC_StartXfer+0x33c>)
 8006bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be0:	08006bf1 	.word	0x08006bf1
 8006be4:	08006c13 	.word	0x08006c13
 8006be8:	08006c35 	.word	0x08006c35
 8006bec:	08006c57 	.word	0x08006c57
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	015a      	lsls	r2, r3, #5
 8006bf4:	6a3b      	ldr	r3, [r7, #32]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	69fa      	ldr	r2, [r7, #28]
 8006c00:	0151      	lsls	r1, r2, #5
 8006c02:	6a3a      	ldr	r2, [r7, #32]
 8006c04:	440a      	add	r2, r1
 8006c06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c0e:	6053      	str	r3, [r2, #4]
          break;
 8006c10:	e03d      	b.n	8006c8e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	015a      	lsls	r2, r3, #5
 8006c16:	6a3b      	ldr	r3, [r7, #32]
 8006c18:	4413      	add	r3, r2
 8006c1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	69fa      	ldr	r2, [r7, #28]
 8006c22:	0151      	lsls	r1, r2, #5
 8006c24:	6a3a      	ldr	r2, [r7, #32]
 8006c26:	440a      	add	r2, r1
 8006c28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c2c:	f043 030e 	orr.w	r3, r3, #14
 8006c30:	6053      	str	r3, [r2, #4]
          break;
 8006c32:	e02c      	b.n	8006c8e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	015a      	lsls	r2, r3, #5
 8006c38:	6a3b      	ldr	r3, [r7, #32]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	69fa      	ldr	r2, [r7, #28]
 8006c44:	0151      	lsls	r1, r2, #5
 8006c46:	6a3a      	ldr	r2, [r7, #32]
 8006c48:	440a      	add	r2, r1
 8006c4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006c52:	6053      	str	r3, [r2, #4]
          break;
 8006c54:	e01b      	b.n	8006c8e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	015a      	lsls	r2, r3, #5
 8006c5a:	6a3b      	ldr	r3, [r7, #32]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	69fa      	ldr	r2, [r7, #28]
 8006c66:	0151      	lsls	r1, r2, #5
 8006c68:	6a3a      	ldr	r2, [r7, #32]
 8006c6a:	440a      	add	r2, r1
 8006c6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006c74:	6053      	str	r3, [r2, #4]
          break;
 8006c76:	e00a      	b.n	8006c8e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	6a3b      	ldr	r3, [r7, #32]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c84:	461a      	mov	r2, r3
 8006c86:	2300      	movs	r3, #0
 8006c88:	6053      	str	r3, [r2, #4]
 8006c8a:	e000      	b.n	8006c8e <USB_HC_StartXfer+0x3ea>
          break;
 8006c8c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006c8e:	69fb      	ldr	r3, [r7, #28]
 8006c90:	015a      	lsls	r2, r3, #5
 8006c92:	6a3b      	ldr	r3, [r7, #32]
 8006c94:	4413      	add	r3, r2
 8006c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ca4:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	78db      	ldrb	r3, [r3, #3]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d004      	beq.n	8006cb8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cb4:	613b      	str	r3, [r7, #16]
 8006cb6:	e003      	b.n	8006cc0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006cbe:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006cc6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	015a      	lsls	r2, r3, #5
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	4413      	add	r3, r2
 8006cd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006cda:	79fb      	ldrb	r3, [r7, #7]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d003      	beq.n	8006ce8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	e055      	b.n	8006d90 <USB_HC_StartXfer+0x4ec>
 8006ce4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	78db      	ldrb	r3, [r3, #3]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d14e      	bne.n	8006d8e <USB_HC_StartXfer+0x4ea>
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d04a      	beq.n	8006d8e <USB_HC_StartXfer+0x4ea>
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	79db      	ldrb	r3, [r3, #7]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d146      	bne.n	8006d8e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	7c9b      	ldrb	r3, [r3, #18]
 8006d04:	2b03      	cmp	r3, #3
 8006d06:	d831      	bhi.n	8006d6c <USB_HC_StartXfer+0x4c8>
 8006d08:	a201      	add	r2, pc, #4	; (adr r2, 8006d10 <USB_HC_StartXfer+0x46c>)
 8006d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d0e:	bf00      	nop
 8006d10:	08006d21 	.word	0x08006d21
 8006d14:	08006d45 	.word	0x08006d45
 8006d18:	08006d21 	.word	0x08006d21
 8006d1c:	08006d45 	.word	0x08006d45
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	6a1b      	ldr	r3, [r3, #32]
 8006d24:	3303      	adds	r3, #3
 8006d26:	089b      	lsrs	r3, r3, #2
 8006d28:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006d2a:	8afa      	ldrh	r2, [r7, #22]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d91c      	bls.n	8006d70 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	f043 0220 	orr.w	r2, r3, #32
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	619a      	str	r2, [r3, #24]
        }
        break;
 8006d42:	e015      	b.n	8006d70 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	6a1b      	ldr	r3, [r3, #32]
 8006d48:	3303      	adds	r3, #3
 8006d4a:	089b      	lsrs	r3, r3, #2
 8006d4c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006d4e:	8afa      	ldrh	r2, [r7, #22]
 8006d50:	6a3b      	ldr	r3, [r7, #32]
 8006d52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d56:	691b      	ldr	r3, [r3, #16]
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d90a      	bls.n	8006d74 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	619a      	str	r2, [r3, #24]
        }
        break;
 8006d6a:	e003      	b.n	8006d74 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006d6c:	bf00      	nop
 8006d6e:	e002      	b.n	8006d76 <USB_HC_StartXfer+0x4d2>
        break;
 8006d70:	bf00      	nop
 8006d72:	e000      	b.n	8006d76 <USB_HC_StartXfer+0x4d2>
        break;
 8006d74:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	6999      	ldr	r1, [r3, #24]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	785a      	ldrb	r2, [r3, #1]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	2000      	movs	r0, #0
 8006d86:	9000      	str	r0, [sp, #0]
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f7ff f9c9 	bl	8006120 <USB_WritePacket>
  }

  return HAL_OK;
 8006d8e:	2300      	movs	r3, #0
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3728      	adds	r7, #40	; 0x28
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	b29b      	uxth	r3, r3
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3714      	adds	r7, #20
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b089      	sub	sp, #36	; 0x24
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006dca:	78fb      	ldrb	r3, [r7, #3]
 8006dcc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	015a      	lsls	r2, r3, #5
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	4413      	add	r3, r2
 8006dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	0c9b      	lsrs	r3, r3, #18
 8006de2:	f003 0303 	and.w	r3, r3, #3
 8006de6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	015a      	lsls	r2, r3, #5
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	4413      	add	r3, r2
 8006df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	0fdb      	lsrs	r3, r3, #31
 8006df8:	f003 0301 	and.w	r3, r3, #1
 8006dfc:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	015a      	lsls	r2, r3, #5
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	4413      	add	r3, r2
 8006e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	0fdb      	lsrs	r3, r3, #31
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f003 0320 	and.w	r3, r3, #32
 8006e1c:	2b20      	cmp	r3, #32
 8006e1e:	d10d      	bne.n	8006e3c <USB_HC_Halt+0x82>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10a      	bne.n	8006e3c <USB_HC_Halt+0x82>
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d005      	beq.n	8006e38 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d002      	beq.n	8006e38 <USB_HC_Halt+0x7e>
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	d101      	bne.n	8006e3c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	e0d8      	b.n	8006fee <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d002      	beq.n	8006e48 <USB_HC_Halt+0x8e>
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d173      	bne.n	8006f30 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	015a      	lsls	r2, r3, #5
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	4413      	add	r3, r2
 8006e50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	69ba      	ldr	r2, [r7, #24]
 8006e58:	0151      	lsls	r1, r2, #5
 8006e5a:	69fa      	ldr	r2, [r7, #28]
 8006e5c:	440a      	add	r2, r1
 8006e5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e62:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e66:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	f003 0320 	and.w	r3, r3, #32
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d14a      	bne.n	8006f0a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e78:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d133      	bne.n	8006ee8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	015a      	lsls	r2, r3, #5
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	4413      	add	r3, r2
 8006e88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	69ba      	ldr	r2, [r7, #24]
 8006e90:	0151      	lsls	r1, r2, #5
 8006e92:	69fa      	ldr	r2, [r7, #28]
 8006e94:	440a      	add	r2, r1
 8006e96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e9a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e9e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	015a      	lsls	r2, r3, #5
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	4413      	add	r3, r2
 8006ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	69ba      	ldr	r2, [r7, #24]
 8006eb0:	0151      	lsls	r1, r2, #5
 8006eb2:	69fa      	ldr	r2, [r7, #28]
 8006eb4:	440a      	add	r2, r1
 8006eb6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006eba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006ebe:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ecc:	d82e      	bhi.n	8006f2c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	015a      	lsls	r2, r3, #5
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ee0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ee4:	d0ec      	beq.n	8006ec0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006ee6:	e081      	b.n	8006fec <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	015a      	lsls	r2, r3, #5
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	4413      	add	r3, r2
 8006ef0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	69ba      	ldr	r2, [r7, #24]
 8006ef8:	0151      	lsls	r1, r2, #5
 8006efa:	69fa      	ldr	r2, [r7, #28]
 8006efc:	440a      	add	r2, r1
 8006efe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f06:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f08:	e070      	b.n	8006fec <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	69ba      	ldr	r2, [r7, #24]
 8006f1a:	0151      	lsls	r1, r2, #5
 8006f1c:	69fa      	ldr	r2, [r7, #28]
 8006f1e:	440a      	add	r2, r1
 8006f20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f24:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f28:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f2a:	e05f      	b.n	8006fec <USB_HC_Halt+0x232>
            break;
 8006f2c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f2e:	e05d      	b.n	8006fec <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	015a      	lsls	r2, r3, #5
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	4413      	add	r3, r2
 8006f38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	69ba      	ldr	r2, [r7, #24]
 8006f40:	0151      	lsls	r1, r2, #5
 8006f42:	69fa      	ldr	r2, [r7, #28]
 8006f44:	440a      	add	r2, r1
 8006f46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f4a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f4e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d133      	bne.n	8006fc8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	015a      	lsls	r2, r3, #5
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	4413      	add	r3, r2
 8006f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	69ba      	ldr	r2, [r7, #24]
 8006f70:	0151      	lsls	r1, r2, #5
 8006f72:	69fa      	ldr	r2, [r7, #28]
 8006f74:	440a      	add	r2, r1
 8006f76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f7a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f7e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	015a      	lsls	r2, r3, #5
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	4413      	add	r3, r2
 8006f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	69ba      	ldr	r2, [r7, #24]
 8006f90:	0151      	lsls	r1, r2, #5
 8006f92:	69fa      	ldr	r2, [r7, #28]
 8006f94:	440a      	add	r2, r1
 8006f96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f9e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fac:	d81d      	bhi.n	8006fea <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	015a      	lsls	r2, r3, #5
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fc4:	d0ec      	beq.n	8006fa0 <USB_HC_Halt+0x1e6>
 8006fc6:	e011      	b.n	8006fec <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	015a      	lsls	r2, r3, #5
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	4413      	add	r3, r2
 8006fd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	69ba      	ldr	r2, [r7, #24]
 8006fd8:	0151      	lsls	r1, r2, #5
 8006fda:	69fa      	ldr	r2, [r7, #28]
 8006fdc:	440a      	add	r2, r1
 8006fde:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006fe2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006fe6:	6013      	str	r3, [r2, #0]
 8006fe8:	e000      	b.n	8006fec <USB_HC_Halt+0x232>
          break;
 8006fea:	bf00      	nop
    }
  }

  return HAL_OK;
 8006fec:	2300      	movs	r3, #0
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3724      	adds	r7, #36	; 0x24
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr
	...

08006ffc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b087      	sub	sp, #28
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	460b      	mov	r3, r1
 8007006:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800700c:	78fb      	ldrb	r3, [r7, #3]
 800700e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007010:	2301      	movs	r3, #1
 8007012:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	04da      	lsls	r2, r3, #19
 8007018:	4b15      	ldr	r3, [pc, #84]	; (8007070 <USB_DoPing+0x74>)
 800701a:	4013      	ands	r3, r2
 800701c:	693a      	ldr	r2, [r7, #16]
 800701e:	0151      	lsls	r1, r2, #5
 8007020:	697a      	ldr	r2, [r7, #20]
 8007022:	440a      	add	r2, r1
 8007024:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007028:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800702c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	015a      	lsls	r2, r3, #5
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	4413      	add	r3, r2
 8007036:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007044:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800704c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	015a      	lsls	r2, r3, #5
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	4413      	add	r3, r2
 8007056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800705a:	461a      	mov	r2, r3
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	371c      	adds	r7, #28
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	1ff80000 	.word	0x1ff80000

08007074 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b088      	sub	sp, #32
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800707c:	2300      	movs	r3, #0
 800707e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f7fe ff8c 	bl	8005fa6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800708e:	2110      	movs	r1, #16
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7fe ffe5 	bl	8006060 <USB_FlushTxFifo>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d001      	beq.n	80070a0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f7ff f80f 	bl	80060c4 <USB_FlushRxFifo>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d001      	beq.n	80070b0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80070b0:	2300      	movs	r3, #0
 80070b2:	61bb      	str	r3, [r7, #24]
 80070b4:	e01f      	b.n	80070f6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	015a      	lsls	r2, r3, #5
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	4413      	add	r3, r2
 80070be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070cc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80070d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80070dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	015a      	lsls	r2, r3, #5
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	4413      	add	r3, r2
 80070e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070ea:	461a      	mov	r2, r3
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	3301      	adds	r3, #1
 80070f4:	61bb      	str	r3, [r7, #24]
 80070f6:	69bb      	ldr	r3, [r7, #24]
 80070f8:	2b0f      	cmp	r3, #15
 80070fa:	d9dc      	bls.n	80070b6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80070fc:	2300      	movs	r3, #0
 80070fe:	61bb      	str	r3, [r7, #24]
 8007100:	e034      	b.n	800716c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	4413      	add	r3, r2
 800710a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007118:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007120:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007128:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	015a      	lsls	r2, r3, #5
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	4413      	add	r3, r2
 8007132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007136:	461a      	mov	r2, r3
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	3301      	adds	r3, #1
 8007140:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007148:	d80c      	bhi.n	8007164 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	015a      	lsls	r2, r3, #5
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	4413      	add	r3, r2
 8007152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800715c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007160:	d0ec      	beq.n	800713c <USB_StopHost+0xc8>
 8007162:	e000      	b.n	8007166 <USB_StopHost+0xf2>
        break;
 8007164:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	3301      	adds	r3, #1
 800716a:	61bb      	str	r3, [r7, #24]
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	2b0f      	cmp	r3, #15
 8007170:	d9c7      	bls.n	8007102 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007178:	461a      	mov	r2, r3
 800717a:	f04f 33ff 	mov.w	r3, #4294967295
 800717e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f04f 32ff 	mov.w	r2, #4294967295
 8007186:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f7fe fefb 	bl	8005f84 <USB_EnableGlobalInt>

  return ret;
 800718e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007190:	4618      	mov	r0, r3
 8007192:	3720      	adds	r7, #32
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007198:	b590      	push	{r4, r7, lr}
 800719a:	b089      	sub	sp, #36	; 0x24
 800719c:	af04      	add	r7, sp, #16
 800719e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80071a0:	2301      	movs	r3, #1
 80071a2:	2202      	movs	r2, #2
 80071a4:	2102      	movs	r1, #2
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fc85 	bl	8007ab6 <USBH_FindInterface>
 80071ac:	4603      	mov	r3, r0
 80071ae:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
 80071b2:	2bff      	cmp	r3, #255	; 0xff
 80071b4:	d002      	beq.n	80071bc <USBH_CDC_InterfaceInit+0x24>
 80071b6:	7bfb      	ldrb	r3, [r7, #15]
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d901      	bls.n	80071c0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80071bc:	2302      	movs	r3, #2
 80071be:	e13d      	b.n	800743c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80071c0:	7bfb      	ldrb	r3, [r7, #15]
 80071c2:	4619      	mov	r1, r3
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 fc5a 	bl	8007a7e <USBH_SelectInterface>
 80071ca:	4603      	mov	r3, r0
 80071cc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80071ce:	7bbb      	ldrb	r3, [r7, #14]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80071d4:	2302      	movs	r3, #2
 80071d6:	e131      	b.n	800743c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80071de:	2050      	movs	r0, #80	; 0x50
 80071e0:	f002 fb66 	bl	80098b0 <malloc>
 80071e4:	4603      	mov	r3, r0
 80071e6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80071ee:	69db      	ldr	r3, [r3, #28]
 80071f0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80071f8:	2302      	movs	r3, #2
 80071fa:	e11f      	b.n	800743c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80071fc:	2250      	movs	r2, #80	; 0x50
 80071fe:	2100      	movs	r1, #0
 8007200:	68b8      	ldr	r0, [r7, #8]
 8007202:	f002 fc11 	bl	8009a28 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007206:	7bfb      	ldrb	r3, [r7, #15]
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	211a      	movs	r1, #26
 800720c:	fb01 f303 	mul.w	r3, r1, r3
 8007210:	4413      	add	r3, r2
 8007212:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	b25b      	sxtb	r3, r3
 800721a:	2b00      	cmp	r3, #0
 800721c:	da15      	bge.n	800724a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800721e:	7bfb      	ldrb	r3, [r7, #15]
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	211a      	movs	r1, #26
 8007224:	fb01 f303 	mul.w	r3, r1, r3
 8007228:	4413      	add	r3, r2
 800722a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800722e:	781a      	ldrb	r2, [r3, #0]
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007234:	7bfb      	ldrb	r3, [r7, #15]
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	211a      	movs	r1, #26
 800723a:	fb01 f303 	mul.w	r3, r1, r3
 800723e:	4413      	add	r3, r2
 8007240:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007244:	881a      	ldrh	r2, [r3, #0]
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	785b      	ldrb	r3, [r3, #1]
 800724e:	4619      	mov	r1, r3
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f001 ffce 	bl	80091f2 <USBH_AllocPipe>
 8007256:	4603      	mov	r3, r0
 8007258:	461a      	mov	r2, r3
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	7819      	ldrb	r1, [r3, #0]
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	7858      	ldrb	r0, [r3, #1]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007272:	68ba      	ldr	r2, [r7, #8]
 8007274:	8952      	ldrh	r2, [r2, #10]
 8007276:	9202      	str	r2, [sp, #8]
 8007278:	2203      	movs	r2, #3
 800727a:	9201      	str	r2, [sp, #4]
 800727c:	9300      	str	r3, [sp, #0]
 800727e:	4623      	mov	r3, r4
 8007280:	4602      	mov	r2, r0
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f001 ff86 	bl	8009194 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	2200      	movs	r2, #0
 800728e:	4619      	mov	r1, r3
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f002 fa87 	bl	80097a4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007296:	2300      	movs	r3, #0
 8007298:	2200      	movs	r2, #0
 800729a:	210a      	movs	r1, #10
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fc0a 	bl	8007ab6 <USBH_FindInterface>
 80072a2:	4603      	mov	r3, r0
 80072a4:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80072a6:	7bfb      	ldrb	r3, [r7, #15]
 80072a8:	2bff      	cmp	r3, #255	; 0xff
 80072aa:	d002      	beq.n	80072b2 <USBH_CDC_InterfaceInit+0x11a>
 80072ac:	7bfb      	ldrb	r3, [r7, #15]
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d901      	bls.n	80072b6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80072b2:	2302      	movs	r3, #2
 80072b4:	e0c2      	b.n	800743c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80072b6:	7bfb      	ldrb	r3, [r7, #15]
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	211a      	movs	r1, #26
 80072bc:	fb01 f303 	mul.w	r3, r1, r3
 80072c0:	4413      	add	r3, r2
 80072c2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	b25b      	sxtb	r3, r3
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	da16      	bge.n	80072fc <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80072ce:	7bfb      	ldrb	r3, [r7, #15]
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	211a      	movs	r1, #26
 80072d4:	fb01 f303 	mul.w	r3, r1, r3
 80072d8:	4413      	add	r3, r2
 80072da:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80072de:	781a      	ldrb	r2, [r3, #0]
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	211a      	movs	r1, #26
 80072ea:	fb01 f303 	mul.w	r3, r1, r3
 80072ee:	4413      	add	r3, r2
 80072f0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80072f4:	881a      	ldrh	r2, [r3, #0]
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	835a      	strh	r2, [r3, #26]
 80072fa:	e015      	b.n	8007328 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80072fc:	7bfb      	ldrb	r3, [r7, #15]
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	211a      	movs	r1, #26
 8007302:	fb01 f303 	mul.w	r3, r1, r3
 8007306:	4413      	add	r3, r2
 8007308:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800730c:	781a      	ldrb	r2, [r3, #0]
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007312:	7bfb      	ldrb	r3, [r7, #15]
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	211a      	movs	r1, #26
 8007318:	fb01 f303 	mul.w	r3, r1, r3
 800731c:	4413      	add	r3, r2
 800731e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007322:	881a      	ldrh	r2, [r3, #0]
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007328:	7bfb      	ldrb	r3, [r7, #15]
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	211a      	movs	r1, #26
 800732e:	fb01 f303 	mul.w	r3, r1, r3
 8007332:	4413      	add	r3, r2
 8007334:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	b25b      	sxtb	r3, r3
 800733c:	2b00      	cmp	r3, #0
 800733e:	da16      	bge.n	800736e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007340:	7bfb      	ldrb	r3, [r7, #15]
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	211a      	movs	r1, #26
 8007346:	fb01 f303 	mul.w	r3, r1, r3
 800734a:	4413      	add	r3, r2
 800734c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007350:	781a      	ldrb	r2, [r3, #0]
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007356:	7bfb      	ldrb	r3, [r7, #15]
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	211a      	movs	r1, #26
 800735c:	fb01 f303 	mul.w	r3, r1, r3
 8007360:	4413      	add	r3, r2
 8007362:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007366:	881a      	ldrh	r2, [r3, #0]
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	835a      	strh	r2, [r3, #26]
 800736c:	e015      	b.n	800739a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800736e:	7bfb      	ldrb	r3, [r7, #15]
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	211a      	movs	r1, #26
 8007374:	fb01 f303 	mul.w	r3, r1, r3
 8007378:	4413      	add	r3, r2
 800737a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800737e:	781a      	ldrb	r2, [r3, #0]
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007384:	7bfb      	ldrb	r3, [r7, #15]
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	211a      	movs	r1, #26
 800738a:	fb01 f303 	mul.w	r3, r1, r3
 800738e:	4413      	add	r3, r2
 8007390:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007394:	881a      	ldrh	r2, [r3, #0]
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	7b9b      	ldrb	r3, [r3, #14]
 800739e:	4619      	mov	r1, r3
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f001 ff26 	bl	80091f2 <USBH_AllocPipe>
 80073a6:	4603      	mov	r3, r0
 80073a8:	461a      	mov	r2, r3
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	7bdb      	ldrb	r3, [r3, #15]
 80073b2:	4619      	mov	r1, r3
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f001 ff1c 	bl	80091f2 <USBH_AllocPipe>
 80073ba:	4603      	mov	r3, r0
 80073bc:	461a      	mov	r2, r3
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	7b59      	ldrb	r1, [r3, #13]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	7b98      	ldrb	r0, [r3, #14]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	8b12      	ldrh	r2, [r2, #24]
 80073da:	9202      	str	r2, [sp, #8]
 80073dc:	2202      	movs	r2, #2
 80073de:	9201      	str	r2, [sp, #4]
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	4623      	mov	r3, r4
 80073e4:	4602      	mov	r2, r0
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f001 fed4 	bl	8009194 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	7b19      	ldrb	r1, [r3, #12]
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	7bd8      	ldrb	r0, [r3, #15]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007400:	68ba      	ldr	r2, [r7, #8]
 8007402:	8b52      	ldrh	r2, [r2, #26]
 8007404:	9202      	str	r2, [sp, #8]
 8007406:	2202      	movs	r2, #2
 8007408:	9201      	str	r2, [sp, #4]
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	4623      	mov	r3, r4
 800740e:	4602      	mov	r2, r0
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f001 febf 	bl	8009194 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	7b5b      	ldrb	r3, [r3, #13]
 8007422:	2200      	movs	r2, #0
 8007424:	4619      	mov	r1, r3
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f002 f9bc 	bl	80097a4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	7b1b      	ldrb	r3, [r3, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	4619      	mov	r1, r3
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f002 f9b5 	bl	80097a4 <USBH_LL_SetToggle>

  return USBH_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3714      	adds	r7, #20
 8007440:	46bd      	mov	sp, r7
 8007442:	bd90      	pop	{r4, r7, pc}

08007444 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007452:	69db      	ldr	r3, [r3, #28]
 8007454:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00e      	beq.n	800747c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	4619      	mov	r1, r3
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f001 feb4 	bl	80091d2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	4619      	mov	r1, r3
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f001 fedf 	bl	8009234 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	7b1b      	ldrb	r3, [r3, #12]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d00e      	beq.n	80074a2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	7b1b      	ldrb	r3, [r3, #12]
 8007488:	4619      	mov	r1, r3
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f001 fea1 	bl	80091d2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	7b1b      	ldrb	r3, [r3, #12]
 8007494:	4619      	mov	r1, r3
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f001 fecc 	bl	8009234 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	7b5b      	ldrb	r3, [r3, #13]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00e      	beq.n	80074c8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	7b5b      	ldrb	r3, [r3, #13]
 80074ae:	4619      	mov	r1, r3
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f001 fe8e 	bl	80091d2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	7b5b      	ldrb	r3, [r3, #13]
 80074ba:	4619      	mov	r1, r3
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f001 feb9 	bl	8009234 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2200      	movs	r2, #0
 80074c6:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d00b      	beq.n	80074ec <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80074da:	69db      	ldr	r3, [r3, #28]
 80074dc:	4618      	mov	r0, r3
 80074de:	f002 f9ef 	bl	80098c0 <free>
    phost->pActiveClass->pData = 0U;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80074e8:	2200      	movs	r2, #0
 80074ea:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3710      	adds	r7, #16
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b084      	sub	sp, #16
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007504:	69db      	ldr	r3, [r3, #28]
 8007506:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	3340      	adds	r3, #64	; 0x40
 800750c:	4619      	mov	r1, r3
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f8b1 	bl	8007676 <GetLineCoding>
 8007514:	4603      	mov	r3, r0
 8007516:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007518:	7afb      	ldrb	r3, [r7, #11]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d105      	bne.n	800752a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007524:	2102      	movs	r1, #2
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800752a:	7afb      	ldrb	r3, [r7, #11]
}
 800752c:	4618      	mov	r0, r3
 800752e:	3710      	adds	r7, #16
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800753c:	2301      	movs	r3, #1
 800753e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800754a:	69db      	ldr	r3, [r3, #28]
 800754c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007554:	2b04      	cmp	r3, #4
 8007556:	d877      	bhi.n	8007648 <USBH_CDC_Process+0x114>
 8007558:	a201      	add	r2, pc, #4	; (adr r2, 8007560 <USBH_CDC_Process+0x2c>)
 800755a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800755e:	bf00      	nop
 8007560:	08007575 	.word	0x08007575
 8007564:	0800757b 	.word	0x0800757b
 8007568:	080075ab 	.word	0x080075ab
 800756c:	0800761f 	.word	0x0800761f
 8007570:	0800762d 	.word	0x0800762d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007574:	2300      	movs	r3, #0
 8007576:	73fb      	strb	r3, [r7, #15]
      break;
 8007578:	e06d      	b.n	8007656 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800757e:	4619      	mov	r1, r3
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 f897 	bl	80076b4 <SetLineCoding>
 8007586:	4603      	mov	r3, r0
 8007588:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800758a:	7bbb      	ldrb	r3, [r7, #14]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d104      	bne.n	800759a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	2202      	movs	r2, #2
 8007594:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007598:	e058      	b.n	800764c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800759a:	7bbb      	ldrb	r3, [r7, #14]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d055      	beq.n	800764c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	2204      	movs	r2, #4
 80075a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80075a8:	e050      	b.n	800764c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	3340      	adds	r3, #64	; 0x40
 80075ae:	4619      	mov	r1, r3
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 f860 	bl	8007676 <GetLineCoding>
 80075b6:	4603      	mov	r3, r0
 80075b8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80075ba:	7bbb      	ldrb	r3, [r7, #14]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d126      	bne.n	800760e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075d2:	791b      	ldrb	r3, [r3, #4]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d13b      	bne.n	8007650 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075e2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d133      	bne.n	8007650 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075f2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d12b      	bne.n	8007650 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007600:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007602:	429a      	cmp	r2, r3
 8007604:	d124      	bne.n	8007650 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 f958 	bl	80078bc <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800760c:	e020      	b.n	8007650 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800760e:	7bbb      	ldrb	r3, [r7, #14]
 8007610:	2b01      	cmp	r3, #1
 8007612:	d01d      	beq.n	8007650 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	2204      	movs	r2, #4
 8007618:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800761c:	e018      	b.n	8007650 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 f867 	bl	80076f2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 f8da 	bl	80077de <CDC_ProcessReception>
      break;
 800762a:	e014      	b.n	8007656 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800762c:	2100      	movs	r1, #0
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f001 f822 	bl	8008678 <USBH_ClrFeature>
 8007634:	4603      	mov	r3, r0
 8007636:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007638:	7bbb      	ldrb	r3, [r7, #14]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10a      	bne.n	8007654 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8007646:	e005      	b.n	8007654 <USBH_CDC_Process+0x120>

    default:
      break;
 8007648:	bf00      	nop
 800764a:	e004      	b.n	8007656 <USBH_CDC_Process+0x122>
      break;
 800764c:	bf00      	nop
 800764e:	e002      	b.n	8007656 <USBH_CDC_Process+0x122>
      break;
 8007650:	bf00      	nop
 8007652:	e000      	b.n	8007656 <USBH_CDC_Process+0x122>
      break;
 8007654:	bf00      	nop

  }

  return status;
 8007656:	7bfb      	ldrb	r3, [r7, #15]
}
 8007658:	4618      	mov	r0, r3
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007676:	b580      	push	{r7, lr}
 8007678:	b082      	sub	sp, #8
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
 800767e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	22a1      	movs	r2, #161	; 0xa1
 8007684:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2221      	movs	r2, #33	; 0x21
 800768a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2207      	movs	r2, #7
 800769c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2207      	movs	r2, #7
 80076a2:	4619      	mov	r1, r3
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f001 fb23 	bl	8008cf0 <USBH_CtlReq>
 80076aa:	4603      	mov	r3, r0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3708      	adds	r7, #8
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b082      	sub	sp, #8
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2221      	movs	r2, #33	; 0x21
 80076c2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2220      	movs	r2, #32
 80076c8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2207      	movs	r2, #7
 80076da:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	2207      	movs	r2, #7
 80076e0:	4619      	mov	r1, r3
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f001 fb04 	bl	8008cf0 <USBH_CtlReq>
 80076e8:	4603      	mov	r3, r0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3708      	adds	r7, #8
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b086      	sub	sp, #24
 80076f6:	af02      	add	r7, sp, #8
 80076f8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007700:	69db      	ldr	r3, [r3, #28]
 8007702:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007704:	2300      	movs	r3, #0
 8007706:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800770e:	2b01      	cmp	r3, #1
 8007710:	d002      	beq.n	8007718 <CDC_ProcessTransmission+0x26>
 8007712:	2b02      	cmp	r3, #2
 8007714:	d023      	beq.n	800775e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8007716:	e05e      	b.n	80077d6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	8b12      	ldrh	r2, [r2, #24]
 8007720:	4293      	cmp	r3, r2
 8007722:	d90b      	bls.n	800773c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	69d9      	ldr	r1, [r3, #28]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	8b1a      	ldrh	r2, [r3, #24]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	7b5b      	ldrb	r3, [r3, #13]
 8007730:	2001      	movs	r0, #1
 8007732:	9000      	str	r0, [sp, #0]
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f001 fcea 	bl	800910e <USBH_BulkSendData>
 800773a:	e00b      	b.n	8007754 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8007744:	b29a      	uxth	r2, r3
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	7b5b      	ldrb	r3, [r3, #13]
 800774a:	2001      	movs	r0, #1
 800774c:	9000      	str	r0, [sp, #0]
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f001 fcdd 	bl	800910e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2202      	movs	r2, #2
 8007758:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800775c:	e03b      	b.n	80077d6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	7b5b      	ldrb	r3, [r3, #13]
 8007762:	4619      	mov	r1, r3
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f001 fff3 	bl	8009750 <USBH_LL_GetURBState>
 800776a:	4603      	mov	r3, r0
 800776c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800776e:	7afb      	ldrb	r3, [r7, #11]
 8007770:	2b01      	cmp	r3, #1
 8007772:	d128      	bne.n	80077c6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	8b12      	ldrh	r2, [r2, #24]
 800777c:	4293      	cmp	r3, r2
 800777e:	d90e      	bls.n	800779e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	8b12      	ldrh	r2, [r2, #24]
 8007788:	1a9a      	subs	r2, r3, r2
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	69db      	ldr	r3, [r3, #28]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	8b12      	ldrh	r2, [r2, #24]
 8007796:	441a      	add	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	61da      	str	r2, [r3, #28]
 800779c:	e002      	b.n	80077a4 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d004      	beq.n	80077b6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80077b4:	e00e      	b.n	80077d4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 f868 	bl	8007894 <USBH_CDC_TransmitCallback>
      break;
 80077c4:	e006      	b.n	80077d4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80077c6:	7afb      	ldrb	r3, [r7, #11]
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	d103      	bne.n	80077d4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80077d4:	bf00      	nop
  }
}
 80077d6:	bf00      	nop
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b086      	sub	sp, #24
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077ec:	69db      	ldr	r3, [r3, #28]
 80077ee:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80077f0:	2300      	movs	r3, #0
 80077f2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80077fa:	2b03      	cmp	r3, #3
 80077fc:	d002      	beq.n	8007804 <CDC_ProcessReception+0x26>
 80077fe:	2b04      	cmp	r3, #4
 8007800:	d00e      	beq.n	8007820 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8007802:	e043      	b.n	800788c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	6a19      	ldr	r1, [r3, #32]
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	8b5a      	ldrh	r2, [r3, #26]
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	7b1b      	ldrb	r3, [r3, #12]
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f001 fca1 	bl	8009158 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	2204      	movs	r2, #4
 800781a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800781e:	e035      	b.n	800788c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	7b1b      	ldrb	r3, [r3, #12]
 8007824:	4619      	mov	r1, r3
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f001 ff92 	bl	8009750 <USBH_LL_GetURBState>
 800782c:	4603      	mov	r3, r0
 800782e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007830:	7cfb      	ldrb	r3, [r7, #19]
 8007832:	2b01      	cmp	r3, #1
 8007834:	d129      	bne.n	800788a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	7b1b      	ldrb	r3, [r3, #12]
 800783a:	4619      	mov	r1, r3
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f001 fef5 	bl	800962c <USBH_LL_GetLastXferSize>
 8007842:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	429a      	cmp	r2, r3
 800784c:	d016      	beq.n	800787c <CDC_ProcessReception+0x9e>
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	8b5b      	ldrh	r3, [r3, #26]
 8007852:	461a      	mov	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	4293      	cmp	r3, r2
 8007858:	d910      	bls.n	800787c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	1ad2      	subs	r2, r2, r3
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	6a1a      	ldr	r2, [r3, #32]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	441a      	add	r2, r3
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	2203      	movs	r2, #3
 8007876:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800787a:	e006      	b.n	800788a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	2200      	movs	r2, #0
 8007880:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f80f 	bl	80078a8 <USBH_CDC_ReceiveCallback>
      break;
 800788a:	bf00      	nop
  }
}
 800788c:	bf00      	nop
 800788e:	3718      	adds	r7, #24
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800789c:	bf00      	nop
 800789e:	370c      	adds	r7, #12
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b083      	sub	sp, #12
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80078b0:	bf00      	nop
 80078b2:	370c      	adds	r7, #12
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr

080078bc <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80078bc:	b480      	push	{r7}
 80078be:	b083      	sub	sp, #12
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80078c4:	bf00      	nop
 80078c6:	370c      	adds	r7, #12
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	4613      	mov	r3, r2
 80078dc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d101      	bne.n	80078e8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80078e4:	2302      	movs	r3, #2
 80078e6:	e029      	b.n	800793c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	79fa      	ldrb	r2, [r7, #7]
 80078ec:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f000 f81f 	bl	8007944 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2200      	movs	r2, #0
 8007922:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d003      	beq.n	8007934 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	68ba      	ldr	r2, [r7, #8]
 8007930:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f001 fdc5 	bl	80094c4 <USBH_LL_Init>

  return USBH_OK;
 800793a:	2300      	movs	r3, #0
}
 800793c:	4618      	mov	r0, r3
 800793e:	3710      	adds	r7, #16
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800794c:	2300      	movs	r3, #0
 800794e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007950:	2300      	movs	r3, #0
 8007952:	60fb      	str	r3, [r7, #12]
 8007954:	e009      	b.n	800796a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	33e0      	adds	r3, #224	; 0xe0
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	4413      	add	r3, r2
 8007960:	2200      	movs	r2, #0
 8007962:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	3301      	adds	r3, #1
 8007968:	60fb      	str	r3, [r7, #12]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2b0f      	cmp	r3, #15
 800796e:	d9f2      	bls.n	8007956 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007970:	2300      	movs	r3, #0
 8007972:	60fb      	str	r3, [r7, #12]
 8007974:	e009      	b.n	800798a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	4413      	add	r3, r2
 800797c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007980:	2200      	movs	r2, #0
 8007982:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	3301      	adds	r3, #1
 8007988:	60fb      	str	r3, [r7, #12]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007990:	d3f1      	bcc.n	8007976 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2240      	movs	r2, #64	; 0x40
 80079b6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	331c      	adds	r3, #28
 80079e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80079e6:	2100      	movs	r1, #0
 80079e8:	4618      	mov	r0, r3
 80079ea:	f002 f81d 	bl	8009a28 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80079f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079f8:	2100      	movs	r1, #0
 80079fa:	4618      	mov	r0, r3
 80079fc:	f002 f814 	bl	8009a28 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f203 3326 	addw	r3, r3, #806	; 0x326
 8007a06:	2212      	movs	r2, #18
 8007a08:	2100      	movs	r1, #0
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f002 f80c 	bl	8009a28 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007a16:	223e      	movs	r2, #62	; 0x3e
 8007a18:	2100      	movs	r1, #0
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f002 f804 	bl	8009a28 <memset>

  return USBH_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b085      	sub	sp, #20
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
 8007a32:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007a34:	2300      	movs	r3, #0
 8007a36:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d016      	beq.n	8007a6c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10e      	bne.n	8007a66 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007a4e:	1c59      	adds	r1, r3, #1
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	33de      	adds	r3, #222	; 0xde
 8007a5a:	6839      	ldr	r1, [r7, #0]
 8007a5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007a60:	2300      	movs	r3, #0
 8007a62:	73fb      	strb	r3, [r7, #15]
 8007a64:	e004      	b.n	8007a70 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007a66:	2302      	movs	r3, #2
 8007a68:	73fb      	strb	r3, [r7, #15]
 8007a6a:	e001      	b.n	8007a70 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3714      	adds	r7, #20
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr

08007a7e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007a7e:	b480      	push	{r7}
 8007a80:	b085      	sub	sp, #20
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
 8007a86:	460b      	mov	r3, r1
 8007a88:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8007a94:	78fa      	ldrb	r2, [r7, #3]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d204      	bcs.n	8007aa4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	78fa      	ldrb	r2, [r7, #3]
 8007a9e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8007aa2:	e001      	b.n	8007aa8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007aa4:	2302      	movs	r3, #2
 8007aa6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3714      	adds	r7, #20
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr

08007ab6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007ab6:	b480      	push	{r7}
 8007ab8:	b087      	sub	sp, #28
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	6078      	str	r0, [r7, #4]
 8007abe:	4608      	mov	r0, r1
 8007ac0:	4611      	mov	r1, r2
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	70fb      	strb	r3, [r7, #3]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	70bb      	strb	r3, [r7, #2]
 8007acc:	4613      	mov	r3, r2
 8007ace:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007ade:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007ae0:	e025      	b.n	8007b2e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007ae2:	7dfb      	ldrb	r3, [r7, #23]
 8007ae4:	221a      	movs	r2, #26
 8007ae6:	fb02 f303 	mul.w	r3, r2, r3
 8007aea:	3308      	adds	r3, #8
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	4413      	add	r3, r2
 8007af0:	3302      	adds	r3, #2
 8007af2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	795b      	ldrb	r3, [r3, #5]
 8007af8:	78fa      	ldrb	r2, [r7, #3]
 8007afa:	429a      	cmp	r2, r3
 8007afc:	d002      	beq.n	8007b04 <USBH_FindInterface+0x4e>
 8007afe:	78fb      	ldrb	r3, [r7, #3]
 8007b00:	2bff      	cmp	r3, #255	; 0xff
 8007b02:	d111      	bne.n	8007b28 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007b08:	78ba      	ldrb	r2, [r7, #2]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d002      	beq.n	8007b14 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007b0e:	78bb      	ldrb	r3, [r7, #2]
 8007b10:	2bff      	cmp	r3, #255	; 0xff
 8007b12:	d109      	bne.n	8007b28 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007b18:	787a      	ldrb	r2, [r7, #1]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d002      	beq.n	8007b24 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007b1e:	787b      	ldrb	r3, [r7, #1]
 8007b20:	2bff      	cmp	r3, #255	; 0xff
 8007b22:	d101      	bne.n	8007b28 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007b24:	7dfb      	ldrb	r3, [r7, #23]
 8007b26:	e006      	b.n	8007b36 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007b28:	7dfb      	ldrb	r3, [r7, #23]
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007b2e:	7dfb      	ldrb	r3, [r7, #23]
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d9d6      	bls.n	8007ae2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007b34:	23ff      	movs	r3, #255	; 0xff
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	371c      	adds	r7, #28
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b082      	sub	sp, #8
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f001 fcf6 	bl	800953c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007b50:	2101      	movs	r1, #1
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f001 fe0f 	bl	8009776 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3708      	adds	r7, #8
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
	...

08007b64 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b088      	sub	sp, #32
 8007b68:	af04      	add	r7, sp, #16
 8007b6a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007b70:	2300      	movs	r3, #0
 8007b72:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d102      	bne.n	8007b86 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2203      	movs	r2, #3
 8007b84:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b0b      	cmp	r3, #11
 8007b8e:	f200 81be 	bhi.w	8007f0e <USBH_Process+0x3aa>
 8007b92:	a201      	add	r2, pc, #4	; (adr r2, 8007b98 <USBH_Process+0x34>)
 8007b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b98:	08007bc9 	.word	0x08007bc9
 8007b9c:	08007bfb 	.word	0x08007bfb
 8007ba0:	08007c63 	.word	0x08007c63
 8007ba4:	08007ea9 	.word	0x08007ea9
 8007ba8:	08007f0f 	.word	0x08007f0f
 8007bac:	08007d07 	.word	0x08007d07
 8007bb0:	08007e4f 	.word	0x08007e4f
 8007bb4:	08007d3d 	.word	0x08007d3d
 8007bb8:	08007d5d 	.word	0x08007d5d
 8007bbc:	08007d7d 	.word	0x08007d7d
 8007bc0:	08007dc1 	.word	0x08007dc1
 8007bc4:	08007e91 	.word	0x08007e91
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 819e 	beq.w	8007f12 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2201      	movs	r2, #1
 8007bda:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007bdc:	20c8      	movs	r0, #200	; 0xc8
 8007bde:	f001 fe14 	bl	800980a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f001 fd07 	bl	80095f6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007bf8:	e18b      	b.n	8007f12 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d107      	bne.n	8007c14 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2202      	movs	r2, #2
 8007c10:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007c12:	e18d      	b.n	8007f30 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007c1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c1e:	d914      	bls.n	8007c4a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007c26:	3301      	adds	r3, #1
 8007c28:	b2da      	uxtb	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007c36:	2b03      	cmp	r3, #3
 8007c38:	d903      	bls.n	8007c42 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	220d      	movs	r2, #13
 8007c3e:	701a      	strb	r2, [r3, #0]
      break;
 8007c40:	e176      	b.n	8007f30 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	701a      	strb	r2, [r3, #0]
      break;
 8007c48:	e172      	b.n	8007f30 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007c50:	f103 020a 	add.w	r2, r3, #10
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8007c5a:	200a      	movs	r0, #10
 8007c5c:	f001 fdd5 	bl	800980a <USBH_Delay>
      break;
 8007c60:	e166      	b.n	8007f30 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d005      	beq.n	8007c78 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007c72:	2104      	movs	r1, #4
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007c78:	2064      	movs	r0, #100	; 0x64
 8007c7a:	f001 fdc6 	bl	800980a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f001 fc92 	bl	80095a8 <USBH_LL_GetSpeed>
 8007c84:	4603      	mov	r3, r0
 8007c86:	461a      	mov	r2, r3
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2205      	movs	r2, #5
 8007c92:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007c94:	2100      	movs	r1, #0
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f001 faab 	bl	80091f2 <USBH_AllocPipe>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007ca4:	2180      	movs	r1, #128	; 0x80
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f001 faa3 	bl	80091f2 <USBH_AllocPipe>
 8007cac:	4603      	mov	r3, r0
 8007cae:	461a      	mov	r2, r3
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	7919      	ldrb	r1, [r3, #4]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007cc8:	b292      	uxth	r2, r2
 8007cca:	9202      	str	r2, [sp, #8]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	9201      	str	r2, [sp, #4]
 8007cd0:	9300      	str	r3, [sp, #0]
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	2280      	movs	r2, #128	; 0x80
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f001 fa5c 	bl	8009194 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	7959      	ldrb	r1, [r3, #5]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007cf0:	b292      	uxth	r2, r2
 8007cf2:	9202      	str	r2, [sp, #8]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	9201      	str	r2, [sp, #4]
 8007cf8:	9300      	str	r3, [sp, #0]
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f001 fa48 	bl	8009194 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007d04:	e114      	b.n	8007f30 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 f918 	bl	8007f3c <USBH_HandleEnum>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007d10:	7bbb      	ldrb	r3, [r7, #14]
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f040 80fe 	bne.w	8007f16 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d103      	bne.n	8007d34 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2208      	movs	r2, #8
 8007d30:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007d32:	e0f0      	b.n	8007f16 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2207      	movs	r2, #7
 8007d38:	701a      	strb	r2, [r3, #0]
      break;
 8007d3a:	e0ec      	b.n	8007f16 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	f000 80e9 	beq.w	8007f1a <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007d4e:	2101      	movs	r1, #1
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2208      	movs	r2, #8
 8007d58:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8007d5a:	e0de      	b.n	8007f1a <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	4619      	mov	r1, r3
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 fc3f 	bl	80085ea <USBH_SetCfg>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	f040 80d5 	bne.w	8007f1e <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2209      	movs	r2, #9
 8007d78:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007d7a:	e0d0      	b.n	8007f1e <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8007d82:	f003 0320 	and.w	r3, r3, #32
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d016      	beq.n	8007db8 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007d8a:	2101      	movs	r1, #1
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 fc4f 	bl	8008630 <USBH_SetFeature>
 8007d92:	4603      	mov	r3, r0
 8007d94:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007d96:	7bbb      	ldrb	r3, [r7, #14]
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d103      	bne.n	8007da6 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	220a      	movs	r2, #10
 8007da2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007da4:	e0bd      	b.n	8007f22 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8007da6:	7bbb      	ldrb	r3, [r7, #14]
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b03      	cmp	r3, #3
 8007dac:	f040 80b9 	bne.w	8007f22 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	220a      	movs	r2, #10
 8007db4:	701a      	strb	r2, [r3, #0]
      break;
 8007db6:	e0b4      	b.n	8007f22 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	220a      	movs	r2, #10
 8007dbc:	701a      	strb	r2, [r3, #0]
      break;
 8007dbe:	e0b0      	b.n	8007f22 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	f000 80ad 	beq.w	8007f26 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	73fb      	strb	r3, [r7, #15]
 8007dd8:	e016      	b.n	8007e08 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007dda:	7bfa      	ldrb	r2, [r7, #15]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	32de      	adds	r2, #222	; 0xde
 8007de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007de4:	791a      	ldrb	r2, [r3, #4]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d108      	bne.n	8007e02 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007df0:	7bfa      	ldrb	r2, [r7, #15]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	32de      	adds	r2, #222	; 0xde
 8007df6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007e00:	e005      	b.n	8007e0e <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007e02:	7bfb      	ldrb	r3, [r7, #15]
 8007e04:	3301      	adds	r3, #1
 8007e06:	73fb      	strb	r3, [r7, #15]
 8007e08:	7bfb      	ldrb	r3, [r7, #15]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d0e5      	beq.n	8007dda <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d016      	beq.n	8007e46 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	4798      	blx	r3
 8007e24:	4603      	mov	r3, r0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d109      	bne.n	8007e3e <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2206      	movs	r2, #6
 8007e2e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007e36:	2103      	movs	r1, #3
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e3c:	e073      	b.n	8007f26 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	220d      	movs	r2, #13
 8007e42:	701a      	strb	r2, [r3, #0]
      break;
 8007e44:	e06f      	b.n	8007f26 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	220d      	movs	r2, #13
 8007e4a:	701a      	strb	r2, [r3, #0]
      break;
 8007e4c:	e06b      	b.n	8007f26 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d017      	beq.n	8007e88 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	4798      	blx	r3
 8007e64:	4603      	mov	r3, r0
 8007e66:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007e68:	7bbb      	ldrb	r3, [r7, #14]
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d103      	bne.n	8007e78 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	220b      	movs	r2, #11
 8007e74:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e76:	e058      	b.n	8007f2a <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8007e78:	7bbb      	ldrb	r3, [r7, #14]
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d154      	bne.n	8007f2a <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	220d      	movs	r2, #13
 8007e84:	701a      	strb	r2, [r3, #0]
      break;
 8007e86:	e050      	b.n	8007f2a <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	220d      	movs	r2, #13
 8007e8c:	701a      	strb	r2, [r3, #0]
      break;
 8007e8e:	e04c      	b.n	8007f2a <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d049      	beq.n	8007f2e <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ea0:	695b      	ldr	r3, [r3, #20]
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	4798      	blx	r3
      }
      break;
 8007ea6:	e042      	b.n	8007f2e <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f7ff fd47 	bl	8007944 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d009      	beq.n	8007ed4 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d005      	beq.n	8007eea <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007ee4:	2105      	movs	r1, #5
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d107      	bne.n	8007f06 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f7ff fe1f 	bl	8007b42 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007f04:	e014      	b.n	8007f30 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f001 fb18 	bl	800953c <USBH_LL_Start>
      break;
 8007f0c:	e010      	b.n	8007f30 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8007f0e:	bf00      	nop
 8007f10:	e00e      	b.n	8007f30 <USBH_Process+0x3cc>
      break;
 8007f12:	bf00      	nop
 8007f14:	e00c      	b.n	8007f30 <USBH_Process+0x3cc>
      break;
 8007f16:	bf00      	nop
 8007f18:	e00a      	b.n	8007f30 <USBH_Process+0x3cc>
    break;
 8007f1a:	bf00      	nop
 8007f1c:	e008      	b.n	8007f30 <USBH_Process+0x3cc>
      break;
 8007f1e:	bf00      	nop
 8007f20:	e006      	b.n	8007f30 <USBH_Process+0x3cc>
      break;
 8007f22:	bf00      	nop
 8007f24:	e004      	b.n	8007f30 <USBH_Process+0x3cc>
      break;
 8007f26:	bf00      	nop
 8007f28:	e002      	b.n	8007f30 <USBH_Process+0x3cc>
      break;
 8007f2a:	bf00      	nop
 8007f2c:	e000      	b.n	8007f30 <USBH_Process+0x3cc>
      break;
 8007f2e:	bf00      	nop
  }
  return USBH_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3710      	adds	r7, #16
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
 8007f3a:	bf00      	nop

08007f3c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b088      	sub	sp, #32
 8007f40:	af04      	add	r7, sp, #16
 8007f42:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007f44:	2301      	movs	r3, #1
 8007f46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	785b      	ldrb	r3, [r3, #1]
 8007f50:	2b07      	cmp	r3, #7
 8007f52:	f200 81c1 	bhi.w	80082d8 <USBH_HandleEnum+0x39c>
 8007f56:	a201      	add	r2, pc, #4	; (adr r2, 8007f5c <USBH_HandleEnum+0x20>)
 8007f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5c:	08007f7d 	.word	0x08007f7d
 8007f60:	0800803b 	.word	0x0800803b
 8007f64:	080080a5 	.word	0x080080a5
 8007f68:	08008133 	.word	0x08008133
 8007f6c:	0800819d 	.word	0x0800819d
 8007f70:	0800820d 	.word	0x0800820d
 8007f74:	08008253 	.word	0x08008253
 8007f78:	08008299 	.word	0x08008299
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007f7c:	2108      	movs	r1, #8
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 fa50 	bl	8008424 <USBH_Get_DevDesc>
 8007f84:	4603      	mov	r3, r0
 8007f86:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007f88:	7bbb      	ldrb	r3, [r7, #14]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d130      	bne.n	8007ff0 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	7919      	ldrb	r1, [r3, #4]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007fb2:	b292      	uxth	r2, r2
 8007fb4:	9202      	str	r2, [sp, #8]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	9201      	str	r2, [sp, #4]
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2280      	movs	r2, #128	; 0x80
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f001 f8e7 	bl	8009194 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	7959      	ldrb	r1, [r3, #5]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007fda:	b292      	uxth	r2, r2
 8007fdc:	9202      	str	r2, [sp, #8]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	9201      	str	r2, [sp, #4]
 8007fe2:	9300      	str	r3, [sp, #0]
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f001 f8d3 	bl	8009194 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007fee:	e175      	b.n	80082dc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ff0:	7bbb      	ldrb	r3, [r7, #14]
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	f040 8172 	bne.w	80082dc <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007ffe:	3301      	adds	r3, #1
 8008000:	b2da      	uxtb	r2, r3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800800e:	2b03      	cmp	r3, #3
 8008010:	d903      	bls.n	800801a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	220d      	movs	r2, #13
 8008016:	701a      	strb	r2, [r3, #0]
      break;
 8008018:	e160      	b.n	80082dc <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	795b      	ldrb	r3, [r3, #5]
 800801e:	4619      	mov	r1, r3
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f001 f907 	bl	8009234 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	791b      	ldrb	r3, [r3, #4]
 800802a:	4619      	mov	r1, r3
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f001 f901 	bl	8009234 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	701a      	strb	r2, [r3, #0]
      break;
 8008038:	e150      	b.n	80082dc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800803a:	2112      	movs	r1, #18
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 f9f1 	bl	8008424 <USBH_Get_DevDesc>
 8008042:	4603      	mov	r3, r0
 8008044:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008046:	7bbb      	ldrb	r3, [r7, #14]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d103      	bne.n	8008054 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2202      	movs	r2, #2
 8008050:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008052:	e145      	b.n	80082e0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008054:	7bbb      	ldrb	r3, [r7, #14]
 8008056:	2b03      	cmp	r3, #3
 8008058:	f040 8142 	bne.w	80082e0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008062:	3301      	adds	r3, #1
 8008064:	b2da      	uxtb	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008072:	2b03      	cmp	r3, #3
 8008074:	d903      	bls.n	800807e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	220d      	movs	r2, #13
 800807a:	701a      	strb	r2, [r3, #0]
      break;
 800807c:	e130      	b.n	80082e0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	795b      	ldrb	r3, [r3, #5]
 8008082:	4619      	mov	r1, r3
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f001 f8d5 	bl	8009234 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	791b      	ldrb	r3, [r3, #4]
 800808e:	4619      	mov	r1, r3
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f001 f8cf 	bl	8009234 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	701a      	strb	r2, [r3, #0]
      break;
 80080a2:	e11d      	b.n	80082e0 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80080a4:	2101      	movs	r1, #1
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 fa7b 	bl	80085a2 <USBH_SetAddress>
 80080ac:	4603      	mov	r3, r0
 80080ae:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80080b0:	7bbb      	ldrb	r3, [r7, #14]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d132      	bne.n	800811c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80080b6:	2002      	movs	r0, #2
 80080b8:	f001 fba7 	bl	800980a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2203      	movs	r2, #3
 80080c8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	7919      	ldrb	r1, [r3, #4]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80080de:	b292      	uxth	r2, r2
 80080e0:	9202      	str	r2, [sp, #8]
 80080e2:	2200      	movs	r2, #0
 80080e4:	9201      	str	r2, [sp, #4]
 80080e6:	9300      	str	r3, [sp, #0]
 80080e8:	4603      	mov	r3, r0
 80080ea:	2280      	movs	r2, #128	; 0x80
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f001 f851 	bl	8009194 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	7959      	ldrb	r1, [r3, #5]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008106:	b292      	uxth	r2, r2
 8008108:	9202      	str	r2, [sp, #8]
 800810a:	2200      	movs	r2, #0
 800810c:	9201      	str	r2, [sp, #4]
 800810e:	9300      	str	r3, [sp, #0]
 8008110:	4603      	mov	r3, r0
 8008112:	2200      	movs	r2, #0
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f001 f83d 	bl	8009194 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800811a:	e0e3      	b.n	80082e4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800811c:	7bbb      	ldrb	r3, [r7, #14]
 800811e:	2b03      	cmp	r3, #3
 8008120:	f040 80e0 	bne.w	80082e4 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	220d      	movs	r2, #13
 8008128:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2200      	movs	r2, #0
 800812e:	705a      	strb	r2, [r3, #1]
      break;
 8008130:	e0d8      	b.n	80082e4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008132:	2109      	movs	r1, #9
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 f9a1 	bl	800847c <USBH_Get_CfgDesc>
 800813a:	4603      	mov	r3, r0
 800813c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800813e:	7bbb      	ldrb	r3, [r7, #14]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d103      	bne.n	800814c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2204      	movs	r2, #4
 8008148:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800814a:	e0cd      	b.n	80082e8 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800814c:	7bbb      	ldrb	r3, [r7, #14]
 800814e:	2b03      	cmp	r3, #3
 8008150:	f040 80ca 	bne.w	80082e8 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800815a:	3301      	adds	r3, #1
 800815c:	b2da      	uxtb	r2, r3
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800816a:	2b03      	cmp	r3, #3
 800816c:	d903      	bls.n	8008176 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	220d      	movs	r2, #13
 8008172:	701a      	strb	r2, [r3, #0]
      break;
 8008174:	e0b8      	b.n	80082e8 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	795b      	ldrb	r3, [r3, #5]
 800817a:	4619      	mov	r1, r3
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f001 f859 	bl	8009234 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	791b      	ldrb	r3, [r3, #4]
 8008186:	4619      	mov	r1, r3
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f001 f853 	bl	8009234 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2200      	movs	r2, #0
 8008192:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	701a      	strb	r2, [r3, #0]
      break;
 800819a:	e0a5      	b.n	80082e8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80081a2:	4619      	mov	r1, r3
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f000 f969 	bl	800847c <USBH_Get_CfgDesc>
 80081aa:	4603      	mov	r3, r0
 80081ac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80081ae:	7bbb      	ldrb	r3, [r7, #14]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d103      	bne.n	80081bc <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2205      	movs	r2, #5
 80081b8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80081ba:	e097      	b.n	80082ec <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80081bc:	7bbb      	ldrb	r3, [r7, #14]
 80081be:	2b03      	cmp	r3, #3
 80081c0:	f040 8094 	bne.w	80082ec <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80081ca:	3301      	adds	r3, #1
 80081cc:	b2da      	uxtb	r2, r3
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80081da:	2b03      	cmp	r3, #3
 80081dc:	d903      	bls.n	80081e6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	220d      	movs	r2, #13
 80081e2:	701a      	strb	r2, [r3, #0]
      break;
 80081e4:	e082      	b.n	80082ec <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	795b      	ldrb	r3, [r3, #5]
 80081ea:	4619      	mov	r1, r3
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f001 f821 	bl	8009234 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	791b      	ldrb	r3, [r3, #4]
 80081f6:	4619      	mov	r1, r3
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f001 f81b 	bl	8009234 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2200      	movs	r2, #0
 8008202:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	701a      	strb	r2, [r3, #0]
      break;
 800820a:	e06f      	b.n	80082ec <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008212:	2b00      	cmp	r3, #0
 8008214:	d019      	beq.n	800824a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008222:	23ff      	movs	r3, #255	; 0xff
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f000 f953 	bl	80084d0 <USBH_Get_StringDesc>
 800822a:	4603      	mov	r3, r0
 800822c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800822e:	7bbb      	ldrb	r3, [r7, #14]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d103      	bne.n	800823c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2206      	movs	r2, #6
 8008238:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800823a:	e059      	b.n	80082f0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800823c:	7bbb      	ldrb	r3, [r7, #14]
 800823e:	2b03      	cmp	r3, #3
 8008240:	d156      	bne.n	80082f0 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2206      	movs	r2, #6
 8008246:	705a      	strb	r2, [r3, #1]
      break;
 8008248:	e052      	b.n	80082f0 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2206      	movs	r2, #6
 800824e:	705a      	strb	r2, [r3, #1]
      break;
 8008250:	e04e      	b.n	80082f0 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008258:	2b00      	cmp	r3, #0
 800825a:	d019      	beq.n	8008290 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008268:	23ff      	movs	r3, #255	; 0xff
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f930 	bl	80084d0 <USBH_Get_StringDesc>
 8008270:	4603      	mov	r3, r0
 8008272:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008274:	7bbb      	ldrb	r3, [r7, #14]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d103      	bne.n	8008282 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2207      	movs	r2, #7
 800827e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008280:	e038      	b.n	80082f4 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008282:	7bbb      	ldrb	r3, [r7, #14]
 8008284:	2b03      	cmp	r3, #3
 8008286:	d135      	bne.n	80082f4 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2207      	movs	r2, #7
 800828c:	705a      	strb	r2, [r3, #1]
      break;
 800828e:	e031      	b.n	80082f4 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2207      	movs	r2, #7
 8008294:	705a      	strb	r2, [r3, #1]
      break;
 8008296:	e02d      	b.n	80082f4 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d017      	beq.n	80082d2 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80082ae:	23ff      	movs	r3, #255	; 0xff
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 f90d 	bl	80084d0 <USBH_Get_StringDesc>
 80082b6:	4603      	mov	r3, r0
 80082b8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80082ba:	7bbb      	ldrb	r3, [r7, #14]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d102      	bne.n	80082c6 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80082c0:	2300      	movs	r3, #0
 80082c2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80082c4:	e018      	b.n	80082f8 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80082c6:	7bbb      	ldrb	r3, [r7, #14]
 80082c8:	2b03      	cmp	r3, #3
 80082ca:	d115      	bne.n	80082f8 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80082cc:	2300      	movs	r3, #0
 80082ce:	73fb      	strb	r3, [r7, #15]
      break;
 80082d0:	e012      	b.n	80082f8 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	73fb      	strb	r3, [r7, #15]
      break;
 80082d6:	e00f      	b.n	80082f8 <USBH_HandleEnum+0x3bc>

    default:
      break;
 80082d8:	bf00      	nop
 80082da:	e00e      	b.n	80082fa <USBH_HandleEnum+0x3be>
      break;
 80082dc:	bf00      	nop
 80082de:	e00c      	b.n	80082fa <USBH_HandleEnum+0x3be>
      break;
 80082e0:	bf00      	nop
 80082e2:	e00a      	b.n	80082fa <USBH_HandleEnum+0x3be>
      break;
 80082e4:	bf00      	nop
 80082e6:	e008      	b.n	80082fa <USBH_HandleEnum+0x3be>
      break;
 80082e8:	bf00      	nop
 80082ea:	e006      	b.n	80082fa <USBH_HandleEnum+0x3be>
      break;
 80082ec:	bf00      	nop
 80082ee:	e004      	b.n	80082fa <USBH_HandleEnum+0x3be>
      break;
 80082f0:	bf00      	nop
 80082f2:	e002      	b.n	80082fa <USBH_HandleEnum+0x3be>
      break;
 80082f4:	bf00      	nop
 80082f6:	e000      	b.n	80082fa <USBH_HandleEnum+0x3be>
      break;
 80082f8:	bf00      	nop
  }
  return Status;
 80082fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3710      	adds	r7, #16
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	683a      	ldr	r2, [r7, #0]
 8008312:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8008316:	bf00      	nop
 8008318:	370c      	adds	r7, #12
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr

08008322 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008322:	b580      	push	{r7, lr}
 8008324:	b082      	sub	sp, #8
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008330:	1c5a      	adds	r2, r3, #1
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 f804 	bl	8008346 <USBH_HandleSof>
}
 800833e:	bf00      	nop
 8008340:	3708      	adds	r7, #8
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b082      	sub	sp, #8
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	781b      	ldrb	r3, [r3, #0]
 8008352:	b2db      	uxtb	r3, r3
 8008354:	2b0b      	cmp	r3, #11
 8008356:	d10a      	bne.n	800836e <USBH_HandleSof+0x28>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800835e:	2b00      	cmp	r3, #0
 8008360:	d005      	beq.n	800836e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008368:	699b      	ldr	r3, [r3, #24]
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	4798      	blx	r3
  }
}
 800836e:	bf00      	nop
 8008370:	3708      	adds	r7, #8
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}

08008376 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008376:	b480      	push	{r7}
 8008378:	b083      	sub	sp, #12
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2201      	movs	r2, #1
 8008382:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008386:	bf00      	nop
}
 8008388:	370c      	adds	r7, #12
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008392:	b480      	push	{r7}
 8008394:	b083      	sub	sp, #12
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80083a2:	bf00      	nop
}
 80083a4:	370c      	adds	r7, #12
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr

080083ae <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80083ae:	b480      	push	{r7}
 80083b0:	b083      	sub	sp, #12
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2201      	movs	r2, #1
 80083ba:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80083ce:	2300      	movs	r3, #0
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2201      	movs	r2, #1
 80083e8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f001 f8b8 	bl	8009572 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	791b      	ldrb	r3, [r3, #4]
 8008406:	4619      	mov	r1, r3
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 ff13 	bl	8009234 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	795b      	ldrb	r3, [r3, #5]
 8008412:	4619      	mov	r1, r3
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 ff0d 	bl	8009234 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800841a:	2300      	movs	r3, #0
}
 800841c:	4618      	mov	r0, r3
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b086      	sub	sp, #24
 8008428:	af02      	add	r7, sp, #8
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	460b      	mov	r3, r1
 800842e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008430:	887b      	ldrh	r3, [r7, #2]
 8008432:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008436:	d901      	bls.n	800843c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008438:	2303      	movs	r3, #3
 800843a:	e01b      	b.n	8008474 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8008442:	887b      	ldrh	r3, [r7, #2]
 8008444:	9300      	str	r3, [sp, #0]
 8008446:	4613      	mov	r3, r2
 8008448:	f44f 7280 	mov.w	r2, #256	; 0x100
 800844c:	2100      	movs	r1, #0
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 f872 	bl	8008538 <USBH_GetDescriptor>
 8008454:	4603      	mov	r3, r0
 8008456:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008458:	7bfb      	ldrb	r3, [r7, #15]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d109      	bne.n	8008472 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008464:	887a      	ldrh	r2, [r7, #2]
 8008466:	4619      	mov	r1, r3
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 f929 	bl	80086c0 <USBH_ParseDevDesc>
 800846e:	4603      	mov	r3, r0
 8008470:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008472:	7bfb      	ldrb	r3, [r7, #15]
}
 8008474:	4618      	mov	r0, r3
 8008476:	3710      	adds	r7, #16
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b086      	sub	sp, #24
 8008480:	af02      	add	r7, sp, #8
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	460b      	mov	r3, r1
 8008486:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	331c      	adds	r3, #28
 800848c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800848e:	887b      	ldrh	r3, [r7, #2]
 8008490:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008494:	d901      	bls.n	800849a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008496:	2303      	movs	r3, #3
 8008498:	e016      	b.n	80084c8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800849a:	887b      	ldrh	r3, [r7, #2]
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80084a4:	2100      	movs	r1, #0
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 f846 	bl	8008538 <USBH_GetDescriptor>
 80084ac:	4603      	mov	r3, r0
 80084ae:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d107      	bne.n	80084c6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80084b6:	887b      	ldrh	r3, [r7, #2]
 80084b8:	461a      	mov	r2, r3
 80084ba:	68b9      	ldr	r1, [r7, #8]
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f000 f9b3 	bl	8008828 <USBH_ParseCfgDesc>
 80084c2:	4603      	mov	r3, r0
 80084c4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80084c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3710      	adds	r7, #16
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}

080084d0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b088      	sub	sp, #32
 80084d4:	af02      	add	r7, sp, #8
 80084d6:	60f8      	str	r0, [r7, #12]
 80084d8:	607a      	str	r2, [r7, #4]
 80084da:	461a      	mov	r2, r3
 80084dc:	460b      	mov	r3, r1
 80084de:	72fb      	strb	r3, [r7, #11]
 80084e0:	4613      	mov	r3, r2
 80084e2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80084e4:	893b      	ldrh	r3, [r7, #8]
 80084e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084ea:	d802      	bhi.n	80084f2 <USBH_Get_StringDesc+0x22>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d101      	bne.n	80084f6 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e01c      	b.n	8008530 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80084f6:	7afb      	ldrb	r3, [r7, #11]
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80084fe:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8008506:	893b      	ldrh	r3, [r7, #8]
 8008508:	9300      	str	r3, [sp, #0]
 800850a:	460b      	mov	r3, r1
 800850c:	2100      	movs	r1, #0
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f000 f812 	bl	8008538 <USBH_GetDescriptor>
 8008514:	4603      	mov	r3, r0
 8008516:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008518:	7dfb      	ldrb	r3, [r7, #23]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d107      	bne.n	800852e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008524:	893a      	ldrh	r2, [r7, #8]
 8008526:	6879      	ldr	r1, [r7, #4]
 8008528:	4618      	mov	r0, r3
 800852a:	f000 fb93 	bl	8008c54 <USBH_ParseStringDesc>
  }

  return status;
 800852e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008530:	4618      	mov	r0, r3
 8008532:	3718      	adds	r7, #24
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	607b      	str	r3, [r7, #4]
 8008542:	460b      	mov	r3, r1
 8008544:	72fb      	strb	r3, [r7, #11]
 8008546:	4613      	mov	r3, r2
 8008548:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	789b      	ldrb	r3, [r3, #2]
 800854e:	2b01      	cmp	r3, #1
 8008550:	d11c      	bne.n	800858c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008552:	7afb      	ldrb	r3, [r7, #11]
 8008554:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008558:	b2da      	uxtb	r2, r3
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2206      	movs	r2, #6
 8008562:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	893a      	ldrh	r2, [r7, #8]
 8008568:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800856a:	893b      	ldrh	r3, [r7, #8]
 800856c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008570:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008574:	d104      	bne.n	8008580 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f240 4209 	movw	r2, #1033	; 0x409
 800857c:	829a      	strh	r2, [r3, #20]
 800857e:	e002      	b.n	8008586 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2200      	movs	r2, #0
 8008584:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	8b3a      	ldrh	r2, [r7, #24]
 800858a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800858c:	8b3b      	ldrh	r3, [r7, #24]
 800858e:	461a      	mov	r2, r3
 8008590:	6879      	ldr	r1, [r7, #4]
 8008592:	68f8      	ldr	r0, [r7, #12]
 8008594:	f000 fbac 	bl	8008cf0 <USBH_CtlReq>
 8008598:	4603      	mov	r3, r0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b082      	sub	sp, #8
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
 80085aa:	460b      	mov	r3, r1
 80085ac:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	789b      	ldrb	r3, [r3, #2]
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d10f      	bne.n	80085d6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2200      	movs	r2, #0
 80085ba:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2205      	movs	r2, #5
 80085c0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80085c2:	78fb      	ldrb	r3, [r7, #3]
 80085c4:	b29a      	uxth	r2, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2200      	movs	r2, #0
 80085ce:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80085d6:	2200      	movs	r2, #0
 80085d8:	2100      	movs	r1, #0
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 fb88 	bl	8008cf0 <USBH_CtlReq>
 80085e0:	4603      	mov	r3, r0
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3708      	adds	r7, #8
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}

080085ea <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b082      	sub	sp, #8
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	460b      	mov	r3, r1
 80085f4:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	789b      	ldrb	r3, [r3, #2]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d10e      	bne.n	800861c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2200      	movs	r2, #0
 8008602:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2209      	movs	r2, #9
 8008608:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	887a      	ldrh	r2, [r7, #2]
 800860e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800861c:	2200      	movs	r2, #0
 800861e:	2100      	movs	r1, #0
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fb65 	bl	8008cf0 <USBH_CtlReq>
 8008626:	4603      	mov	r3, r0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	460b      	mov	r3, r1
 800863a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	789b      	ldrb	r3, [r3, #2]
 8008640:	2b01      	cmp	r3, #1
 8008642:	d10f      	bne.n	8008664 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2203      	movs	r2, #3
 800864e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008650:	78fb      	ldrb	r3, [r7, #3]
 8008652:	b29a      	uxth	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008664:	2200      	movs	r2, #0
 8008666:	2100      	movs	r1, #0
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 fb41 	bl	8008cf0 <USBH_CtlReq>
 800866e:	4603      	mov	r3, r0
}
 8008670:	4618      	mov	r0, r3
 8008672:	3708      	adds	r7, #8
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b082      	sub	sp, #8
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	460b      	mov	r3, r1
 8008682:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	789b      	ldrb	r3, [r3, #2]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d10f      	bne.n	80086ac <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2202      	movs	r2, #2
 8008690:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2201      	movs	r2, #1
 8008696:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800869e:	78fb      	ldrb	r3, [r7, #3]
 80086a0:	b29a      	uxth	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80086ac:	2200      	movs	r2, #0
 80086ae:	2100      	movs	r1, #0
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fb1d 	bl	8008cf0 <USBH_CtlReq>
 80086b6:	4603      	mov	r3, r0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3708      	adds	r7, #8
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b087      	sub	sp, #28
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	60f8      	str	r0, [r7, #12]
 80086c8:	60b9      	str	r1, [r7, #8]
 80086ca:	4613      	mov	r3, r2
 80086cc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f203 3326 	addw	r3, r3, #806	; 0x326
 80086d4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80086d6:	2300      	movs	r3, #0
 80086d8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d101      	bne.n	80086e4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80086e0:	2302      	movs	r3, #2
 80086e2:	e098      	b.n	8008816 <USBH_ParseDevDesc+0x156>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	781a      	ldrb	r2, [r3, #0]
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	785a      	ldrb	r2, [r3, #1]
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	3302      	adds	r3, #2
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	b29a      	uxth	r2, r3
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	3303      	adds	r3, #3
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	b29b      	uxth	r3, r3
 8008704:	021b      	lsls	r3, r3, #8
 8008706:	b29b      	uxth	r3, r3
 8008708:	4313      	orrs	r3, r2
 800870a:	b29a      	uxth	r2, r3
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	791a      	ldrb	r2, [r3, #4]
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	795a      	ldrb	r2, [r3, #5]
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	799a      	ldrb	r2, [r3, #6]
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	79da      	ldrb	r2, [r3, #7]
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008736:	2b00      	cmp	r3, #0
 8008738:	d004      	beq.n	8008744 <USBH_ParseDevDesc+0x84>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008740:	2b01      	cmp	r3, #1
 8008742:	d11b      	bne.n	800877c <USBH_ParseDevDesc+0xbc>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	79db      	ldrb	r3, [r3, #7]
 8008748:	2b20      	cmp	r3, #32
 800874a:	dc0f      	bgt.n	800876c <USBH_ParseDevDesc+0xac>
 800874c:	2b08      	cmp	r3, #8
 800874e:	db0f      	blt.n	8008770 <USBH_ParseDevDesc+0xb0>
 8008750:	3b08      	subs	r3, #8
 8008752:	4a34      	ldr	r2, [pc, #208]	; (8008824 <USBH_ParseDevDesc+0x164>)
 8008754:	fa22 f303 	lsr.w	r3, r2, r3
 8008758:	f003 0301 	and.w	r3, r3, #1
 800875c:	2b00      	cmp	r3, #0
 800875e:	bf14      	ite	ne
 8008760:	2301      	movne	r3, #1
 8008762:	2300      	moveq	r3, #0
 8008764:	b2db      	uxtb	r3, r3
 8008766:	2b00      	cmp	r3, #0
 8008768:	d106      	bne.n	8008778 <USBH_ParseDevDesc+0xb8>
 800876a:	e001      	b.n	8008770 <USBH_ParseDevDesc+0xb0>
 800876c:	2b40      	cmp	r3, #64	; 0x40
 800876e:	d003      	beq.n	8008778 <USBH_ParseDevDesc+0xb8>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	2208      	movs	r2, #8
 8008774:	71da      	strb	r2, [r3, #7]
        break;
 8008776:	e000      	b.n	800877a <USBH_ParseDevDesc+0xba>
        break;
 8008778:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800877a:	e00e      	b.n	800879a <USBH_ParseDevDesc+0xda>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008782:	2b02      	cmp	r3, #2
 8008784:	d107      	bne.n	8008796 <USBH_ParseDevDesc+0xd6>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	79db      	ldrb	r3, [r3, #7]
 800878a:	2b08      	cmp	r3, #8
 800878c:	d005      	beq.n	800879a <USBH_ParseDevDesc+0xda>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	2208      	movs	r2, #8
 8008792:	71da      	strb	r2, [r3, #7]
 8008794:	e001      	b.n	800879a <USBH_ParseDevDesc+0xda>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008796:	2303      	movs	r3, #3
 8008798:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800879a:	88fb      	ldrh	r3, [r7, #6]
 800879c:	2b08      	cmp	r3, #8
 800879e:	d939      	bls.n	8008814 <USBH_ParseDevDesc+0x154>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	3308      	adds	r3, #8
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	b29a      	uxth	r2, r3
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	3309      	adds	r3, #9
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	021b      	lsls	r3, r3, #8
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	4313      	orrs	r3, r2
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	330a      	adds	r3, #10
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	b29a      	uxth	r2, r3
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	330b      	adds	r3, #11
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	021b      	lsls	r3, r3, #8
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	4313      	orrs	r3, r2
 80087d2:	b29a      	uxth	r2, r3
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	330c      	adds	r3, #12
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	b29a      	uxth	r2, r3
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	330d      	adds	r3, #13
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	021b      	lsls	r3, r3, #8
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	4313      	orrs	r3, r2
 80087ee:	b29a      	uxth	r2, r3
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	7b9a      	ldrb	r2, [r3, #14]
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	7bda      	ldrb	r2, [r3, #15]
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	7c1a      	ldrb	r2, [r3, #16]
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	7c5a      	ldrb	r2, [r3, #17]
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008814:	7dfb      	ldrb	r3, [r7, #23]
}
 8008816:	4618      	mov	r0, r3
 8008818:	371c      	adds	r7, #28
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	01000101 	.word	0x01000101

08008828 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b08c      	sub	sp, #48	; 0x30
 800882c:	af00      	add	r7, sp, #0
 800882e:	60f8      	str	r0, [r7, #12]
 8008830:	60b9      	str	r1, [r7, #8]
 8008832:	4613      	mov	r3, r2
 8008834:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800883c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800883e:	2300      	movs	r3, #0
 8008840:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008844:	2300      	movs	r3, #0
 8008846:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800884a:	2300      	movs	r3, #0
 800884c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  if (buf == NULL)
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d101      	bne.n	800885a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008856:	2302      	movs	r3, #2
 8008858:	e0db      	b.n	8008a12 <USBH_ParseCfgDesc+0x1ea>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	781a      	ldrb	r2, [r3, #0]
 8008862:	6a3b      	ldr	r3, [r7, #32]
 8008864:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	785a      	ldrb	r2, [r3, #1]
 800886a:	6a3b      	ldr	r3, [r7, #32]
 800886c:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	3302      	adds	r3, #2
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	b29a      	uxth	r2, r3
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	3303      	adds	r3, #3
 800887a:	781b      	ldrb	r3, [r3, #0]
 800887c:	b29b      	uxth	r3, r3
 800887e:	021b      	lsls	r3, r3, #8
 8008880:	b29b      	uxth	r3, r3
 8008882:	4313      	orrs	r3, r2
 8008884:	b29b      	uxth	r3, r3
 8008886:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800888a:	bf28      	it	cs
 800888c:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8008890:	b29a      	uxth	r2, r3
 8008892:	6a3b      	ldr	r3, [r7, #32]
 8008894:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	791a      	ldrb	r2, [r3, #4]
 800889a:	6a3b      	ldr	r3, [r7, #32]
 800889c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	795a      	ldrb	r2, [r3, #5]
 80088a2:	6a3b      	ldr	r3, [r7, #32]
 80088a4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	799a      	ldrb	r2, [r3, #6]
 80088aa:	6a3b      	ldr	r3, [r7, #32]
 80088ac:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	79da      	ldrb	r2, [r3, #7]
 80088b2:	6a3b      	ldr	r3, [r7, #32]
 80088b4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	7a1a      	ldrb	r2, [r3, #8]
 80088ba:	6a3b      	ldr	r3, [r7, #32]
 80088bc:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80088be:	6a3b      	ldr	r3, [r7, #32]
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	2b09      	cmp	r3, #9
 80088c4:	d002      	beq.n	80088cc <USBH_ParseCfgDesc+0xa4>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80088c6:	6a3b      	ldr	r3, [r7, #32]
 80088c8:	2209      	movs	r2, #9
 80088ca:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80088cc:	88fb      	ldrh	r3, [r7, #6]
 80088ce:	2b09      	cmp	r3, #9
 80088d0:	f240 809d 	bls.w	8008a0e <USBH_ParseCfgDesc+0x1e6>
  {
    ptr = USB_LEN_CFG_DESC;
 80088d4:	2309      	movs	r3, #9
 80088d6:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80088d8:	2300      	movs	r3, #0
 80088da:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80088dc:	e081      	b.n	80089e2 <USBH_ParseCfgDesc+0x1ba>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80088de:	f107 0316 	add.w	r3, r7, #22
 80088e2:	4619      	mov	r1, r3
 80088e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088e6:	f000 f9e8 	bl	8008cba <USBH_GetNextDesc>
 80088ea:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80088ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ee:	785b      	ldrb	r3, [r3, #1]
 80088f0:	2b04      	cmp	r3, #4
 80088f2:	d176      	bne.n	80089e2 <USBH_ParseCfgDesc+0x1ba>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80088f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	2b09      	cmp	r3, #9
 80088fa:	d002      	beq.n	8008902 <USBH_ParseCfgDesc+0xda>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80088fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088fe:	2209      	movs	r2, #9
 8008900:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008902:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008906:	221a      	movs	r2, #26
 8008908:	fb02 f303 	mul.w	r3, r2, r3
 800890c:	3308      	adds	r3, #8
 800890e:	6a3a      	ldr	r2, [r7, #32]
 8008910:	4413      	add	r3, r2
 8008912:	3302      	adds	r3, #2
 8008914:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008916:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008918:	69f8      	ldr	r0, [r7, #28]
 800891a:	f000 f87e 	bl	8008a1a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800891e:	2300      	movs	r3, #0
 8008920:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008924:	2300      	movs	r3, #0
 8008926:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008928:	e043      	b.n	80089b2 <USBH_ParseCfgDesc+0x18a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800892a:	f107 0316 	add.w	r3, r7, #22
 800892e:	4619      	mov	r1, r3
 8008930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008932:	f000 f9c2 	bl	8008cba <USBH_GetNextDesc>
 8008936:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800893a:	785b      	ldrb	r3, [r3, #1]
 800893c:	2b05      	cmp	r3, #5
 800893e:	d138      	bne.n	80089b2 <USBH_ParseCfgDesc+0x18a>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	795b      	ldrb	r3, [r3, #5]
 8008944:	2b01      	cmp	r3, #1
 8008946:	d113      	bne.n	8008970 <USBH_ParseCfgDesc+0x148>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800894c:	2b02      	cmp	r3, #2
 800894e:	d003      	beq.n	8008958 <USBH_ParseCfgDesc+0x130>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	799b      	ldrb	r3, [r3, #6]
 8008954:	2b03      	cmp	r3, #3
 8008956:	d10b      	bne.n	8008970 <USBH_ParseCfgDesc+0x148>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	79db      	ldrb	r3, [r3, #7]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10b      	bne.n	8008978 <USBH_ParseCfgDesc+0x150>
 8008960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	2b09      	cmp	r3, #9
 8008966:	d007      	beq.n	8008978 <USBH_ParseCfgDesc+0x150>
              {
                pdesc->bLength = 0x09U;
 8008968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800896a:	2209      	movs	r2, #9
 800896c:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800896e:	e003      	b.n	8008978 <USBH_ParseCfgDesc+0x150>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008972:	2207      	movs	r2, #7
 8008974:	701a      	strb	r2, [r3, #0]
 8008976:	e000      	b.n	800897a <USBH_ParseCfgDesc+0x152>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008978:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800897a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800897e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008982:	3201      	adds	r2, #1
 8008984:	00d2      	lsls	r2, r2, #3
 8008986:	211a      	movs	r1, #26
 8008988:	fb01 f303 	mul.w	r3, r1, r3
 800898c:	4413      	add	r3, r2
 800898e:	3308      	adds	r3, #8
 8008990:	6a3a      	ldr	r2, [r7, #32]
 8008992:	4413      	add	r3, r2
 8008994:	3304      	adds	r3, #4
 8008996:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008998:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800899a:	69b9      	ldr	r1, [r7, #24]
 800899c:	68f8      	ldr	r0, [r7, #12]
 800899e:	f000 f870 	bl	8008a82 <USBH_ParseEPDesc>
 80089a2:	4603      	mov	r3, r0
 80089a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 80089a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80089ac:	3301      	adds	r3, #1
 80089ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80089b2:	69fb      	ldr	r3, [r7, #28]
 80089b4:	791b      	ldrb	r3, [r3, #4]
 80089b6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d204      	bcs.n	80089c8 <USBH_ParseCfgDesc+0x1a0>
 80089be:	6a3b      	ldr	r3, [r7, #32]
 80089c0:	885a      	ldrh	r2, [r3, #2]
 80089c2:	8afb      	ldrh	r3, [r7, #22]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d8b0      	bhi.n	800892a <USBH_ParseCfgDesc+0x102>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	791b      	ldrb	r3, [r3, #4]
 80089cc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d201      	bcs.n	80089d8 <USBH_ParseCfgDesc+0x1b0>
        {
          return USBH_NOT_SUPPORTED;
 80089d4:	2303      	movs	r3, #3
 80089d6:	e01c      	b.n	8008a12 <USBH_ParseCfgDesc+0x1ea>
        }

        if_ix++;
 80089d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089dc:	3301      	adds	r3, #1
 80089de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80089e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d805      	bhi.n	80089f6 <USBH_ParseCfgDesc+0x1ce>
 80089ea:	6a3b      	ldr	r3, [r7, #32]
 80089ec:	885a      	ldrh	r2, [r3, #2]
 80089ee:	8afb      	ldrh	r3, [r7, #22]
 80089f0:	429a      	cmp	r2, r3
 80089f2:	f63f af74 	bhi.w	80088de <USBH_ParseCfgDesc+0xb6>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80089f6:	6a3b      	ldr	r3, [r7, #32]
 80089f8:	791b      	ldrb	r3, [r3, #4]
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	bf28      	it	cs
 80089fe:	2302      	movcs	r3, #2
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d201      	bcs.n	8008a0e <USBH_ParseCfgDesc+0x1e6>
    {
      return USBH_NOT_SUPPORTED;
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	e001      	b.n	8008a12 <USBH_ParseCfgDesc+0x1ea>
    }
  }

  return status;
 8008a0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3730      	adds	r7, #48	; 0x30
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008a1a:	b480      	push	{r7}
 8008a1c:	b083      	sub	sp, #12
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
 8008a22:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	781a      	ldrb	r2, [r3, #0]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	785a      	ldrb	r2, [r3, #1]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	789a      	ldrb	r2, [r3, #2]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	78da      	ldrb	r2, [r3, #3]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	3304      	adds	r3, #4
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	bf28      	it	cs
 8008a4e:	2302      	movcs	r3, #2
 8008a50:	b2da      	uxtb	r2, r3
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	795a      	ldrb	r2, [r3, #5]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	799a      	ldrb	r2, [r3, #6]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	79da      	ldrb	r2, [r3, #7]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	7a1a      	ldrb	r2, [r3, #8]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	721a      	strb	r2, [r3, #8]
}
 8008a76:	bf00      	nop
 8008a78:	370c      	adds	r7, #12
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr

08008a82 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008a82:	b480      	push	{r7}
 8008a84:	b087      	sub	sp, #28
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	60f8      	str	r0, [r7, #12]
 8008a8a:	60b9      	str	r1, [r7, #8]
 8008a8c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	781a      	ldrb	r2, [r3, #0]
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	785a      	ldrb	r2, [r3, #1]
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	789a      	ldrb	r2, [r3, #2]
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	78da      	ldrb	r2, [r3, #3]
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	3304      	adds	r3, #4
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	b29a      	uxth	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	3305      	adds	r3, #5
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	021b      	lsls	r3, r3, #8
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	799a      	ldrb	r2, [r3, #6]
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	889b      	ldrh	r3, [r3, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d009      	beq.n	8008af2 <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008ae2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ae6:	d804      	bhi.n	8008af2 <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008af0:	d901      	bls.n	8008af6 <USBH_ParseEPDesc+0x74>
  {
    status = USBH_NOT_SUPPORTED;
 8008af2:	2303      	movs	r3, #3
 8008af4:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d136      	bne.n	8008b6e <USBH_ParseEPDesc+0xec>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	78db      	ldrb	r3, [r3, #3]
 8008b04:	f003 0303 	and.w	r3, r3, #3
 8008b08:	2b02      	cmp	r3, #2
 8008b0a:	d108      	bne.n	8008b1e <USBH_ParseEPDesc+0x9c>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	889b      	ldrh	r3, [r3, #4]
 8008b10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b14:	f240 8097 	bls.w	8008c46 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008b18:	2303      	movs	r3, #3
 8008b1a:	75fb      	strb	r3, [r7, #23]
 8008b1c:	e093      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	78db      	ldrb	r3, [r3, #3]
 8008b22:	f003 0303 	and.w	r3, r3, #3
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d107      	bne.n	8008b3a <USBH_ParseEPDesc+0xb8>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	889b      	ldrh	r3, [r3, #4]
 8008b2e:	2b40      	cmp	r3, #64	; 0x40
 8008b30:	f240 8089 	bls.w	8008c46 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008b34:	2303      	movs	r3, #3
 8008b36:	75fb      	strb	r3, [r7, #23]
 8008b38:	e085      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	78db      	ldrb	r3, [r3, #3]
 8008b3e:	f003 0303 	and.w	r3, r3, #3
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d005      	beq.n	8008b52 <USBH_ParseEPDesc+0xd0>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	78db      	ldrb	r3, [r3, #3]
 8008b4a:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008b4e:	2b03      	cmp	r3, #3
 8008b50:	d10a      	bne.n	8008b68 <USBH_ParseEPDesc+0xe6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	799b      	ldrb	r3, [r3, #6]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d003      	beq.n	8008b62 <USBH_ParseEPDesc+0xe0>
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	799b      	ldrb	r3, [r3, #6]
 8008b5e:	2b10      	cmp	r3, #16
 8008b60:	d970      	bls.n	8008c44 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008b62:	2303      	movs	r3, #3
 8008b64:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008b66:	e06d      	b.n	8008c44 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	75fb      	strb	r3, [r7, #23]
 8008b6c:	e06b      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d13c      	bne.n	8008bf2 <USBH_ParseEPDesc+0x170>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	78db      	ldrb	r3, [r3, #3]
 8008b7c:	f003 0303 	and.w	r3, r3, #3
 8008b80:	2b02      	cmp	r3, #2
 8008b82:	d005      	beq.n	8008b90 <USBH_ParseEPDesc+0x10e>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	78db      	ldrb	r3, [r3, #3]
 8008b88:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d106      	bne.n	8008b9e <USBH_ParseEPDesc+0x11c>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	889b      	ldrh	r3, [r3, #4]
 8008b94:	2b40      	cmp	r3, #64	; 0x40
 8008b96:	d956      	bls.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008b98:	2303      	movs	r3, #3
 8008b9a:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008b9c:	e053      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	78db      	ldrb	r3, [r3, #3]
 8008ba2:	f003 0303 	and.w	r3, r3, #3
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	d10e      	bne.n	8008bc8 <USBH_ParseEPDesc+0x146>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	799b      	ldrb	r3, [r3, #6]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d007      	beq.n	8008bc2 <USBH_ParseEPDesc+0x140>
          (ep_descriptor->bInterval > 0x10U) ||
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008bb6:	2b10      	cmp	r3, #16
 8008bb8:	d803      	bhi.n	8008bc2 <USBH_ParseEPDesc+0x140>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008bbe:	2b40      	cmp	r3, #64	; 0x40
 8008bc0:	d941      	bls.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008bc2:	2303      	movs	r3, #3
 8008bc4:	75fb      	strb	r3, [r7, #23]
 8008bc6:	e03e      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	78db      	ldrb	r3, [r3, #3]
 8008bcc:	f003 0303 	and.w	r3, r3, #3
 8008bd0:	2b03      	cmp	r3, #3
 8008bd2:	d10b      	bne.n	8008bec <USBH_ParseEPDesc+0x16a>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	799b      	ldrb	r3, [r3, #6]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d004      	beq.n	8008be6 <USBH_ParseEPDesc+0x164>
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	889b      	ldrh	r3, [r3, #4]
 8008be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008be4:	d32f      	bcc.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008be6:	2303      	movs	r3, #3
 8008be8:	75fb      	strb	r3, [r7, #23]
 8008bea:	e02c      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008bec:	2303      	movs	r3, #3
 8008bee:	75fb      	strb	r3, [r7, #23]
 8008bf0:	e029      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008bf8:	2b02      	cmp	r3, #2
 8008bfa:	d120      	bne.n	8008c3e <USBH_ParseEPDesc+0x1bc>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	78db      	ldrb	r3, [r3, #3]
 8008c00:	f003 0303 	and.w	r3, r3, #3
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d106      	bne.n	8008c16 <USBH_ParseEPDesc+0x194>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	889b      	ldrh	r3, [r3, #4]
 8008c0c:	2b08      	cmp	r3, #8
 8008c0e:	d01a      	beq.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008c10:	2303      	movs	r3, #3
 8008c12:	75fb      	strb	r3, [r7, #23]
 8008c14:	e017      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	78db      	ldrb	r3, [r3, #3]
 8008c1a:	f003 0303 	and.w	r3, r3, #3
 8008c1e:	2b03      	cmp	r3, #3
 8008c20:	d10a      	bne.n	8008c38 <USBH_ParseEPDesc+0x1b6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	799b      	ldrb	r3, [r3, #6]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d003      	beq.n	8008c32 <USBH_ParseEPDesc+0x1b0>
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	889b      	ldrh	r3, [r3, #4]
 8008c2e:	2b08      	cmp	r3, #8
 8008c30:	d909      	bls.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008c32:	2303      	movs	r3, #3
 8008c34:	75fb      	strb	r3, [r7, #23]
 8008c36:	e006      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008c38:	2303      	movs	r3, #3
 8008c3a:	75fb      	strb	r3, [r7, #23]
 8008c3c:	e003      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008c3e:	2303      	movs	r3, #3
 8008c40:	75fb      	strb	r3, [r7, #23]
 8008c42:	e000      	b.n	8008c46 <USBH_ParseEPDesc+0x1c4>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008c44:	bf00      	nop
  }

  return status;
 8008c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	371c      	adds	r7, #28
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b087      	sub	sp, #28
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	4613      	mov	r3, r2
 8008c60:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	3301      	adds	r3, #1
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	2b03      	cmp	r3, #3
 8008c6a:	d120      	bne.n	8008cae <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	1e9a      	subs	r2, r3, #2
 8008c72:	88fb      	ldrh	r3, [r7, #6]
 8008c74:	4293      	cmp	r3, r2
 8008c76:	bf28      	it	cs
 8008c78:	4613      	movcs	r3, r2
 8008c7a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	3302      	adds	r3, #2
 8008c80:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008c82:	2300      	movs	r3, #0
 8008c84:	82fb      	strh	r3, [r7, #22]
 8008c86:	e00b      	b.n	8008ca0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008c88:	8afb      	ldrh	r3, [r7, #22]
 8008c8a:	68fa      	ldr	r2, [r7, #12]
 8008c8c:	4413      	add	r3, r2
 8008c8e:	781a      	ldrb	r2, [r3, #0]
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	3301      	adds	r3, #1
 8008c98:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008c9a:	8afb      	ldrh	r3, [r7, #22]
 8008c9c:	3302      	adds	r3, #2
 8008c9e:	82fb      	strh	r3, [r7, #22]
 8008ca0:	8afa      	ldrh	r2, [r7, #22]
 8008ca2:	8abb      	ldrh	r3, [r7, #20]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d3ef      	bcc.n	8008c88 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	2200      	movs	r2, #0
 8008cac:	701a      	strb	r2, [r3, #0]
  }
}
 8008cae:	bf00      	nop
 8008cb0:	371c      	adds	r7, #28
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr

08008cba <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b085      	sub	sp, #20
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
 8008cc2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	881a      	ldrh	r2, [r3, #0]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	4413      	add	r3, r2
 8008cd0:	b29a      	uxth	r2, r3
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	4413      	add	r3, r2
 8008ce0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3714      	adds	r7, #20
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b086      	sub	sp, #24
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	60f8      	str	r0, [r7, #12]
 8008cf8:	60b9      	str	r1, [r7, #8]
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	789b      	ldrb	r3, [r3, #2]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d002      	beq.n	8008d10 <USBH_CtlReq+0x20>
 8008d0a:	2b02      	cmp	r3, #2
 8008d0c:	d00f      	beq.n	8008d2e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008d0e:	e027      	b.n	8008d60 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	68ba      	ldr	r2, [r7, #8]
 8008d14:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	88fa      	ldrh	r2, [r7, #6]
 8008d1a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2201      	movs	r2, #1
 8008d20:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2202      	movs	r2, #2
 8008d26:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	75fb      	strb	r3, [r7, #23]
      break;
 8008d2c:	e018      	b.n	8008d60 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008d2e:	68f8      	ldr	r0, [r7, #12]
 8008d30:	f000 f81c 	bl	8008d6c <USBH_HandleControl>
 8008d34:	4603      	mov	r3, r0
 8008d36:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008d38:	7dfb      	ldrb	r3, [r7, #23]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d002      	beq.n	8008d44 <USBH_CtlReq+0x54>
 8008d3e:	7dfb      	ldrb	r3, [r7, #23]
 8008d40:	2b03      	cmp	r3, #3
 8008d42:	d106      	bne.n	8008d52 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2201      	movs	r2, #1
 8008d48:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	761a      	strb	r2, [r3, #24]
      break;
 8008d50:	e005      	b.n	8008d5e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008d52:	7dfb      	ldrb	r3, [r7, #23]
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	d102      	bne.n	8008d5e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	709a      	strb	r2, [r3, #2]
      break;
 8008d5e:	bf00      	nop
  }
  return status;
 8008d60:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3718      	adds	r7, #24
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
	...

08008d6c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b086      	sub	sp, #24
 8008d70:	af02      	add	r7, sp, #8
 8008d72:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008d74:	2301      	movs	r3, #1
 8008d76:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	7e1b      	ldrb	r3, [r3, #24]
 8008d80:	3b01      	subs	r3, #1
 8008d82:	2b0a      	cmp	r3, #10
 8008d84:	f200 8156 	bhi.w	8009034 <USBH_HandleControl+0x2c8>
 8008d88:	a201      	add	r2, pc, #4	; (adr r2, 8008d90 <USBH_HandleControl+0x24>)
 8008d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d8e:	bf00      	nop
 8008d90:	08008dbd 	.word	0x08008dbd
 8008d94:	08008dd7 	.word	0x08008dd7
 8008d98:	08008e41 	.word	0x08008e41
 8008d9c:	08008e67 	.word	0x08008e67
 8008da0:	08008e9f 	.word	0x08008e9f
 8008da4:	08008ec9 	.word	0x08008ec9
 8008da8:	08008f1b 	.word	0x08008f1b
 8008dac:	08008f3d 	.word	0x08008f3d
 8008db0:	08008f79 	.word	0x08008f79
 8008db4:	08008f9f 	.word	0x08008f9f
 8008db8:	08008fdd 	.word	0x08008fdd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f103 0110 	add.w	r1, r3, #16
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	795b      	ldrb	r3, [r3, #5]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f943 	bl	8009054 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	761a      	strb	r2, [r3, #24]
      break;
 8008dd4:	e139      	b.n	800904a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	795b      	ldrb	r3, [r3, #5]
 8008dda:	4619      	mov	r1, r3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 fcb7 	bl	8009750 <USBH_LL_GetURBState>
 8008de2:	4603      	mov	r3, r0
 8008de4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008de6:	7bbb      	ldrb	r3, [r7, #14]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d11e      	bne.n	8008e2a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	7c1b      	ldrb	r3, [r3, #16]
 8008df0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008df4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	8adb      	ldrh	r3, [r3, #22]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00a      	beq.n	8008e14 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008dfe:	7b7b      	ldrb	r3, [r7, #13]
 8008e00:	2b80      	cmp	r3, #128	; 0x80
 8008e02:	d103      	bne.n	8008e0c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2203      	movs	r2, #3
 8008e08:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008e0a:	e115      	b.n	8009038 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2205      	movs	r2, #5
 8008e10:	761a      	strb	r2, [r3, #24]
      break;
 8008e12:	e111      	b.n	8009038 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008e14:	7b7b      	ldrb	r3, [r7, #13]
 8008e16:	2b80      	cmp	r3, #128	; 0x80
 8008e18:	d103      	bne.n	8008e22 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2209      	movs	r2, #9
 8008e1e:	761a      	strb	r2, [r3, #24]
      break;
 8008e20:	e10a      	b.n	8009038 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2207      	movs	r2, #7
 8008e26:	761a      	strb	r2, [r3, #24]
      break;
 8008e28:	e106      	b.n	8009038 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008e2a:	7bbb      	ldrb	r3, [r7, #14]
 8008e2c:	2b04      	cmp	r3, #4
 8008e2e:	d003      	beq.n	8008e38 <USBH_HandleControl+0xcc>
 8008e30:	7bbb      	ldrb	r3, [r7, #14]
 8008e32:	2b02      	cmp	r3, #2
 8008e34:	f040 8100 	bne.w	8009038 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	220b      	movs	r2, #11
 8008e3c:	761a      	strb	r2, [r3, #24]
      break;
 8008e3e:	e0fb      	b.n	8009038 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008e46:	b29a      	uxth	r2, r3
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6899      	ldr	r1, [r3, #8]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	899a      	ldrh	r2, [r3, #12]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	791b      	ldrb	r3, [r3, #4]
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 f93a 	bl	80090d2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2204      	movs	r2, #4
 8008e62:	761a      	strb	r2, [r3, #24]
      break;
 8008e64:	e0f1      	b.n	800904a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	791b      	ldrb	r3, [r3, #4]
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 fc6f 	bl	8009750 <USBH_LL_GetURBState>
 8008e72:	4603      	mov	r3, r0
 8008e74:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008e76:	7bbb      	ldrb	r3, [r7, #14]
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d102      	bne.n	8008e82 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2209      	movs	r2, #9
 8008e80:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008e82:	7bbb      	ldrb	r3, [r7, #14]
 8008e84:	2b05      	cmp	r3, #5
 8008e86:	d102      	bne.n	8008e8e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008e88:	2303      	movs	r3, #3
 8008e8a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008e8c:	e0d6      	b.n	800903c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8008e8e:	7bbb      	ldrb	r3, [r7, #14]
 8008e90:	2b04      	cmp	r3, #4
 8008e92:	f040 80d3 	bne.w	800903c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	220b      	movs	r2, #11
 8008e9a:	761a      	strb	r2, [r3, #24]
      break;
 8008e9c:	e0ce      	b.n	800903c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6899      	ldr	r1, [r3, #8]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	899a      	ldrh	r2, [r3, #12]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	795b      	ldrb	r3, [r3, #5]
 8008eaa:	2001      	movs	r0, #1
 8008eac:	9000      	str	r0, [sp, #0]
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 f8ea 	bl	8009088 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008eba:	b29a      	uxth	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2206      	movs	r2, #6
 8008ec4:	761a      	strb	r2, [r3, #24]
      break;
 8008ec6:	e0c0      	b.n	800904a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	795b      	ldrb	r3, [r3, #5]
 8008ecc:	4619      	mov	r1, r3
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 fc3e 	bl	8009750 <USBH_LL_GetURBState>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008ed8:	7bbb      	ldrb	r3, [r7, #14]
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d103      	bne.n	8008ee6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2207      	movs	r2, #7
 8008ee2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008ee4:	e0ac      	b.n	8009040 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8008ee6:	7bbb      	ldrb	r3, [r7, #14]
 8008ee8:	2b05      	cmp	r3, #5
 8008eea:	d105      	bne.n	8008ef8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	220c      	movs	r2, #12
 8008ef0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	73fb      	strb	r3, [r7, #15]
      break;
 8008ef6:	e0a3      	b.n	8009040 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008ef8:	7bbb      	ldrb	r3, [r7, #14]
 8008efa:	2b02      	cmp	r3, #2
 8008efc:	d103      	bne.n	8008f06 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2205      	movs	r2, #5
 8008f02:	761a      	strb	r2, [r3, #24]
      break;
 8008f04:	e09c      	b.n	8009040 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008f06:	7bbb      	ldrb	r3, [r7, #14]
 8008f08:	2b04      	cmp	r3, #4
 8008f0a:	f040 8099 	bne.w	8009040 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	220b      	movs	r2, #11
 8008f12:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008f14:	2302      	movs	r3, #2
 8008f16:	73fb      	strb	r3, [r7, #15]
      break;
 8008f18:	e092      	b.n	8009040 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	791b      	ldrb	r3, [r3, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	2100      	movs	r1, #0
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 f8d5 	bl	80090d2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2208      	movs	r2, #8
 8008f38:	761a      	strb	r2, [r3, #24]

      break;
 8008f3a:	e086      	b.n	800904a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	791b      	ldrb	r3, [r3, #4]
 8008f40:	4619      	mov	r1, r3
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 fc04 	bl	8009750 <USBH_LL_GetURBState>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008f4c:	7bbb      	ldrb	r3, [r7, #14]
 8008f4e:	2b01      	cmp	r3, #1
 8008f50:	d105      	bne.n	8008f5e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	220d      	movs	r2, #13
 8008f56:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008f5c:	e072      	b.n	8009044 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8008f5e:	7bbb      	ldrb	r3, [r7, #14]
 8008f60:	2b04      	cmp	r3, #4
 8008f62:	d103      	bne.n	8008f6c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	220b      	movs	r2, #11
 8008f68:	761a      	strb	r2, [r3, #24]
      break;
 8008f6a:	e06b      	b.n	8009044 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8008f6c:	7bbb      	ldrb	r3, [r7, #14]
 8008f6e:	2b05      	cmp	r3, #5
 8008f70:	d168      	bne.n	8009044 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8008f72:	2303      	movs	r3, #3
 8008f74:	73fb      	strb	r3, [r7, #15]
      break;
 8008f76:	e065      	b.n	8009044 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	795b      	ldrb	r3, [r3, #5]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	9200      	str	r2, [sp, #0]
 8008f80:	2200      	movs	r2, #0
 8008f82:	2100      	movs	r1, #0
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f000 f87f 	bl	8009088 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008f90:	b29a      	uxth	r2, r3
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	220a      	movs	r2, #10
 8008f9a:	761a      	strb	r2, [r3, #24]
      break;
 8008f9c:	e055      	b.n	800904a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	795b      	ldrb	r3, [r3, #5]
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f000 fbd3 	bl	8009750 <USBH_LL_GetURBState>
 8008faa:	4603      	mov	r3, r0
 8008fac:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008fae:	7bbb      	ldrb	r3, [r7, #14]
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d105      	bne.n	8008fc0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	220d      	movs	r2, #13
 8008fbc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008fbe:	e043      	b.n	8009048 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008fc0:	7bbb      	ldrb	r3, [r7, #14]
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	d103      	bne.n	8008fce <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2209      	movs	r2, #9
 8008fca:	761a      	strb	r2, [r3, #24]
      break;
 8008fcc:	e03c      	b.n	8009048 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8008fce:	7bbb      	ldrb	r3, [r7, #14]
 8008fd0:	2b04      	cmp	r3, #4
 8008fd2:	d139      	bne.n	8009048 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	220b      	movs	r2, #11
 8008fd8:	761a      	strb	r2, [r3, #24]
      break;
 8008fda:	e035      	b.n	8009048 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	7e5b      	ldrb	r3, [r3, #25]
 8008fe0:	3301      	adds	r3, #1
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	765a      	strb	r2, [r3, #25]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	7e5b      	ldrb	r3, [r3, #25]
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d806      	bhi.n	8008ffe <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008ffc:	e025      	b.n	800904a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009004:	2106      	movs	r1, #6
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	795b      	ldrb	r3, [r3, #5]
 8009014:	4619      	mov	r1, r3
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 f90c 	bl	8009234 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	791b      	ldrb	r3, [r3, #4]
 8009020:	4619      	mov	r1, r3
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 f906 	bl	8009234 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800902e:	2302      	movs	r3, #2
 8009030:	73fb      	strb	r3, [r7, #15]
      break;
 8009032:	e00a      	b.n	800904a <USBH_HandleControl+0x2de>

    default:
      break;
 8009034:	bf00      	nop
 8009036:	e008      	b.n	800904a <USBH_HandleControl+0x2de>
      break;
 8009038:	bf00      	nop
 800903a:	e006      	b.n	800904a <USBH_HandleControl+0x2de>
      break;
 800903c:	bf00      	nop
 800903e:	e004      	b.n	800904a <USBH_HandleControl+0x2de>
      break;
 8009040:	bf00      	nop
 8009042:	e002      	b.n	800904a <USBH_HandleControl+0x2de>
      break;
 8009044:	bf00      	nop
 8009046:	e000      	b.n	800904a <USBH_HandleControl+0x2de>
      break;
 8009048:	bf00      	nop
  }

  return status;
 800904a:	7bfb      	ldrb	r3, [r7, #15]
}
 800904c:	4618      	mov	r0, r3
 800904e:	3710      	adds	r7, #16
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}

08009054 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b088      	sub	sp, #32
 8009058:	af04      	add	r7, sp, #16
 800905a:	60f8      	str	r0, [r7, #12]
 800905c:	60b9      	str	r1, [r7, #8]
 800905e:	4613      	mov	r3, r2
 8009060:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009062:	79f9      	ldrb	r1, [r7, #7]
 8009064:	2300      	movs	r3, #0
 8009066:	9303      	str	r3, [sp, #12]
 8009068:	2308      	movs	r3, #8
 800906a:	9302      	str	r3, [sp, #8]
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	9301      	str	r3, [sp, #4]
 8009070:	2300      	movs	r3, #0
 8009072:	9300      	str	r3, [sp, #0]
 8009074:	2300      	movs	r3, #0
 8009076:	2200      	movs	r2, #0
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f000 fb38 	bl	80096ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800907e:	2300      	movs	r3, #0
}
 8009080:	4618      	mov	r0, r3
 8009082:	3710      	adds	r7, #16
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b088      	sub	sp, #32
 800908c:	af04      	add	r7, sp, #16
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	4611      	mov	r1, r2
 8009094:	461a      	mov	r2, r3
 8009096:	460b      	mov	r3, r1
 8009098:	80fb      	strh	r3, [r7, #6]
 800909a:	4613      	mov	r3, r2
 800909c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d001      	beq.n	80090ac <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80090a8:	2300      	movs	r3, #0
 80090aa:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80090ac:	7979      	ldrb	r1, [r7, #5]
 80090ae:	7e3b      	ldrb	r3, [r7, #24]
 80090b0:	9303      	str	r3, [sp, #12]
 80090b2:	88fb      	ldrh	r3, [r7, #6]
 80090b4:	9302      	str	r3, [sp, #8]
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	9301      	str	r3, [sp, #4]
 80090ba:	2301      	movs	r3, #1
 80090bc:	9300      	str	r3, [sp, #0]
 80090be:	2300      	movs	r3, #0
 80090c0:	2200      	movs	r2, #0
 80090c2:	68f8      	ldr	r0, [r7, #12]
 80090c4:	f000 fb13 	bl	80096ee <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80090c8:	2300      	movs	r3, #0
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}

080090d2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80090d2:	b580      	push	{r7, lr}
 80090d4:	b088      	sub	sp, #32
 80090d6:	af04      	add	r7, sp, #16
 80090d8:	60f8      	str	r0, [r7, #12]
 80090da:	60b9      	str	r1, [r7, #8]
 80090dc:	4611      	mov	r1, r2
 80090de:	461a      	mov	r2, r3
 80090e0:	460b      	mov	r3, r1
 80090e2:	80fb      	strh	r3, [r7, #6]
 80090e4:	4613      	mov	r3, r2
 80090e6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80090e8:	7979      	ldrb	r1, [r7, #5]
 80090ea:	2300      	movs	r3, #0
 80090ec:	9303      	str	r3, [sp, #12]
 80090ee:	88fb      	ldrh	r3, [r7, #6]
 80090f0:	9302      	str	r3, [sp, #8]
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	9301      	str	r3, [sp, #4]
 80090f6:	2301      	movs	r3, #1
 80090f8:	9300      	str	r3, [sp, #0]
 80090fa:	2300      	movs	r3, #0
 80090fc:	2201      	movs	r2, #1
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f000 faf5 	bl	80096ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009104:	2300      	movs	r3, #0

}
 8009106:	4618      	mov	r0, r3
 8009108:	3710      	adds	r7, #16
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800910e:	b580      	push	{r7, lr}
 8009110:	b088      	sub	sp, #32
 8009112:	af04      	add	r7, sp, #16
 8009114:	60f8      	str	r0, [r7, #12]
 8009116:	60b9      	str	r1, [r7, #8]
 8009118:	4611      	mov	r1, r2
 800911a:	461a      	mov	r2, r3
 800911c:	460b      	mov	r3, r1
 800911e:	80fb      	strh	r3, [r7, #6]
 8009120:	4613      	mov	r3, r2
 8009122:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800912a:	2b00      	cmp	r3, #0
 800912c:	d001      	beq.n	8009132 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800912e:	2300      	movs	r3, #0
 8009130:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009132:	7979      	ldrb	r1, [r7, #5]
 8009134:	7e3b      	ldrb	r3, [r7, #24]
 8009136:	9303      	str	r3, [sp, #12]
 8009138:	88fb      	ldrh	r3, [r7, #6]
 800913a:	9302      	str	r3, [sp, #8]
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	9301      	str	r3, [sp, #4]
 8009140:	2301      	movs	r3, #1
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	2302      	movs	r3, #2
 8009146:	2200      	movs	r2, #0
 8009148:	68f8      	ldr	r0, [r7, #12]
 800914a:	f000 fad0 	bl	80096ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800914e:	2300      	movs	r3, #0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b088      	sub	sp, #32
 800915c:	af04      	add	r7, sp, #16
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	4611      	mov	r1, r2
 8009164:	461a      	mov	r2, r3
 8009166:	460b      	mov	r3, r1
 8009168:	80fb      	strh	r3, [r7, #6]
 800916a:	4613      	mov	r3, r2
 800916c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800916e:	7979      	ldrb	r1, [r7, #5]
 8009170:	2300      	movs	r3, #0
 8009172:	9303      	str	r3, [sp, #12]
 8009174:	88fb      	ldrh	r3, [r7, #6]
 8009176:	9302      	str	r3, [sp, #8]
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	9301      	str	r3, [sp, #4]
 800917c:	2301      	movs	r3, #1
 800917e:	9300      	str	r3, [sp, #0]
 8009180:	2302      	movs	r3, #2
 8009182:	2201      	movs	r2, #1
 8009184:	68f8      	ldr	r0, [r7, #12]
 8009186:	f000 fab2 	bl	80096ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800918a:	2300      	movs	r3, #0
}
 800918c:	4618      	mov	r0, r3
 800918e:	3710      	adds	r7, #16
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b086      	sub	sp, #24
 8009198:	af04      	add	r7, sp, #16
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	4608      	mov	r0, r1
 800919e:	4611      	mov	r1, r2
 80091a0:	461a      	mov	r2, r3
 80091a2:	4603      	mov	r3, r0
 80091a4:	70fb      	strb	r3, [r7, #3]
 80091a6:	460b      	mov	r3, r1
 80091a8:	70bb      	strb	r3, [r7, #2]
 80091aa:	4613      	mov	r3, r2
 80091ac:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80091ae:	7878      	ldrb	r0, [r7, #1]
 80091b0:	78ba      	ldrb	r2, [r7, #2]
 80091b2:	78f9      	ldrb	r1, [r7, #3]
 80091b4:	8b3b      	ldrh	r3, [r7, #24]
 80091b6:	9302      	str	r3, [sp, #8]
 80091b8:	7d3b      	ldrb	r3, [r7, #20]
 80091ba:	9301      	str	r3, [sp, #4]
 80091bc:	7c3b      	ldrb	r3, [r7, #16]
 80091be:	9300      	str	r3, [sp, #0]
 80091c0:	4603      	mov	r3, r0
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fa45 	bl	8009652 <USBH_LL_OpenPipe>

  return USBH_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3708      	adds	r7, #8
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b082      	sub	sp, #8
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
 80091da:	460b      	mov	r3, r1
 80091dc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80091de:	78fb      	ldrb	r3, [r7, #3]
 80091e0:	4619      	mov	r1, r3
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 fa64 	bl	80096b0 <USBH_LL_ClosePipe>

  return USBH_OK;
 80091e8:	2300      	movs	r3, #0
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b084      	sub	sp, #16
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	460b      	mov	r3, r1
 80091fc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 f836 	bl	8009270 <USBH_GetFreePipe>
 8009204:	4603      	mov	r3, r0
 8009206:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009208:	89fb      	ldrh	r3, [r7, #14]
 800920a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800920e:	4293      	cmp	r3, r2
 8009210:	d00a      	beq.n	8009228 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009212:	78fa      	ldrb	r2, [r7, #3]
 8009214:	89fb      	ldrh	r3, [r7, #14]
 8009216:	f003 030f 	and.w	r3, r3, #15
 800921a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800921e:	6879      	ldr	r1, [r7, #4]
 8009220:	33e0      	adds	r3, #224	; 0xe0
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	440b      	add	r3, r1
 8009226:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009228:	89fb      	ldrh	r3, [r7, #14]
 800922a:	b2db      	uxtb	r3, r3
}
 800922c:	4618      	mov	r0, r3
 800922e:	3710      	adds	r7, #16
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	460b      	mov	r3, r1
 800923e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009240:	78fb      	ldrb	r3, [r7, #3]
 8009242:	2b0f      	cmp	r3, #15
 8009244:	d80d      	bhi.n	8009262 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009246:	78fb      	ldrb	r3, [r7, #3]
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	33e0      	adds	r3, #224	; 0xe0
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	4413      	add	r3, r2
 8009250:	685a      	ldr	r2, [r3, #4]
 8009252:	78fb      	ldrb	r3, [r7, #3]
 8009254:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009258:	6879      	ldr	r1, [r7, #4]
 800925a:	33e0      	adds	r3, #224	; 0xe0
 800925c:	009b      	lsls	r3, r3, #2
 800925e:	440b      	add	r3, r1
 8009260:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009262:	2300      	movs	r3, #0
}
 8009264:	4618      	mov	r0, r3
 8009266:	370c      	adds	r7, #12
 8009268:	46bd      	mov	sp, r7
 800926a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926e:	4770      	bx	lr

08009270 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009270:	b480      	push	{r7}
 8009272:	b085      	sub	sp, #20
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009278:	2300      	movs	r3, #0
 800927a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800927c:	2300      	movs	r3, #0
 800927e:	73fb      	strb	r3, [r7, #15]
 8009280:	e00f      	b.n	80092a2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009282:	7bfb      	ldrb	r3, [r7, #15]
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	33e0      	adds	r3, #224	; 0xe0
 8009288:	009b      	lsls	r3, r3, #2
 800928a:	4413      	add	r3, r2
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009292:	2b00      	cmp	r3, #0
 8009294:	d102      	bne.n	800929c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009296:	7bfb      	ldrb	r3, [r7, #15]
 8009298:	b29b      	uxth	r3, r3
 800929a:	e007      	b.n	80092ac <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800929c:	7bfb      	ldrb	r3, [r7, #15]
 800929e:	3301      	adds	r3, #1
 80092a0:	73fb      	strb	r3, [r7, #15]
 80092a2:	7bfb      	ldrb	r3, [r7, #15]
 80092a4:	2b0f      	cmp	r3, #15
 80092a6:	d9ec      	bls.n	8009282 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80092a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3714      	adds	r7, #20
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr

080092b8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80092bc:	2201      	movs	r2, #1
 80092be:	490e      	ldr	r1, [pc, #56]	; (80092f8 <MX_USB_HOST_Init+0x40>)
 80092c0:	480e      	ldr	r0, [pc, #56]	; (80092fc <MX_USB_HOST_Init+0x44>)
 80092c2:	f7fe fb05 	bl	80078d0 <USBH_Init>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d001      	beq.n	80092d0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80092cc:	f7f8 fa4c 	bl	8001768 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80092d0:	490b      	ldr	r1, [pc, #44]	; (8009300 <MX_USB_HOST_Init+0x48>)
 80092d2:	480a      	ldr	r0, [pc, #40]	; (80092fc <MX_USB_HOST_Init+0x44>)
 80092d4:	f7fe fba9 	bl	8007a2a <USBH_RegisterClass>
 80092d8:	4603      	mov	r3, r0
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d001      	beq.n	80092e2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80092de:	f7f8 fa43 	bl	8001768 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80092e2:	4806      	ldr	r0, [pc, #24]	; (80092fc <MX_USB_HOST_Init+0x44>)
 80092e4:	f7fe fc2d 	bl	8007b42 <USBH_Start>
 80092e8:	4603      	mov	r3, r0
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d001      	beq.n	80092f2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80092ee:	f7f8 fa3b 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80092f2:	bf00      	nop
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	08009319 	.word	0x08009319
 80092fc:	20000200 	.word	0x20000200
 8009300:	20000038 	.word	0x20000038

08009304 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009308:	4802      	ldr	r0, [pc, #8]	; (8009314 <MX_USB_HOST_Process+0x10>)
 800930a:	f7fe fc2b 	bl	8007b64 <USBH_Process>
}
 800930e:	bf00      	nop
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	20000200 	.word	0x20000200

08009318 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	460b      	mov	r3, r1
 8009322:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009324:	78fb      	ldrb	r3, [r7, #3]
 8009326:	3b01      	subs	r3, #1
 8009328:	2b04      	cmp	r3, #4
 800932a:	d819      	bhi.n	8009360 <USBH_UserProcess+0x48>
 800932c:	a201      	add	r2, pc, #4	; (adr r2, 8009334 <USBH_UserProcess+0x1c>)
 800932e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009332:	bf00      	nop
 8009334:	08009361 	.word	0x08009361
 8009338:	08009351 	.word	0x08009351
 800933c:	08009361 	.word	0x08009361
 8009340:	08009359 	.word	0x08009359
 8009344:	08009349 	.word	0x08009349
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009348:	4b09      	ldr	r3, [pc, #36]	; (8009370 <USBH_UserProcess+0x58>)
 800934a:	2203      	movs	r2, #3
 800934c:	701a      	strb	r2, [r3, #0]
  break;
 800934e:	e008      	b.n	8009362 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009350:	4b07      	ldr	r3, [pc, #28]	; (8009370 <USBH_UserProcess+0x58>)
 8009352:	2202      	movs	r2, #2
 8009354:	701a      	strb	r2, [r3, #0]
  break;
 8009356:	e004      	b.n	8009362 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009358:	4b05      	ldr	r3, [pc, #20]	; (8009370 <USBH_UserProcess+0x58>)
 800935a:	2201      	movs	r2, #1
 800935c:	701a      	strb	r2, [r3, #0]
  break;
 800935e:	e000      	b.n	8009362 <USBH_UserProcess+0x4a>

  default:
  break;
 8009360:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009362:	bf00      	nop
 8009364:	370c      	adds	r7, #12
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr
 800936e:	bf00      	nop
 8009370:	200005d8 	.word	0x200005d8

08009374 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b08a      	sub	sp, #40	; 0x28
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800937c:	f107 0314 	add.w	r3, r7, #20
 8009380:	2200      	movs	r2, #0
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	605a      	str	r2, [r3, #4]
 8009386:	609a      	str	r2, [r3, #8]
 8009388:	60da      	str	r2, [r3, #12]
 800938a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009394:	d13a      	bne.n	800940c <HAL_HCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009396:	2300      	movs	r3, #0
 8009398:	613b      	str	r3, [r7, #16]
 800939a:	4b1e      	ldr	r3, [pc, #120]	; (8009414 <HAL_HCD_MspInit+0xa0>)
 800939c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800939e:	4a1d      	ldr	r2, [pc, #116]	; (8009414 <HAL_HCD_MspInit+0xa0>)
 80093a0:	f043 0301 	orr.w	r3, r3, #1
 80093a4:	6313      	str	r3, [r2, #48]	; 0x30
 80093a6:	4b1b      	ldr	r3, [pc, #108]	; (8009414 <HAL_HCD_MspInit+0xa0>)
 80093a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093aa:	f003 0301 	and.w	r3, r3, #1
 80093ae:	613b      	str	r3, [r7, #16]
 80093b0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80093b2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80093b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093b8:	2302      	movs	r3, #2
 80093ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093bc:	2300      	movs	r3, #0
 80093be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093c0:	2300      	movs	r3, #0
 80093c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80093c4:	230a      	movs	r3, #10
 80093c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093c8:	f107 0314 	add.w	r3, r7, #20
 80093cc:	4619      	mov	r1, r3
 80093ce:	4812      	ldr	r0, [pc, #72]	; (8009418 <HAL_HCD_MspInit+0xa4>)
 80093d0:	f7f8 fd7a 	bl	8001ec8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80093d4:	4b0f      	ldr	r3, [pc, #60]	; (8009414 <HAL_HCD_MspInit+0xa0>)
 80093d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093d8:	4a0e      	ldr	r2, [pc, #56]	; (8009414 <HAL_HCD_MspInit+0xa0>)
 80093da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093de:	6353      	str	r3, [r2, #52]	; 0x34
 80093e0:	2300      	movs	r3, #0
 80093e2:	60fb      	str	r3, [r7, #12]
 80093e4:	4b0b      	ldr	r3, [pc, #44]	; (8009414 <HAL_HCD_MspInit+0xa0>)
 80093e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093e8:	4a0a      	ldr	r2, [pc, #40]	; (8009414 <HAL_HCD_MspInit+0xa0>)
 80093ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80093ee:	6453      	str	r3, [r2, #68]	; 0x44
 80093f0:	4b08      	ldr	r3, [pc, #32]	; (8009414 <HAL_HCD_MspInit+0xa0>)
 80093f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80093f8:	60fb      	str	r3, [r7, #12]
 80093fa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80093fc:	2200      	movs	r2, #0
 80093fe:	2100      	movs	r1, #0
 8009400:	2043      	movs	r0, #67	; 0x43
 8009402:	f7f8 fc98 	bl	8001d36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009406:	2043      	movs	r0, #67	; 0x43
 8009408:	f7f8 fcb1 	bl	8001d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800940c:	bf00      	nop
 800940e:	3728      	adds	r7, #40	; 0x28
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}
 8009414:	40023800 	.word	0x40023800
 8009418:	40020000 	.word	0x40020000

0800941c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800942a:	4618      	mov	r0, r3
 800942c:	f7fe ff79 	bl	8008322 <USBH_LL_IncTimer>
}
 8009430:	bf00      	nop
 8009432:	3708      	adds	r7, #8
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 8009446:	4618      	mov	r0, r3
 8009448:	f7fe ffb1 	bl	80083ae <USBH_LL_Connect>
}
 800944c:	bf00      	nop
 800944e:	3708      	adds	r7, #8
 8009450:	46bd      	mov	sp, r7
 8009452:	bd80      	pop	{r7, pc}

08009454 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b082      	sub	sp, #8
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 8009462:	4618      	mov	r0, r3
 8009464:	f7fe ffba 	bl	80083dc <USBH_LL_Disconnect>
}
 8009468:	bf00      	nop
 800946a:	3708      	adds	r7, #8
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	460b      	mov	r3, r1
 800947a:	70fb      	strb	r3, [r7, #3]
 800947c:	4613      	mov	r3, r2
 800947e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009480:	bf00      	nop
 8009482:	370c      	adds	r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800949a:	4618      	mov	r0, r3
 800949c:	f7fe ff6b 	bl	8008376 <USBH_LL_PortEnabled>
}
 80094a0:	bf00      	nop
 80094a2:	3708      	adds	r7, #8
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b082      	sub	sp, #8
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fe ff6b 	bl	8008392 <USBH_LL_PortDisabled>
}
 80094bc:	bf00      	nop
 80094be:	3708      	adds	r7, #8
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}

080094c4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b082      	sub	sp, #8
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d12a      	bne.n	800952c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80094d6:	4a18      	ldr	r2, [pc, #96]	; (8009538 <USBH_LL_Init+0x74>)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8c2 33dc 	str.w	r3, [r2, #988]	; 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a15      	ldr	r2, [pc, #84]	; (8009538 <USBH_LL_Init+0x74>)
 80094e2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80094e6:	4b14      	ldr	r3, [pc, #80]	; (8009538 <USBH_LL_Init+0x74>)
 80094e8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80094ec:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80094ee:	4b12      	ldr	r3, [pc, #72]	; (8009538 <USBH_LL_Init+0x74>)
 80094f0:	2208      	movs	r2, #8
 80094f2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80094f4:	4b10      	ldr	r3, [pc, #64]	; (8009538 <USBH_LL_Init+0x74>)
 80094f6:	2201      	movs	r2, #1
 80094f8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80094fa:	4b0f      	ldr	r3, [pc, #60]	; (8009538 <USBH_LL_Init+0x74>)
 80094fc:	2200      	movs	r2, #0
 80094fe:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009500:	4b0d      	ldr	r3, [pc, #52]	; (8009538 <USBH_LL_Init+0x74>)
 8009502:	2202      	movs	r2, #2
 8009504:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009506:	4b0c      	ldr	r3, [pc, #48]	; (8009538 <USBH_LL_Init+0x74>)
 8009508:	2200      	movs	r2, #0
 800950a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800950c:	480a      	ldr	r0, [pc, #40]	; (8009538 <USBH_LL_Init+0x74>)
 800950e:	f7f8 fe90 	bl	8002232 <HAL_HCD_Init>
 8009512:	4603      	mov	r3, r0
 8009514:	2b00      	cmp	r3, #0
 8009516:	d001      	beq.n	800951c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009518:	f7f8 f926 	bl	8001768 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800951c:	4806      	ldr	r0, [pc, #24]	; (8009538 <USBH_LL_Init+0x74>)
 800951e:	f7f9 faf1 	bl	8002b04 <HAL_HCD_GetCurrentFrame>
 8009522:	4603      	mov	r3, r0
 8009524:	4619      	mov	r1, r3
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f7fe feec 	bl	8008304 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800952c:	2300      	movs	r3, #0
}
 800952e:	4618      	mov	r0, r3
 8009530:	3708      	adds	r7, #8
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	200005dc 	.word	0x200005dc

0800953c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009544:	2300      	movs	r3, #0
 8009546:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009548:	2300      	movs	r3, #0
 800954a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009552:	4618      	mov	r0, r3
 8009554:	f7f9 fa5e 	bl	8002a14 <HAL_HCD_Start>
 8009558:	4603      	mov	r3, r0
 800955a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800955c:	7bfb      	ldrb	r3, [r7, #15]
 800955e:	4618      	mov	r0, r3
 8009560:	f000 f95e 	bl	8009820 <USBH_Get_USB_Status>
 8009564:	4603      	mov	r3, r0
 8009566:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009568:	7bbb      	ldrb	r3, [r7, #14]
}
 800956a:	4618      	mov	r0, r3
 800956c:	3710      	adds	r7, #16
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}

08009572 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009572:	b580      	push	{r7, lr}
 8009574:	b084      	sub	sp, #16
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800957e:	2300      	movs	r3, #0
 8009580:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009588:	4618      	mov	r0, r3
 800958a:	f7f9 fa66 	bl	8002a5a <HAL_HCD_Stop>
 800958e:	4603      	mov	r3, r0
 8009590:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009592:	7bfb      	ldrb	r3, [r7, #15]
 8009594:	4618      	mov	r0, r3
 8009596:	f000 f943 	bl	8009820 <USBH_Get_USB_Status>
 800959a:	4603      	mov	r3, r0
 800959c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800959e:	7bbb      	ldrb	r3, [r7, #14]
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3710      	adds	r7, #16
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80095b0:	2301      	movs	r3, #1
 80095b2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7f9 fab0 	bl	8002b20 <HAL_HCD_GetCurrentSpeed>
 80095c0:	4603      	mov	r3, r0
 80095c2:	2b02      	cmp	r3, #2
 80095c4:	d00c      	beq.n	80095e0 <USBH_LL_GetSpeed+0x38>
 80095c6:	2b02      	cmp	r3, #2
 80095c8:	d80d      	bhi.n	80095e6 <USBH_LL_GetSpeed+0x3e>
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d002      	beq.n	80095d4 <USBH_LL_GetSpeed+0x2c>
 80095ce:	2b01      	cmp	r3, #1
 80095d0:	d003      	beq.n	80095da <USBH_LL_GetSpeed+0x32>
 80095d2:	e008      	b.n	80095e6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80095d4:	2300      	movs	r3, #0
 80095d6:	73fb      	strb	r3, [r7, #15]
    break;
 80095d8:	e008      	b.n	80095ec <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80095da:	2301      	movs	r3, #1
 80095dc:	73fb      	strb	r3, [r7, #15]
    break;
 80095de:	e005      	b.n	80095ec <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80095e0:	2302      	movs	r3, #2
 80095e2:	73fb      	strb	r3, [r7, #15]
    break;
 80095e4:	e002      	b.n	80095ec <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80095e6:	2301      	movs	r3, #1
 80095e8:	73fb      	strb	r3, [r7, #15]
    break;
 80095ea:	bf00      	nop
  }
  return  speed;
 80095ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b084      	sub	sp, #16
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095fe:	2300      	movs	r3, #0
 8009600:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009602:	2300      	movs	r3, #0
 8009604:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800960c:	4618      	mov	r0, r3
 800960e:	f7f9 fa41 	bl	8002a94 <HAL_HCD_ResetPort>
 8009612:	4603      	mov	r3, r0
 8009614:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009616:	7bfb      	ldrb	r3, [r7, #15]
 8009618:	4618      	mov	r0, r3
 800961a:	f000 f901 	bl	8009820 <USBH_Get_USB_Status>
 800961e:	4603      	mov	r3, r0
 8009620:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009622:	7bbb      	ldrb	r3, [r7, #14]
}
 8009624:	4618      	mov	r0, r3
 8009626:	3710      	adds	r7, #16
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	460b      	mov	r3, r1
 8009636:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800963e:	78fa      	ldrb	r2, [r7, #3]
 8009640:	4611      	mov	r1, r2
 8009642:	4618      	mov	r0, r3
 8009644:	f7f9 fa49 	bl	8002ada <HAL_HCD_HC_GetXferCount>
 8009648:	4603      	mov	r3, r0
}
 800964a:	4618      	mov	r0, r3
 800964c:	3708      	adds	r7, #8
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}

08009652 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009652:	b590      	push	{r4, r7, lr}
 8009654:	b089      	sub	sp, #36	; 0x24
 8009656:	af04      	add	r7, sp, #16
 8009658:	6078      	str	r0, [r7, #4]
 800965a:	4608      	mov	r0, r1
 800965c:	4611      	mov	r1, r2
 800965e:	461a      	mov	r2, r3
 8009660:	4603      	mov	r3, r0
 8009662:	70fb      	strb	r3, [r7, #3]
 8009664:	460b      	mov	r3, r1
 8009666:	70bb      	strb	r3, [r7, #2]
 8009668:	4613      	mov	r3, r2
 800966a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800966c:	2300      	movs	r3, #0
 800966e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009670:	2300      	movs	r3, #0
 8009672:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800967a:	787c      	ldrb	r4, [r7, #1]
 800967c:	78ba      	ldrb	r2, [r7, #2]
 800967e:	78f9      	ldrb	r1, [r7, #3]
 8009680:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009682:	9302      	str	r3, [sp, #8]
 8009684:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009688:	9301      	str	r3, [sp, #4]
 800968a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800968e:	9300      	str	r3, [sp, #0]
 8009690:	4623      	mov	r3, r4
 8009692:	f7f8 fe35 	bl	8002300 <HAL_HCD_HC_Init>
 8009696:	4603      	mov	r3, r0
 8009698:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800969a:	7bfb      	ldrb	r3, [r7, #15]
 800969c:	4618      	mov	r0, r3
 800969e:	f000 f8bf 	bl	8009820 <USBH_Get_USB_Status>
 80096a2:	4603      	mov	r3, r0
 80096a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3714      	adds	r7, #20
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd90      	pop	{r4, r7, pc}

080096b0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b084      	sub	sp, #16
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	460b      	mov	r3, r1
 80096ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096bc:	2300      	movs	r3, #0
 80096be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80096c0:	2300      	movs	r3, #0
 80096c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80096ca:	78fa      	ldrb	r2, [r7, #3]
 80096cc:	4611      	mov	r1, r2
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7f8 fece 	bl	8002470 <HAL_HCD_HC_Halt>
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
 80096da:	4618      	mov	r0, r3
 80096dc:	f000 f8a0 	bl	8009820 <USBH_Get_USB_Status>
 80096e0:	4603      	mov	r3, r0
 80096e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}

080096ee <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80096ee:	b590      	push	{r4, r7, lr}
 80096f0:	b089      	sub	sp, #36	; 0x24
 80096f2:	af04      	add	r7, sp, #16
 80096f4:	6078      	str	r0, [r7, #4]
 80096f6:	4608      	mov	r0, r1
 80096f8:	4611      	mov	r1, r2
 80096fa:	461a      	mov	r2, r3
 80096fc:	4603      	mov	r3, r0
 80096fe:	70fb      	strb	r3, [r7, #3]
 8009700:	460b      	mov	r3, r1
 8009702:	70bb      	strb	r3, [r7, #2]
 8009704:	4613      	mov	r3, r2
 8009706:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009708:	2300      	movs	r3, #0
 800970a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800970c:	2300      	movs	r3, #0
 800970e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8009716:	787c      	ldrb	r4, [r7, #1]
 8009718:	78ba      	ldrb	r2, [r7, #2]
 800971a:	78f9      	ldrb	r1, [r7, #3]
 800971c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009720:	9303      	str	r3, [sp, #12]
 8009722:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009724:	9302      	str	r3, [sp, #8]
 8009726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009728:	9301      	str	r3, [sp, #4]
 800972a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800972e:	9300      	str	r3, [sp, #0]
 8009730:	4623      	mov	r3, r4
 8009732:	f7f8 fec1 	bl	80024b8 <HAL_HCD_HC_SubmitRequest>
 8009736:	4603      	mov	r3, r0
 8009738:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800973a:	7bfb      	ldrb	r3, [r7, #15]
 800973c:	4618      	mov	r0, r3
 800973e:	f000 f86f 	bl	8009820 <USBH_Get_USB_Status>
 8009742:	4603      	mov	r3, r0
 8009744:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009746:	7bbb      	ldrb	r3, [r7, #14]
}
 8009748:	4618      	mov	r0, r3
 800974a:	3714      	adds	r7, #20
 800974c:	46bd      	mov	sp, r7
 800974e:	bd90      	pop	{r4, r7, pc}

08009750 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b082      	sub	sp, #8
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	460b      	mov	r3, r1
 800975a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009762:	78fa      	ldrb	r2, [r7, #3]
 8009764:	4611      	mov	r1, r2
 8009766:	4618      	mov	r0, r3
 8009768:	f7f9 f9a2 	bl	8002ab0 <HAL_HCD_HC_GetURBState>
 800976c:	4603      	mov	r3, r0
}
 800976e:	4618      	mov	r0, r3
 8009770:	3708      	adds	r7, #8
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}

08009776 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b082      	sub	sp, #8
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
 800977e:	460b      	mov	r3, r1
 8009780:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8009788:	2b01      	cmp	r3, #1
 800978a:	d103      	bne.n	8009794 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800978c:	78fb      	ldrb	r3, [r7, #3]
 800978e:	4618      	mov	r0, r3
 8009790:	f000 f872 	bl	8009878 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009794:	20c8      	movs	r0, #200	; 0xc8
 8009796:	f7f8 f9cf 	bl	8001b38 <HAL_Delay>
  return USBH_OK;
 800979a:	2300      	movs	r3, #0
}
 800979c:	4618      	mov	r0, r3
 800979e:	3708      	adds	r7, #8
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}

080097a4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b085      	sub	sp, #20
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
 80097ac:	460b      	mov	r3, r1
 80097ae:	70fb      	strb	r3, [r7, #3]
 80097b0:	4613      	mov	r3, r2
 80097b2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80097ba:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80097bc:	78fa      	ldrb	r2, [r7, #3]
 80097be:	68f9      	ldr	r1, [r7, #12]
 80097c0:	4613      	mov	r3, r2
 80097c2:	011b      	lsls	r3, r3, #4
 80097c4:	1a9b      	subs	r3, r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	440b      	add	r3, r1
 80097ca:	3317      	adds	r3, #23
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d00a      	beq.n	80097e8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80097d2:	78fa      	ldrb	r2, [r7, #3]
 80097d4:	68f9      	ldr	r1, [r7, #12]
 80097d6:	4613      	mov	r3, r2
 80097d8:	011b      	lsls	r3, r3, #4
 80097da:	1a9b      	subs	r3, r3, r2
 80097dc:	009b      	lsls	r3, r3, #2
 80097de:	440b      	add	r3, r1
 80097e0:	333c      	adds	r3, #60	; 0x3c
 80097e2:	78ba      	ldrb	r2, [r7, #2]
 80097e4:	701a      	strb	r2, [r3, #0]
 80097e6:	e009      	b.n	80097fc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80097e8:	78fa      	ldrb	r2, [r7, #3]
 80097ea:	68f9      	ldr	r1, [r7, #12]
 80097ec:	4613      	mov	r3, r2
 80097ee:	011b      	lsls	r3, r3, #4
 80097f0:	1a9b      	subs	r3, r3, r2
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	440b      	add	r3, r1
 80097f6:	333d      	adds	r3, #61	; 0x3d
 80097f8:	78ba      	ldrb	r2, [r7, #2]
 80097fa:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3714      	adds	r7, #20
 8009802:	46bd      	mov	sp, r7
 8009804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009808:	4770      	bx	lr

0800980a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800980a:	b580      	push	{r7, lr}
 800980c:	b082      	sub	sp, #8
 800980e:	af00      	add	r7, sp, #0
 8009810:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f7f8 f990 	bl	8001b38 <HAL_Delay>
}
 8009818:	bf00      	nop
 800981a:	3708      	adds	r7, #8
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}

08009820 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009820:	b480      	push	{r7}
 8009822:	b085      	sub	sp, #20
 8009824:	af00      	add	r7, sp, #0
 8009826:	4603      	mov	r3, r0
 8009828:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800982a:	2300      	movs	r3, #0
 800982c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800982e:	79fb      	ldrb	r3, [r7, #7]
 8009830:	2b03      	cmp	r3, #3
 8009832:	d817      	bhi.n	8009864 <USBH_Get_USB_Status+0x44>
 8009834:	a201      	add	r2, pc, #4	; (adr r2, 800983c <USBH_Get_USB_Status+0x1c>)
 8009836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800983a:	bf00      	nop
 800983c:	0800984d 	.word	0x0800984d
 8009840:	08009853 	.word	0x08009853
 8009844:	08009859 	.word	0x08009859
 8009848:	0800985f 	.word	0x0800985f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800984c:	2300      	movs	r3, #0
 800984e:	73fb      	strb	r3, [r7, #15]
    break;
 8009850:	e00b      	b.n	800986a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009852:	2302      	movs	r3, #2
 8009854:	73fb      	strb	r3, [r7, #15]
    break;
 8009856:	e008      	b.n	800986a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009858:	2301      	movs	r3, #1
 800985a:	73fb      	strb	r3, [r7, #15]
    break;
 800985c:	e005      	b.n	800986a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800985e:	2302      	movs	r3, #2
 8009860:	73fb      	strb	r3, [r7, #15]
    break;
 8009862:	e002      	b.n	800986a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009864:	2302      	movs	r3, #2
 8009866:	73fb      	strb	r3, [r7, #15]
    break;
 8009868:	bf00      	nop
  }
  return usb_status;
 800986a:	7bfb      	ldrb	r3, [r7, #15]
}
 800986c:	4618      	mov	r0, r3
 800986e:	3714      	adds	r7, #20
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	4603      	mov	r3, r0
 8009880:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009882:	79fb      	ldrb	r3, [r7, #7]
 8009884:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009886:	79fb      	ldrb	r3, [r7, #7]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d102      	bne.n	8009892 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800988c:	2300      	movs	r3, #0
 800988e:	73fb      	strb	r3, [r7, #15]
 8009890:	e001      	b.n	8009896 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009892:	2301      	movs	r3, #1
 8009894:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009896:	7bfb      	ldrb	r3, [r7, #15]
 8009898:	461a      	mov	r2, r3
 800989a:	2101      	movs	r1, #1
 800989c:	4803      	ldr	r0, [pc, #12]	; (80098ac <MX_DriverVbusFS+0x34>)
 800989e:	f7f8 fcaf 	bl	8002200 <HAL_GPIO_WritePin>
}
 80098a2:	bf00      	nop
 80098a4:	3710      	adds	r7, #16
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	40020800 	.word	0x40020800

080098b0 <malloc>:
 80098b0:	4b02      	ldr	r3, [pc, #8]	; (80098bc <malloc+0xc>)
 80098b2:	4601      	mov	r1, r0
 80098b4:	6818      	ldr	r0, [r3, #0]
 80098b6:	f000 b82b 	b.w	8009910 <_malloc_r>
 80098ba:	bf00      	nop
 80098bc:	200000a4 	.word	0x200000a4

080098c0 <free>:
 80098c0:	4b02      	ldr	r3, [pc, #8]	; (80098cc <free+0xc>)
 80098c2:	4601      	mov	r1, r0
 80098c4:	6818      	ldr	r0, [r3, #0]
 80098c6:	f000 b8f3 	b.w	8009ab0 <_free_r>
 80098ca:	bf00      	nop
 80098cc:	200000a4 	.word	0x200000a4

080098d0 <sbrk_aligned>:
 80098d0:	b570      	push	{r4, r5, r6, lr}
 80098d2:	4e0e      	ldr	r6, [pc, #56]	; (800990c <sbrk_aligned+0x3c>)
 80098d4:	460c      	mov	r4, r1
 80098d6:	6831      	ldr	r1, [r6, #0]
 80098d8:	4605      	mov	r5, r0
 80098da:	b911      	cbnz	r1, 80098e2 <sbrk_aligned+0x12>
 80098dc:	f000 f8ac 	bl	8009a38 <_sbrk_r>
 80098e0:	6030      	str	r0, [r6, #0]
 80098e2:	4621      	mov	r1, r4
 80098e4:	4628      	mov	r0, r5
 80098e6:	f000 f8a7 	bl	8009a38 <_sbrk_r>
 80098ea:	1c43      	adds	r3, r0, #1
 80098ec:	d00a      	beq.n	8009904 <sbrk_aligned+0x34>
 80098ee:	1cc4      	adds	r4, r0, #3
 80098f0:	f024 0403 	bic.w	r4, r4, #3
 80098f4:	42a0      	cmp	r0, r4
 80098f6:	d007      	beq.n	8009908 <sbrk_aligned+0x38>
 80098f8:	1a21      	subs	r1, r4, r0
 80098fa:	4628      	mov	r0, r5
 80098fc:	f000 f89c 	bl	8009a38 <_sbrk_r>
 8009900:	3001      	adds	r0, #1
 8009902:	d101      	bne.n	8009908 <sbrk_aligned+0x38>
 8009904:	f04f 34ff 	mov.w	r4, #4294967295
 8009908:	4620      	mov	r0, r4
 800990a:	bd70      	pop	{r4, r5, r6, pc}
 800990c:	200009c0 	.word	0x200009c0

08009910 <_malloc_r>:
 8009910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009914:	1ccd      	adds	r5, r1, #3
 8009916:	f025 0503 	bic.w	r5, r5, #3
 800991a:	3508      	adds	r5, #8
 800991c:	2d0c      	cmp	r5, #12
 800991e:	bf38      	it	cc
 8009920:	250c      	movcc	r5, #12
 8009922:	2d00      	cmp	r5, #0
 8009924:	4607      	mov	r7, r0
 8009926:	db01      	blt.n	800992c <_malloc_r+0x1c>
 8009928:	42a9      	cmp	r1, r5
 800992a:	d905      	bls.n	8009938 <_malloc_r+0x28>
 800992c:	230c      	movs	r3, #12
 800992e:	603b      	str	r3, [r7, #0]
 8009930:	2600      	movs	r6, #0
 8009932:	4630      	mov	r0, r6
 8009934:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009938:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009a0c <_malloc_r+0xfc>
 800993c:	f000 f868 	bl	8009a10 <__malloc_lock>
 8009940:	f8d8 3000 	ldr.w	r3, [r8]
 8009944:	461c      	mov	r4, r3
 8009946:	bb5c      	cbnz	r4, 80099a0 <_malloc_r+0x90>
 8009948:	4629      	mov	r1, r5
 800994a:	4638      	mov	r0, r7
 800994c:	f7ff ffc0 	bl	80098d0 <sbrk_aligned>
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	4604      	mov	r4, r0
 8009954:	d155      	bne.n	8009a02 <_malloc_r+0xf2>
 8009956:	f8d8 4000 	ldr.w	r4, [r8]
 800995a:	4626      	mov	r6, r4
 800995c:	2e00      	cmp	r6, #0
 800995e:	d145      	bne.n	80099ec <_malloc_r+0xdc>
 8009960:	2c00      	cmp	r4, #0
 8009962:	d048      	beq.n	80099f6 <_malloc_r+0xe6>
 8009964:	6823      	ldr	r3, [r4, #0]
 8009966:	4631      	mov	r1, r6
 8009968:	4638      	mov	r0, r7
 800996a:	eb04 0903 	add.w	r9, r4, r3
 800996e:	f000 f863 	bl	8009a38 <_sbrk_r>
 8009972:	4581      	cmp	r9, r0
 8009974:	d13f      	bne.n	80099f6 <_malloc_r+0xe6>
 8009976:	6821      	ldr	r1, [r4, #0]
 8009978:	1a6d      	subs	r5, r5, r1
 800997a:	4629      	mov	r1, r5
 800997c:	4638      	mov	r0, r7
 800997e:	f7ff ffa7 	bl	80098d0 <sbrk_aligned>
 8009982:	3001      	adds	r0, #1
 8009984:	d037      	beq.n	80099f6 <_malloc_r+0xe6>
 8009986:	6823      	ldr	r3, [r4, #0]
 8009988:	442b      	add	r3, r5
 800998a:	6023      	str	r3, [r4, #0]
 800998c:	f8d8 3000 	ldr.w	r3, [r8]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d038      	beq.n	8009a06 <_malloc_r+0xf6>
 8009994:	685a      	ldr	r2, [r3, #4]
 8009996:	42a2      	cmp	r2, r4
 8009998:	d12b      	bne.n	80099f2 <_malloc_r+0xe2>
 800999a:	2200      	movs	r2, #0
 800999c:	605a      	str	r2, [r3, #4]
 800999e:	e00f      	b.n	80099c0 <_malloc_r+0xb0>
 80099a0:	6822      	ldr	r2, [r4, #0]
 80099a2:	1b52      	subs	r2, r2, r5
 80099a4:	d41f      	bmi.n	80099e6 <_malloc_r+0xd6>
 80099a6:	2a0b      	cmp	r2, #11
 80099a8:	d917      	bls.n	80099da <_malloc_r+0xca>
 80099aa:	1961      	adds	r1, r4, r5
 80099ac:	42a3      	cmp	r3, r4
 80099ae:	6025      	str	r5, [r4, #0]
 80099b0:	bf18      	it	ne
 80099b2:	6059      	strne	r1, [r3, #4]
 80099b4:	6863      	ldr	r3, [r4, #4]
 80099b6:	bf08      	it	eq
 80099b8:	f8c8 1000 	streq.w	r1, [r8]
 80099bc:	5162      	str	r2, [r4, r5]
 80099be:	604b      	str	r3, [r1, #4]
 80099c0:	4638      	mov	r0, r7
 80099c2:	f104 060b 	add.w	r6, r4, #11
 80099c6:	f000 f829 	bl	8009a1c <__malloc_unlock>
 80099ca:	f026 0607 	bic.w	r6, r6, #7
 80099ce:	1d23      	adds	r3, r4, #4
 80099d0:	1af2      	subs	r2, r6, r3
 80099d2:	d0ae      	beq.n	8009932 <_malloc_r+0x22>
 80099d4:	1b9b      	subs	r3, r3, r6
 80099d6:	50a3      	str	r3, [r4, r2]
 80099d8:	e7ab      	b.n	8009932 <_malloc_r+0x22>
 80099da:	42a3      	cmp	r3, r4
 80099dc:	6862      	ldr	r2, [r4, #4]
 80099de:	d1dd      	bne.n	800999c <_malloc_r+0x8c>
 80099e0:	f8c8 2000 	str.w	r2, [r8]
 80099e4:	e7ec      	b.n	80099c0 <_malloc_r+0xb0>
 80099e6:	4623      	mov	r3, r4
 80099e8:	6864      	ldr	r4, [r4, #4]
 80099ea:	e7ac      	b.n	8009946 <_malloc_r+0x36>
 80099ec:	4634      	mov	r4, r6
 80099ee:	6876      	ldr	r6, [r6, #4]
 80099f0:	e7b4      	b.n	800995c <_malloc_r+0x4c>
 80099f2:	4613      	mov	r3, r2
 80099f4:	e7cc      	b.n	8009990 <_malloc_r+0x80>
 80099f6:	230c      	movs	r3, #12
 80099f8:	603b      	str	r3, [r7, #0]
 80099fa:	4638      	mov	r0, r7
 80099fc:	f000 f80e 	bl	8009a1c <__malloc_unlock>
 8009a00:	e797      	b.n	8009932 <_malloc_r+0x22>
 8009a02:	6025      	str	r5, [r4, #0]
 8009a04:	e7dc      	b.n	80099c0 <_malloc_r+0xb0>
 8009a06:	605b      	str	r3, [r3, #4]
 8009a08:	deff      	udf	#255	; 0xff
 8009a0a:	bf00      	nop
 8009a0c:	200009bc 	.word	0x200009bc

08009a10 <__malloc_lock>:
 8009a10:	4801      	ldr	r0, [pc, #4]	; (8009a18 <__malloc_lock+0x8>)
 8009a12:	f000 b84b 	b.w	8009aac <__retarget_lock_acquire_recursive>
 8009a16:	bf00      	nop
 8009a18:	20000b00 	.word	0x20000b00

08009a1c <__malloc_unlock>:
 8009a1c:	4801      	ldr	r0, [pc, #4]	; (8009a24 <__malloc_unlock+0x8>)
 8009a1e:	f000 b846 	b.w	8009aae <__retarget_lock_release_recursive>
 8009a22:	bf00      	nop
 8009a24:	20000b00 	.word	0x20000b00

08009a28 <memset>:
 8009a28:	4402      	add	r2, r0
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d100      	bne.n	8009a32 <memset+0xa>
 8009a30:	4770      	bx	lr
 8009a32:	f803 1b01 	strb.w	r1, [r3], #1
 8009a36:	e7f9      	b.n	8009a2c <memset+0x4>

08009a38 <_sbrk_r>:
 8009a38:	b538      	push	{r3, r4, r5, lr}
 8009a3a:	4d06      	ldr	r5, [pc, #24]	; (8009a54 <_sbrk_r+0x1c>)
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	4604      	mov	r4, r0
 8009a40:	4608      	mov	r0, r1
 8009a42:	602b      	str	r3, [r5, #0]
 8009a44:	f7f7 ff94 	bl	8001970 <_sbrk>
 8009a48:	1c43      	adds	r3, r0, #1
 8009a4a:	d102      	bne.n	8009a52 <_sbrk_r+0x1a>
 8009a4c:	682b      	ldr	r3, [r5, #0]
 8009a4e:	b103      	cbz	r3, 8009a52 <_sbrk_r+0x1a>
 8009a50:	6023      	str	r3, [r4, #0]
 8009a52:	bd38      	pop	{r3, r4, r5, pc}
 8009a54:	20000afc 	.word	0x20000afc

08009a58 <__errno>:
 8009a58:	4b01      	ldr	r3, [pc, #4]	; (8009a60 <__errno+0x8>)
 8009a5a:	6818      	ldr	r0, [r3, #0]
 8009a5c:	4770      	bx	lr
 8009a5e:	bf00      	nop
 8009a60:	200000a4 	.word	0x200000a4

08009a64 <__libc_init_array>:
 8009a64:	b570      	push	{r4, r5, r6, lr}
 8009a66:	4d0d      	ldr	r5, [pc, #52]	; (8009a9c <__libc_init_array+0x38>)
 8009a68:	4c0d      	ldr	r4, [pc, #52]	; (8009aa0 <__libc_init_array+0x3c>)
 8009a6a:	1b64      	subs	r4, r4, r5
 8009a6c:	10a4      	asrs	r4, r4, #2
 8009a6e:	2600      	movs	r6, #0
 8009a70:	42a6      	cmp	r6, r4
 8009a72:	d109      	bne.n	8009a88 <__libc_init_array+0x24>
 8009a74:	4d0b      	ldr	r5, [pc, #44]	; (8009aa4 <__libc_init_array+0x40>)
 8009a76:	4c0c      	ldr	r4, [pc, #48]	; (8009aa8 <__libc_init_array+0x44>)
 8009a78:	f000 fbda 	bl	800a230 <_init>
 8009a7c:	1b64      	subs	r4, r4, r5
 8009a7e:	10a4      	asrs	r4, r4, #2
 8009a80:	2600      	movs	r6, #0
 8009a82:	42a6      	cmp	r6, r4
 8009a84:	d105      	bne.n	8009a92 <__libc_init_array+0x2e>
 8009a86:	bd70      	pop	{r4, r5, r6, pc}
 8009a88:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a8c:	4798      	blx	r3
 8009a8e:	3601      	adds	r6, #1
 8009a90:	e7ee      	b.n	8009a70 <__libc_init_array+0xc>
 8009a92:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a96:	4798      	blx	r3
 8009a98:	3601      	adds	r6, #1
 8009a9a:	e7f2      	b.n	8009a82 <__libc_init_array+0x1e>
 8009a9c:	0800a33c 	.word	0x0800a33c
 8009aa0:	0800a33c 	.word	0x0800a33c
 8009aa4:	0800a33c 	.word	0x0800a33c
 8009aa8:	0800a340 	.word	0x0800a340

08009aac <__retarget_lock_acquire_recursive>:
 8009aac:	4770      	bx	lr

08009aae <__retarget_lock_release_recursive>:
 8009aae:	4770      	bx	lr

08009ab0 <_free_r>:
 8009ab0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ab2:	2900      	cmp	r1, #0
 8009ab4:	d044      	beq.n	8009b40 <_free_r+0x90>
 8009ab6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aba:	9001      	str	r0, [sp, #4]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	f1a1 0404 	sub.w	r4, r1, #4
 8009ac2:	bfb8      	it	lt
 8009ac4:	18e4      	addlt	r4, r4, r3
 8009ac6:	f7ff ffa3 	bl	8009a10 <__malloc_lock>
 8009aca:	4a1e      	ldr	r2, [pc, #120]	; (8009b44 <_free_r+0x94>)
 8009acc:	9801      	ldr	r0, [sp, #4]
 8009ace:	6813      	ldr	r3, [r2, #0]
 8009ad0:	b933      	cbnz	r3, 8009ae0 <_free_r+0x30>
 8009ad2:	6063      	str	r3, [r4, #4]
 8009ad4:	6014      	str	r4, [r2, #0]
 8009ad6:	b003      	add	sp, #12
 8009ad8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009adc:	f7ff bf9e 	b.w	8009a1c <__malloc_unlock>
 8009ae0:	42a3      	cmp	r3, r4
 8009ae2:	d908      	bls.n	8009af6 <_free_r+0x46>
 8009ae4:	6825      	ldr	r5, [r4, #0]
 8009ae6:	1961      	adds	r1, r4, r5
 8009ae8:	428b      	cmp	r3, r1
 8009aea:	bf01      	itttt	eq
 8009aec:	6819      	ldreq	r1, [r3, #0]
 8009aee:	685b      	ldreq	r3, [r3, #4]
 8009af0:	1949      	addeq	r1, r1, r5
 8009af2:	6021      	streq	r1, [r4, #0]
 8009af4:	e7ed      	b.n	8009ad2 <_free_r+0x22>
 8009af6:	461a      	mov	r2, r3
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	b10b      	cbz	r3, 8009b00 <_free_r+0x50>
 8009afc:	42a3      	cmp	r3, r4
 8009afe:	d9fa      	bls.n	8009af6 <_free_r+0x46>
 8009b00:	6811      	ldr	r1, [r2, #0]
 8009b02:	1855      	adds	r5, r2, r1
 8009b04:	42a5      	cmp	r5, r4
 8009b06:	d10b      	bne.n	8009b20 <_free_r+0x70>
 8009b08:	6824      	ldr	r4, [r4, #0]
 8009b0a:	4421      	add	r1, r4
 8009b0c:	1854      	adds	r4, r2, r1
 8009b0e:	42a3      	cmp	r3, r4
 8009b10:	6011      	str	r1, [r2, #0]
 8009b12:	d1e0      	bne.n	8009ad6 <_free_r+0x26>
 8009b14:	681c      	ldr	r4, [r3, #0]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	6053      	str	r3, [r2, #4]
 8009b1a:	440c      	add	r4, r1
 8009b1c:	6014      	str	r4, [r2, #0]
 8009b1e:	e7da      	b.n	8009ad6 <_free_r+0x26>
 8009b20:	d902      	bls.n	8009b28 <_free_r+0x78>
 8009b22:	230c      	movs	r3, #12
 8009b24:	6003      	str	r3, [r0, #0]
 8009b26:	e7d6      	b.n	8009ad6 <_free_r+0x26>
 8009b28:	6825      	ldr	r5, [r4, #0]
 8009b2a:	1961      	adds	r1, r4, r5
 8009b2c:	428b      	cmp	r3, r1
 8009b2e:	bf04      	itt	eq
 8009b30:	6819      	ldreq	r1, [r3, #0]
 8009b32:	685b      	ldreq	r3, [r3, #4]
 8009b34:	6063      	str	r3, [r4, #4]
 8009b36:	bf04      	itt	eq
 8009b38:	1949      	addeq	r1, r1, r5
 8009b3a:	6021      	streq	r1, [r4, #0]
 8009b3c:	6054      	str	r4, [r2, #4]
 8009b3e:	e7ca      	b.n	8009ad6 <_free_r+0x26>
 8009b40:	b003      	add	sp, #12
 8009b42:	bd30      	pop	{r4, r5, pc}
 8009b44:	200009bc 	.word	0x200009bc

08009b48 <atan2f>:
 8009b48:	f000 b884 	b.w	8009c54 <__ieee754_atan2f>

08009b4c <expf>:
 8009b4c:	b508      	push	{r3, lr}
 8009b4e:	ed2d 8b02 	vpush	{d8}
 8009b52:	eef0 8a40 	vmov.f32	s17, s0
 8009b56:	f000 f91d 	bl	8009d94 <__ieee754_expf>
 8009b5a:	eeb0 8a40 	vmov.f32	s16, s0
 8009b5e:	eeb0 0a68 	vmov.f32	s0, s17
 8009b62:	f000 f867 	bl	8009c34 <finitef>
 8009b66:	b160      	cbz	r0, 8009b82 <expf+0x36>
 8009b68:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8009ba8 <expf+0x5c>
 8009b6c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8009b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b74:	dd0a      	ble.n	8009b8c <expf+0x40>
 8009b76:	f7ff ff6f 	bl	8009a58 <__errno>
 8009b7a:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8009bac <expf+0x60>
 8009b7e:	2322      	movs	r3, #34	; 0x22
 8009b80:	6003      	str	r3, [r0, #0]
 8009b82:	eeb0 0a48 	vmov.f32	s0, s16
 8009b86:	ecbd 8b02 	vpop	{d8}
 8009b8a:	bd08      	pop	{r3, pc}
 8009b8c:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009bb0 <expf+0x64>
 8009b90:	eef4 8ae7 	vcmpe.f32	s17, s15
 8009b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b98:	d5f3      	bpl.n	8009b82 <expf+0x36>
 8009b9a:	f7ff ff5d 	bl	8009a58 <__errno>
 8009b9e:	2322      	movs	r3, #34	; 0x22
 8009ba0:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8009bb4 <expf+0x68>
 8009ba4:	6003      	str	r3, [r0, #0]
 8009ba6:	e7ec      	b.n	8009b82 <expf+0x36>
 8009ba8:	42b17217 	.word	0x42b17217
 8009bac:	7f800000 	.word	0x7f800000
 8009bb0:	c2cff1b5 	.word	0xc2cff1b5
 8009bb4:	00000000 	.word	0x00000000

08009bb8 <fmodf>:
 8009bb8:	b508      	push	{r3, lr}
 8009bba:	ed2d 8b02 	vpush	{d8}
 8009bbe:	eef0 8a40 	vmov.f32	s17, s0
 8009bc2:	eeb0 8a60 	vmov.f32	s16, s1
 8009bc6:	f000 f9b3 	bl	8009f30 <__ieee754_fmodf>
 8009bca:	eef4 8a48 	vcmp.f32	s17, s16
 8009bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bd2:	d60c      	bvs.n	8009bee <fmodf+0x36>
 8009bd4:	eddf 8a07 	vldr	s17, [pc, #28]	; 8009bf4 <fmodf+0x3c>
 8009bd8:	eeb4 8a68 	vcmp.f32	s16, s17
 8009bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009be0:	d105      	bne.n	8009bee <fmodf+0x36>
 8009be2:	f7ff ff39 	bl	8009a58 <__errno>
 8009be6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009bea:	2321      	movs	r3, #33	; 0x21
 8009bec:	6003      	str	r3, [r0, #0]
 8009bee:	ecbd 8b02 	vpop	{d8}
 8009bf2:	bd08      	pop	{r3, pc}
 8009bf4:	00000000 	.word	0x00000000

08009bf8 <sqrtf>:
 8009bf8:	b508      	push	{r3, lr}
 8009bfa:	ed2d 8b02 	vpush	{d8}
 8009bfe:	eeb0 8a40 	vmov.f32	s16, s0
 8009c02:	f000 f824 	bl	8009c4e <__ieee754_sqrtf>
 8009c06:	eeb4 8a48 	vcmp.f32	s16, s16
 8009c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c0e:	d60c      	bvs.n	8009c2a <sqrtf+0x32>
 8009c10:	eddf 8a07 	vldr	s17, [pc, #28]	; 8009c30 <sqrtf+0x38>
 8009c14:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c1c:	d505      	bpl.n	8009c2a <sqrtf+0x32>
 8009c1e:	f7ff ff1b 	bl	8009a58 <__errno>
 8009c22:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009c26:	2321      	movs	r3, #33	; 0x21
 8009c28:	6003      	str	r3, [r0, #0]
 8009c2a:	ecbd 8b02 	vpop	{d8}
 8009c2e:	bd08      	pop	{r3, pc}
 8009c30:	00000000 	.word	0x00000000

08009c34 <finitef>:
 8009c34:	b082      	sub	sp, #8
 8009c36:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009c3a:	9801      	ldr	r0, [sp, #4]
 8009c3c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009c40:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009c44:	bfac      	ite	ge
 8009c46:	2000      	movge	r0, #0
 8009c48:	2001      	movlt	r0, #1
 8009c4a:	b002      	add	sp, #8
 8009c4c:	4770      	bx	lr

08009c4e <__ieee754_sqrtf>:
 8009c4e:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009c52:	4770      	bx	lr

08009c54 <__ieee754_atan2f>:
 8009c54:	ee10 2a90 	vmov	r2, s1
 8009c58:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8009c5c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009c60:	b510      	push	{r4, lr}
 8009c62:	eef0 7a40 	vmov.f32	s15, s0
 8009c66:	dc06      	bgt.n	8009c76 <__ieee754_atan2f+0x22>
 8009c68:	ee10 0a10 	vmov	r0, s0
 8009c6c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8009c70:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009c74:	dd04      	ble.n	8009c80 <__ieee754_atan2f+0x2c>
 8009c76:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8009c7a:	eeb0 0a67 	vmov.f32	s0, s15
 8009c7e:	bd10      	pop	{r4, pc}
 8009c80:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8009c84:	d103      	bne.n	8009c8e <__ieee754_atan2f+0x3a>
 8009c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c8a:	f000 b9d3 	b.w	800a034 <atanf>
 8009c8e:	1794      	asrs	r4, r2, #30
 8009c90:	f004 0402 	and.w	r4, r4, #2
 8009c94:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8009c98:	b943      	cbnz	r3, 8009cac <__ieee754_atan2f+0x58>
 8009c9a:	2c02      	cmp	r4, #2
 8009c9c:	d05e      	beq.n	8009d5c <__ieee754_atan2f+0x108>
 8009c9e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8009d70 <__ieee754_atan2f+0x11c>
 8009ca2:	2c03      	cmp	r4, #3
 8009ca4:	bf08      	it	eq
 8009ca6:	eef0 7a47 	vmoveq.f32	s15, s14
 8009caa:	e7e6      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009cac:	b941      	cbnz	r1, 8009cc0 <__ieee754_atan2f+0x6c>
 8009cae:	eddf 7a31 	vldr	s15, [pc, #196]	; 8009d74 <__ieee754_atan2f+0x120>
 8009cb2:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8009d78 <__ieee754_atan2f+0x124>
 8009cb6:	2800      	cmp	r0, #0
 8009cb8:	bfb8      	it	lt
 8009cba:	eef0 7a47 	vmovlt.f32	s15, s14
 8009cbe:	e7dc      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009cc0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009cc4:	d110      	bne.n	8009ce8 <__ieee754_atan2f+0x94>
 8009cc6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009cca:	f104 34ff 	add.w	r4, r4, #4294967295
 8009cce:	d107      	bne.n	8009ce0 <__ieee754_atan2f+0x8c>
 8009cd0:	2c02      	cmp	r4, #2
 8009cd2:	d846      	bhi.n	8009d62 <__ieee754_atan2f+0x10e>
 8009cd4:	4b29      	ldr	r3, [pc, #164]	; (8009d7c <__ieee754_atan2f+0x128>)
 8009cd6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009cda:	edd3 7a00 	vldr	s15, [r3]
 8009cde:	e7cc      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009ce0:	2c02      	cmp	r4, #2
 8009ce2:	d841      	bhi.n	8009d68 <__ieee754_atan2f+0x114>
 8009ce4:	4b26      	ldr	r3, [pc, #152]	; (8009d80 <__ieee754_atan2f+0x12c>)
 8009ce6:	e7f6      	b.n	8009cd6 <__ieee754_atan2f+0x82>
 8009ce8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009cec:	d0df      	beq.n	8009cae <__ieee754_atan2f+0x5a>
 8009cee:	1a5b      	subs	r3, r3, r1
 8009cf0:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8009cf4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8009cf8:	da1a      	bge.n	8009d30 <__ieee754_atan2f+0xdc>
 8009cfa:	2a00      	cmp	r2, #0
 8009cfc:	da01      	bge.n	8009d02 <__ieee754_atan2f+0xae>
 8009cfe:	313c      	adds	r1, #60	; 0x3c
 8009d00:	db19      	blt.n	8009d36 <__ieee754_atan2f+0xe2>
 8009d02:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8009d06:	f000 fa69 	bl	800a1dc <fabsf>
 8009d0a:	f000 f993 	bl	800a034 <atanf>
 8009d0e:	eef0 7a40 	vmov.f32	s15, s0
 8009d12:	2c01      	cmp	r4, #1
 8009d14:	d012      	beq.n	8009d3c <__ieee754_atan2f+0xe8>
 8009d16:	2c02      	cmp	r4, #2
 8009d18:	d017      	beq.n	8009d4a <__ieee754_atan2f+0xf6>
 8009d1a:	2c00      	cmp	r4, #0
 8009d1c:	d0ad      	beq.n	8009c7a <__ieee754_atan2f+0x26>
 8009d1e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8009d84 <__ieee754_atan2f+0x130>
 8009d22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009d26:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8009d88 <__ieee754_atan2f+0x134>
 8009d2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d2e:	e7a4      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009d30:	eddf 7a10 	vldr	s15, [pc, #64]	; 8009d74 <__ieee754_atan2f+0x120>
 8009d34:	e7ed      	b.n	8009d12 <__ieee754_atan2f+0xbe>
 8009d36:	eddf 7a15 	vldr	s15, [pc, #84]	; 8009d8c <__ieee754_atan2f+0x138>
 8009d3a:	e7ea      	b.n	8009d12 <__ieee754_atan2f+0xbe>
 8009d3c:	ee17 3a90 	vmov	r3, s15
 8009d40:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d44:	ee07 3a90 	vmov	s15, r3
 8009d48:	e797      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009d4a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8009d84 <__ieee754_atan2f+0x130>
 8009d4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009d52:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8009d88 <__ieee754_atan2f+0x134>
 8009d56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d5a:	e78e      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009d5c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8009d88 <__ieee754_atan2f+0x134>
 8009d60:	e78b      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009d62:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8009d90 <__ieee754_atan2f+0x13c>
 8009d66:	e788      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009d68:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009d8c <__ieee754_atan2f+0x138>
 8009d6c:	e785      	b.n	8009c7a <__ieee754_atan2f+0x26>
 8009d6e:	bf00      	nop
 8009d70:	c0490fdb 	.word	0xc0490fdb
 8009d74:	3fc90fdb 	.word	0x3fc90fdb
 8009d78:	bfc90fdb 	.word	0xbfc90fdb
 8009d7c:	0800a2dc 	.word	0x0800a2dc
 8009d80:	0800a2e8 	.word	0x0800a2e8
 8009d84:	33bbbd2e 	.word	0x33bbbd2e
 8009d88:	40490fdb 	.word	0x40490fdb
 8009d8c:	00000000 	.word	0x00000000
 8009d90:	3f490fdb 	.word	0x3f490fdb

08009d94 <__ieee754_expf>:
 8009d94:	ee10 2a10 	vmov	r2, s0
 8009d98:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009d9c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009da0:	d902      	bls.n	8009da8 <__ieee754_expf+0x14>
 8009da2:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009da6:	4770      	bx	lr
 8009da8:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8009dac:	d106      	bne.n	8009dbc <__ieee754_expf+0x28>
 8009dae:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8009ee8 <__ieee754_expf+0x154>
 8009db2:	2900      	cmp	r1, #0
 8009db4:	bf18      	it	ne
 8009db6:	eeb0 0a67 	vmovne.f32	s0, s15
 8009dba:	4770      	bx	lr
 8009dbc:	484b      	ldr	r0, [pc, #300]	; (8009eec <__ieee754_expf+0x158>)
 8009dbe:	4282      	cmp	r2, r0
 8009dc0:	dd02      	ble.n	8009dc8 <__ieee754_expf+0x34>
 8009dc2:	2000      	movs	r0, #0
 8009dc4:	f000 ba2e 	b.w	800a224 <__math_oflowf>
 8009dc8:	2a00      	cmp	r2, #0
 8009dca:	da05      	bge.n	8009dd8 <__ieee754_expf+0x44>
 8009dcc:	4a48      	ldr	r2, [pc, #288]	; (8009ef0 <__ieee754_expf+0x15c>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d902      	bls.n	8009dd8 <__ieee754_expf+0x44>
 8009dd2:	2000      	movs	r0, #0
 8009dd4:	f000 ba20 	b.w	800a218 <__math_uflowf>
 8009dd8:	4a46      	ldr	r2, [pc, #280]	; (8009ef4 <__ieee754_expf+0x160>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009de0:	d952      	bls.n	8009e88 <__ieee754_expf+0xf4>
 8009de2:	4a45      	ldr	r2, [pc, #276]	; (8009ef8 <__ieee754_expf+0x164>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8009dea:	d834      	bhi.n	8009e56 <__ieee754_expf+0xc2>
 8009dec:	4b43      	ldr	r3, [pc, #268]	; (8009efc <__ieee754_expf+0x168>)
 8009dee:	4413      	add	r3, r2
 8009df0:	ed93 7a00 	vldr	s14, [r3]
 8009df4:	4b42      	ldr	r3, [pc, #264]	; (8009f00 <__ieee754_expf+0x16c>)
 8009df6:	4413      	add	r3, r2
 8009df8:	ee30 7a47 	vsub.f32	s14, s0, s14
 8009dfc:	f1c1 0201 	rsb	r2, r1, #1
 8009e00:	edd3 7a00 	vldr	s15, [r3]
 8009e04:	1a52      	subs	r2, r2, r1
 8009e06:	ee37 0a67 	vsub.f32	s0, s14, s15
 8009e0a:	ee20 6a00 	vmul.f32	s12, s0, s0
 8009e0e:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8009f04 <__ieee754_expf+0x170>
 8009e12:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009f08 <__ieee754_expf+0x174>
 8009e16:	eee6 6a05 	vfma.f32	s13, s12, s10
 8009e1a:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8009f0c <__ieee754_expf+0x178>
 8009e1e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8009e22:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8009f10 <__ieee754_expf+0x17c>
 8009e26:	eee5 6a06 	vfma.f32	s13, s10, s12
 8009e2a:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8009f14 <__ieee754_expf+0x180>
 8009e2e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8009e32:	eef0 6a40 	vmov.f32	s13, s0
 8009e36:	eee5 6a46 	vfms.f32	s13, s10, s12
 8009e3a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8009e3e:	ee20 5a26 	vmul.f32	s10, s0, s13
 8009e42:	bb92      	cbnz	r2, 8009eaa <__ieee754_expf+0x116>
 8009e44:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8009e48:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8009e4c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009e50:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8009e54:	4770      	bx	lr
 8009e56:	4b30      	ldr	r3, [pc, #192]	; (8009f18 <__ieee754_expf+0x184>)
 8009e58:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8009f1c <__ieee754_expf+0x188>
 8009e5c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8009f20 <__ieee754_expf+0x18c>
 8009e60:	4413      	add	r3, r2
 8009e62:	edd3 7a00 	vldr	s15, [r3]
 8009e66:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009e6a:	eeb0 7a40 	vmov.f32	s14, s0
 8009e6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009e72:	ee17 2a90 	vmov	r2, s15
 8009e76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009e7a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009e7e:	eddf 6a29 	vldr	s13, [pc, #164]	; 8009f24 <__ieee754_expf+0x190>
 8009e82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009e86:	e7be      	b.n	8009e06 <__ieee754_expf+0x72>
 8009e88:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 8009e8c:	d20b      	bcs.n	8009ea6 <__ieee754_expf+0x112>
 8009e8e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009f28 <__ieee754_expf+0x194>
 8009e92:	ee70 6a26 	vadd.f32	s13, s0, s13
 8009e96:	eef4 6ae5 	vcmpe.f32	s13, s11
 8009e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e9e:	dd02      	ble.n	8009ea6 <__ieee754_expf+0x112>
 8009ea0:	ee30 0a25 	vadd.f32	s0, s0, s11
 8009ea4:	4770      	bx	lr
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	e7af      	b.n	8009e0a <__ieee754_expf+0x76>
 8009eaa:	ee36 6a66 	vsub.f32	s12, s12, s13
 8009eae:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8009eb2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8009eb6:	bfb8      	it	lt
 8009eb8:	3264      	addlt	r2, #100	; 0x64
 8009eba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009ebe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009ec2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8009ec6:	ee17 3a90 	vmov	r3, s15
 8009eca:	bfab      	itete	ge
 8009ecc:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8009ed0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8009ed4:	ee00 3a10 	vmovge	s0, r3
 8009ed8:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8009f2c <__ieee754_expf+0x198>
 8009edc:	bfbc      	itt	lt
 8009ede:	ee00 3a10 	vmovlt	s0, r3
 8009ee2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8009ee6:	4770      	bx	lr
 8009ee8:	00000000 	.word	0x00000000
 8009eec:	42b17217 	.word	0x42b17217
 8009ef0:	42cff1b5 	.word	0x42cff1b5
 8009ef4:	3eb17218 	.word	0x3eb17218
 8009ef8:	3f851591 	.word	0x3f851591
 8009efc:	0800a2fc 	.word	0x0800a2fc
 8009f00:	0800a304 	.word	0x0800a304
 8009f04:	3331bb4c 	.word	0x3331bb4c
 8009f08:	b5ddea0e 	.word	0xb5ddea0e
 8009f0c:	388ab355 	.word	0x388ab355
 8009f10:	bb360b61 	.word	0xbb360b61
 8009f14:	3e2aaaab 	.word	0x3e2aaaab
 8009f18:	0800a2f4 	.word	0x0800a2f4
 8009f1c:	3fb8aa3b 	.word	0x3fb8aa3b
 8009f20:	3f317180 	.word	0x3f317180
 8009f24:	3717f7d1 	.word	0x3717f7d1
 8009f28:	7149f2ca 	.word	0x7149f2ca
 8009f2c:	0d800000 	.word	0x0d800000

08009f30 <__ieee754_fmodf>:
 8009f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f32:	ee10 4a90 	vmov	r4, s1
 8009f36:	f034 4000 	bics.w	r0, r4, #2147483648	; 0x80000000
 8009f3a:	d009      	beq.n	8009f50 <__ieee754_fmodf+0x20>
 8009f3c:	ee10 3a10 	vmov	r3, s0
 8009f40:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8009f44:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8009f48:	da02      	bge.n	8009f50 <__ieee754_fmodf+0x20>
 8009f4a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009f4e:	dd04      	ble.n	8009f5a <__ieee754_fmodf+0x2a>
 8009f50:	ee60 0a20 	vmul.f32	s1, s0, s1
 8009f54:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8009f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f5a:	4286      	cmp	r6, r0
 8009f5c:	dbfc      	blt.n	8009f58 <__ieee754_fmodf+0x28>
 8009f5e:	f003 4500 	and.w	r5, r3, #2147483648	; 0x80000000
 8009f62:	d105      	bne.n	8009f70 <__ieee754_fmodf+0x40>
 8009f64:	4b32      	ldr	r3, [pc, #200]	; (800a030 <__ieee754_fmodf+0x100>)
 8009f66:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8009f6a:	ed93 0a00 	vldr	s0, [r3]
 8009f6e:	e7f3      	b.n	8009f58 <__ieee754_fmodf+0x28>
 8009f70:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8009f74:	d140      	bne.n	8009ff8 <__ieee754_fmodf+0xc8>
 8009f76:	0232      	lsls	r2, r6, #8
 8009f78:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8009f7c:	2a00      	cmp	r2, #0
 8009f7e:	dc38      	bgt.n	8009ff2 <__ieee754_fmodf+0xc2>
 8009f80:	f014 4fff 	tst.w	r4, #2139095040	; 0x7f800000
 8009f84:	d13e      	bne.n	800a004 <__ieee754_fmodf+0xd4>
 8009f86:	0207      	lsls	r7, r0, #8
 8009f88:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 8009f8c:	2f00      	cmp	r7, #0
 8009f8e:	da36      	bge.n	8009ffe <__ieee754_fmodf+0xce>
 8009f90:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8009f94:	bfb9      	ittee	lt
 8009f96:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8009f9a:	1a5b      	sublt	r3, r3, r1
 8009f9c:	f3c3 0316 	ubfxge	r3, r3, #0, #23
 8009fa0:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8009fa4:	bfb8      	it	lt
 8009fa6:	fa06 f303 	lsllt.w	r3, r6, r3
 8009faa:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8009fae:	bfb5      	itete	lt
 8009fb0:	f06f 047d 	mvnlt.w	r4, #125	; 0x7d
 8009fb4:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8009fb8:	1aa4      	sublt	r4, r4, r2
 8009fba:	f444 0000 	orrge.w	r0, r4, #8388608	; 0x800000
 8009fbe:	bfb8      	it	lt
 8009fc0:	40a0      	lsllt	r0, r4
 8009fc2:	1a89      	subs	r1, r1, r2
 8009fc4:	1a1c      	subs	r4, r3, r0
 8009fc6:	bb01      	cbnz	r1, 800a00a <__ieee754_fmodf+0xda>
 8009fc8:	ea13 0324 	ands.w	r3, r3, r4, asr #32
 8009fcc:	bf38      	it	cc
 8009fce:	4623      	movcc	r3, r4
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d0c7      	beq.n	8009f64 <__ieee754_fmodf+0x34>
 8009fd4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009fd8:	db1f      	blt.n	800a01a <__ieee754_fmodf+0xea>
 8009fda:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8009fde:	db1f      	blt.n	800a020 <__ieee754_fmodf+0xf0>
 8009fe0:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8009fe4:	327f      	adds	r2, #127	; 0x7f
 8009fe6:	432b      	orrs	r3, r5
 8009fe8:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009fec:	ee00 3a10 	vmov	s0, r3
 8009ff0:	e7b2      	b.n	8009f58 <__ieee754_fmodf+0x28>
 8009ff2:	3901      	subs	r1, #1
 8009ff4:	0052      	lsls	r2, r2, #1
 8009ff6:	e7c1      	b.n	8009f7c <__ieee754_fmodf+0x4c>
 8009ff8:	15f1      	asrs	r1, r6, #23
 8009ffa:	397f      	subs	r1, #127	; 0x7f
 8009ffc:	e7c0      	b.n	8009f80 <__ieee754_fmodf+0x50>
 8009ffe:	3a01      	subs	r2, #1
 800a000:	007f      	lsls	r7, r7, #1
 800a002:	e7c3      	b.n	8009f8c <__ieee754_fmodf+0x5c>
 800a004:	15c2      	asrs	r2, r0, #23
 800a006:	3a7f      	subs	r2, #127	; 0x7f
 800a008:	e7c2      	b.n	8009f90 <__ieee754_fmodf+0x60>
 800a00a:	2c00      	cmp	r4, #0
 800a00c:	da02      	bge.n	800a014 <__ieee754_fmodf+0xe4>
 800a00e:	005b      	lsls	r3, r3, #1
 800a010:	3901      	subs	r1, #1
 800a012:	e7d7      	b.n	8009fc4 <__ieee754_fmodf+0x94>
 800a014:	d0a6      	beq.n	8009f64 <__ieee754_fmodf+0x34>
 800a016:	0063      	lsls	r3, r4, #1
 800a018:	e7fa      	b.n	800a010 <__ieee754_fmodf+0xe0>
 800a01a:	005b      	lsls	r3, r3, #1
 800a01c:	3a01      	subs	r2, #1
 800a01e:	e7d9      	b.n	8009fd4 <__ieee754_fmodf+0xa4>
 800a020:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a024:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a028:	3282      	adds	r2, #130	; 0x82
 800a02a:	4113      	asrs	r3, r2
 800a02c:	432b      	orrs	r3, r5
 800a02e:	e7dd      	b.n	8009fec <__ieee754_fmodf+0xbc>
 800a030:	0800a30c 	.word	0x0800a30c

0800a034 <atanf>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	ee10 5a10 	vmov	r5, s0
 800a03a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800a03e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800a042:	eef0 7a40 	vmov.f32	s15, s0
 800a046:	db10      	blt.n	800a06a <atanf+0x36>
 800a048:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a04c:	dd04      	ble.n	800a058 <atanf+0x24>
 800a04e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a052:	eeb0 0a67 	vmov.f32	s0, s15
 800a056:	bd38      	pop	{r3, r4, r5, pc}
 800a058:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800a190 <atanf+0x15c>
 800a05c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800a194 <atanf+0x160>
 800a060:	2d00      	cmp	r5, #0
 800a062:	bfd8      	it	le
 800a064:	eef0 7a47 	vmovle.f32	s15, s14
 800a068:	e7f3      	b.n	800a052 <atanf+0x1e>
 800a06a:	4b4b      	ldr	r3, [pc, #300]	; (800a198 <atanf+0x164>)
 800a06c:	429c      	cmp	r4, r3
 800a06e:	dc10      	bgt.n	800a092 <atanf+0x5e>
 800a070:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800a074:	da0a      	bge.n	800a08c <atanf+0x58>
 800a076:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800a19c <atanf+0x168>
 800a07a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a07e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a082:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800a086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a08a:	dce2      	bgt.n	800a052 <atanf+0x1e>
 800a08c:	f04f 33ff 	mov.w	r3, #4294967295
 800a090:	e013      	b.n	800a0ba <atanf+0x86>
 800a092:	f000 f8a3 	bl	800a1dc <fabsf>
 800a096:	4b42      	ldr	r3, [pc, #264]	; (800a1a0 <atanf+0x16c>)
 800a098:	429c      	cmp	r4, r3
 800a09a:	dc4f      	bgt.n	800a13c <atanf+0x108>
 800a09c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800a0a0:	429c      	cmp	r4, r3
 800a0a2:	dc41      	bgt.n	800a128 <atanf+0xf4>
 800a0a4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800a0a8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800a0ac:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a0b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a0ba:	1c5a      	adds	r2, r3, #1
 800a0bc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800a0c0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800a1a4 <atanf+0x170>
 800a0c4:	eddf 5a38 	vldr	s11, [pc, #224]	; 800a1a8 <atanf+0x174>
 800a0c8:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800a1ac <atanf+0x178>
 800a0cc:	ee66 6a06 	vmul.f32	s13, s12, s12
 800a0d0:	eee6 5a87 	vfma.f32	s11, s13, s14
 800a0d4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800a1b0 <atanf+0x17c>
 800a0d8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a0dc:	eddf 5a35 	vldr	s11, [pc, #212]	; 800a1b4 <atanf+0x180>
 800a0e0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a0e4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800a1b8 <atanf+0x184>
 800a0e8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a0ec:	eddf 5a33 	vldr	s11, [pc, #204]	; 800a1bc <atanf+0x188>
 800a0f0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a0f4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800a1c0 <atanf+0x18c>
 800a0f8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a0fc:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800a1c4 <atanf+0x190>
 800a100:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a104:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800a1c8 <atanf+0x194>
 800a108:	eea7 5a26 	vfma.f32	s10, s14, s13
 800a10c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800a1cc <atanf+0x198>
 800a110:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a114:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a118:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a11c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a120:	d121      	bne.n	800a166 <atanf+0x132>
 800a122:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a126:	e794      	b.n	800a052 <atanf+0x1e>
 800a128:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a12c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a130:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a134:	2301      	movs	r3, #1
 800a136:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a13a:	e7be      	b.n	800a0ba <atanf+0x86>
 800a13c:	4b24      	ldr	r3, [pc, #144]	; (800a1d0 <atanf+0x19c>)
 800a13e:	429c      	cmp	r4, r3
 800a140:	dc0b      	bgt.n	800a15a <atanf+0x126>
 800a142:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800a146:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a14a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a14e:	2302      	movs	r3, #2
 800a150:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a154:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a158:	e7af      	b.n	800a0ba <atanf+0x86>
 800a15a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800a15e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a162:	2303      	movs	r3, #3
 800a164:	e7a9      	b.n	800a0ba <atanf+0x86>
 800a166:	4a1b      	ldr	r2, [pc, #108]	; (800a1d4 <atanf+0x1a0>)
 800a168:	491b      	ldr	r1, [pc, #108]	; (800a1d8 <atanf+0x1a4>)
 800a16a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a16e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a172:	edd3 6a00 	vldr	s13, [r3]
 800a176:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a17a:	2d00      	cmp	r5, #0
 800a17c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a180:	edd2 7a00 	vldr	s15, [r2]
 800a184:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a188:	bfb8      	it	lt
 800a18a:	eef1 7a67 	vneglt.f32	s15, s15
 800a18e:	e760      	b.n	800a052 <atanf+0x1e>
 800a190:	3fc90fdb 	.word	0x3fc90fdb
 800a194:	bfc90fdb 	.word	0xbfc90fdb
 800a198:	3edfffff 	.word	0x3edfffff
 800a19c:	7149f2ca 	.word	0x7149f2ca
 800a1a0:	3f97ffff 	.word	0x3f97ffff
 800a1a4:	3c8569d7 	.word	0x3c8569d7
 800a1a8:	3d4bda59 	.word	0x3d4bda59
 800a1ac:	bd6ef16b 	.word	0xbd6ef16b
 800a1b0:	3d886b35 	.word	0x3d886b35
 800a1b4:	3dba2e6e 	.word	0x3dba2e6e
 800a1b8:	3e124925 	.word	0x3e124925
 800a1bc:	3eaaaaab 	.word	0x3eaaaaab
 800a1c0:	bd15a221 	.word	0xbd15a221
 800a1c4:	bd9d8795 	.word	0xbd9d8795
 800a1c8:	bde38e38 	.word	0xbde38e38
 800a1cc:	be4ccccd 	.word	0xbe4ccccd
 800a1d0:	401bffff 	.word	0x401bffff
 800a1d4:	0800a314 	.word	0x0800a314
 800a1d8:	0800a324 	.word	0x0800a324

0800a1dc <fabsf>:
 800a1dc:	ee10 3a10 	vmov	r3, s0
 800a1e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a1e4:	ee00 3a10 	vmov	s0, r3
 800a1e8:	4770      	bx	lr

0800a1ea <with_errnof>:
 800a1ea:	b513      	push	{r0, r1, r4, lr}
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a1f2:	f7ff fc31 	bl	8009a58 <__errno>
 800a1f6:	ed9d 0a01 	vldr	s0, [sp, #4]
 800a1fa:	6004      	str	r4, [r0, #0]
 800a1fc:	b002      	add	sp, #8
 800a1fe:	bd10      	pop	{r4, pc}

0800a200 <xflowf>:
 800a200:	b130      	cbz	r0, 800a210 <xflowf+0x10>
 800a202:	eef1 7a40 	vneg.f32	s15, s0
 800a206:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a20a:	2022      	movs	r0, #34	; 0x22
 800a20c:	f7ff bfed 	b.w	800a1ea <with_errnof>
 800a210:	eef0 7a40 	vmov.f32	s15, s0
 800a214:	e7f7      	b.n	800a206 <xflowf+0x6>
	...

0800a218 <__math_uflowf>:
 800a218:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a220 <__math_uflowf+0x8>
 800a21c:	f7ff bff0 	b.w	800a200 <xflowf>
 800a220:	10000000 	.word	0x10000000

0800a224 <__math_oflowf>:
 800a224:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a22c <__math_oflowf+0x8>
 800a228:	f7ff bfea 	b.w	800a200 <xflowf>
 800a22c:	70000000 	.word	0x70000000

0800a230 <_init>:
 800a230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a232:	bf00      	nop
 800a234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a236:	bc08      	pop	{r3}
 800a238:	469e      	mov	lr, r3
 800a23a:	4770      	bx	lr

0800a23c <_fini>:
 800a23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23e:	bf00      	nop
 800a240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a242:	bc08      	pop	{r3}
 800a244:	469e      	mov	lr, r3
 800a246:	4770      	bx	lr
