Warning (10268): Verilog HDL information at Avalon_Master_Memory.v(48): always construct contains both blocking and non-blocking assignments File: /home/maciej/Pulpit/FPGA/l6/zad3/Avalon_Master_Memory.v Line: 48
Warning (10268): Verilog HDL information at things.v(27): always construct contains both blocking and non-blocking assignments File: /home/maciej/Pulpit/FPGA/l6/zad3/things.v Line: 27
Warning (10268): Verilog HDL information at Avalon_Master_Memory.v(48): always construct contains both blocking and non-blocking assignments File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v Line: 48
Info (10281): Verilog HDL Declaration information at Memory_test_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Memory_test_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at Memory_test_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Memory_test_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Memory_test_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Memory_test_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_wrap_burst_converter.sv Line: 279
