// Seed: 2777118261
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5
);
  assign id_2[1] = id_3;
endmodule
