<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>Z:\ES4\ES4-fruit-salad-game\impl_1\synlog\fruitSalad_impl_1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock</data>
<data>200.0 MHz</data>
<data>56.9 MHz</data>
<data>-12.566</data>
</row>
<row>
<data>nesclk_top|CTRLclk_inferred_clock</data>
<data>200.0 MHz</data>
<data>284.2 MHz</data>
<data>1.481</data>
</row>
<row>
<data>nesclk_top|clk_inferred_clock</data>
<data>200.0 MHz</data>
<data>196.9 MHz</data>
<data>-0.080</data>
</row>
<row>
<data>nesclk_top|un1_output_inferred_clock</data>
<data>200.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>128.5 MHz</data>
<data>-2.782</data>
</row>
</report_table>
