// Seed: 3867415017
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  logic [7:0] id_4;
  assign id_4[1] = 1;
  always @(1 == 1 or id_3) begin
    id_1 <= 1 & 1 - 1;
    if (id_1) #1;
    else begin
      id_2 <= 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2[1'b0] = id_6 < "";
  wire id_12;
  assign id_5 = id_4;
  always_ff @(id_6 or posedge id_4) id_8 <= id_4;
  assign id_9 = id_6 == id_5;
  wire id_13;
  module_0(
      id_8, id_5, id_3
  );
endmodule
