└Root          | SDP_RF_WSTRB_RAMModule_Inputs | [52:0]  | 53 | [52:0] 
 ├WSTRB        | RTLBitArray                   | [52:49] | 4  | [52:0][52:49]
 ├WriteData    | Byte[]                        | [48:17] | 32 | [52:0][48:17]
 │├WriteData3  | Byte                          | [48:41] | 8  | [52:0][48:17][31:24]
 │├WriteData2  | Byte                          | [40:33] | 8  | [52:0][48:17][23:16]
 │├WriteData1  | Byte                          | [32:25] | 8  | [52:0][48:17][15:8]
 │└WriteData0  | Byte                          | [24:17] | 8  | [52:0][48:17][7:0]
 ├WriteAddress | Byte                          | [16:9]  | 8  | [52:0][16:9]
 ├WE           | Boolean                       | [8]     | 1  | [52:0][8:8]
 └ReadAddress  | Byte                          | [7:0]   | 8  | [52:0][7:0]