set SynModuleInfo {
  {SRCNAME basic_arith_array_ap MODELNAME basic_arith_array_ap RTLNAME basic_arith_array_ap IS_TOP 1
    SUBMODULES {
      {MODELNAME basic_arith_array_ap_sdiv_22ns_6s_22_26_1 RTLNAME basic_arith_array_ap_sdiv_22ns_6s_22_26_1 BINDTYPE op TYPE sdiv IMPL auto LATENCY 25 ALLOW_PRAGMA 1}
      {MODELNAME basic_arith_array_ap_srem_33ns_6s_6_37_1 RTLNAME basic_arith_array_ap_srem_33ns_6s_6_37_1 BINDTYPE op TYPE srem IMPL auto LATENCY 36 ALLOW_PRAGMA 1}
      {MODELNAME basic_arith_array_ap_mul_mul_12s_6s_18_4_1 RTLNAME basic_arith_array_ap_mul_mul_12s_6s_18_4_1 BINDTYPE op TYPE mul IMPL dsp LATENCY 3 ALLOW_PRAGMA 1}
    }
  }
}
