* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jul 1 2024 11:48:11

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n8738_cascade_
T_10_13_wire_logic_cluster/lc_2/ltout
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : n13_adj_1042
T_17_15_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_43
T_14_13_sp4_h_l_6
T_10_13_sp4_h_l_9
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_2/in_3

End 

Net : n10590
T_10_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_39
T_8_12_sp4_h_l_8
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_39
T_8_12_sp4_h_l_8
T_10_12_lc_trk_g3_5
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp12_v_t_22
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp12_v_t_22
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp12_v_t_22
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp12_v_t_22
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_3/out
T_4_13_sp12_h_l_1
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_3/out
T_4_13_sp12_h_l_1
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_5/s_r

End 

Net : n13475
T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_18_14_sp4_h_l_8
T_19_14_lc_trk_g3_0
T_19_14_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : n5_adj_1235
T_17_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g1_0
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

T_17_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_2/in_3

T_17_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_6/in_3

T_17_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_1/in_3

T_17_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_2/in_0

End 

Net : comm_data_vld
T_18_13_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_7/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_23_14_sp4_h_l_1
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_22_13_sp4_v_t_37
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_7/in_1

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g2_0
T_19_14_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_22_13_sp4_v_t_37
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_23_14_sp4_h_l_1
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_4/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_22_13_sp4_v_t_37
T_21_14_lc_trk_g2_5
T_21_14_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_0
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_5/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_23_14_sp4_h_l_1
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_45
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_8
T_20_9_sp4_v_t_45
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_8
T_20_9_sp4_v_t_45
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_1/in_3

End 

Net : n15657_cascade_
T_17_15_wire_logic_cluster/lc_6/ltout
T_17_15_wire_logic_cluster/lc_7/in_2

End 

Net : n8823
T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_3/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_7_15_sp4_h_l_6
T_10_15_sp4_v_t_43
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_3/cen

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/cen

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/cen

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/cen

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/cen

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_1/cen

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_1/cen

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_10
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_1/cen

End 

Net : n13475_cascade_
T_17_15_wire_logic_cluster/lc_3/ltout
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : n15802_cascade_
T_17_15_wire_logic_cluster/lc_4/ltout
T_17_15_wire_logic_cluster/lc_5/in_2

End 

Net : n13_adj_1257_cascade_
T_16_15_wire_logic_cluster/lc_4/ltout
T_16_15_wire_logic_cluster/lc_5/in_2

End 

Net : n15565_cascade_
T_16_15_wire_logic_cluster/lc_3/ltout
T_16_15_wire_logic_cluster/lc_4/in_2

End 

Net : n10604
T_11_15_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_43
T_12_15_sp4_h_l_0
T_8_15_sp4_h_l_8
T_11_15_sp4_v_t_36
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_43
T_12_15_sp4_h_l_0
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_43
T_12_15_sp4_h_l_0
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_43
T_12_15_sp4_h_l_0
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_43
T_12_15_sp4_h_l_0
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_3/out
T_5_15_sp12_h_l_1
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_3/out
T_5_15_sp12_h_l_1
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_3/out
T_5_15_sp12_h_l_1
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_5/s_r

End 

Net : n13457_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : n10599
T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp4_h_l_11
T_12_13_sp4_h_l_7
T_11_9_sp4_v_t_37
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp4_h_l_11
T_12_13_sp4_h_l_7
T_11_9_sp4_v_t_37
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp4_h_l_11
T_12_13_sp4_h_l_7
T_11_9_sp4_v_t_37
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp4_h_l_11
T_11_9_sp4_v_t_40
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp4_h_l_11
T_11_9_sp4_v_t_40
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp4_h_l_11
T_11_9_sp4_v_t_40
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/s_r

End 

Net : n8787_cascade_
T_10_13_wire_logic_cluster/lc_6/ltout
T_10_13_wire_logic_cluster/lc_7/in_2

End 

Net : n10_adj_1249
T_17_15_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_39
T_14_13_sp4_h_l_2
T_10_13_sp4_h_l_10
T_10_13_lc_trk_g0_7
T_10_13_wire_logic_cluster/lc_6/in_3

End 

Net : n10576
T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_5/s_r

End 

Net : n8654
T_16_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_36
T_14_18_sp4_h_l_6
T_13_14_sp4_v_t_43
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_36
T_14_18_sp4_h_l_6
T_13_14_sp4_v_t_43
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_14_16_sp4_v_t_43
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_16_16_sp4_v_t_39
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_44
T_14_16_sp4_h_l_2
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_13_16_sp4_h_l_11
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_36
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_0/cen

End 

Net : n11_adj_1279_cascade_
T_16_16_wire_logic_cluster/lc_3/ltout
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : n15_adj_1203
T_19_14_wire_logic_cluster/lc_6/out
T_17_14_sp4_h_l_9
T_16_14_lc_trk_g0_1
T_16_14_wire_logic_cluster/lc_4/in_1

End 

Net : n8763
T_16_14_wire_logic_cluster/lc_4/out
T_9_14_sp12_h_l_0
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

T_16_14_wire_logic_cluster/lc_4/out
T_9_14_sp12_h_l_0
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/cen

End 

Net : n8702_cascade_
T_16_16_wire_logic_cluster/lc_6/ltout
T_16_16_wire_logic_cluster/lc_7/in_2

End 

Net : n17_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : n10583
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_12_16_sp4_h_l_6
T_16_16_sp4_h_l_9
T_20_16_sp4_h_l_0
T_23_16_sp4_v_t_40
T_23_20_lc_trk_g1_5
T_23_20_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_12_16_sp4_h_l_6
T_16_16_sp4_h_l_9
T_20_16_sp4_h_l_0
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_18_sp4_h_l_1
T_21_18_sp4_v_t_36
T_21_21_lc_trk_g0_4
T_21_21_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_12_16_sp4_h_l_6
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_18_sp4_h_l_1
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_18_sp4_h_l_1
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_18_sp4_h_l_1
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_42
T_18_18_sp4_h_l_1
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/s_r

End 

Net : n29
T_19_21_wire_logic_cluster/lc_5/out
T_19_20_sp4_v_t_42
T_16_20_sp4_h_l_1
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_1/in_3

End 

Net : eis_end_N_773
T_17_20_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_3/in_3

T_17_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_3/in_3

End 

Net : req_data_cnt_13
T_19_18_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_2/out
T_14_18_sp12_h_l_0
T_13_6_sp12_v_t_23
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_1/in_0

T_19_18_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_2/in_3

End 

Net : n19_adj_1234
T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_16_18_sp4_h_l_0
T_19_18_sp4_v_t_40
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_5/in_1

End 

Net : n8_adj_1212
T_16_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_4/in_3

End 

Net : n8787
T_10_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_4
T_12_9_sp4_v_t_47
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_4
T_12_9_sp4_v_t_47
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_4
T_12_9_sp4_v_t_47
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_45
T_11_8_sp4_v_t_46
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_45
T_11_8_sp4_v_t_46
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_45
T_11_8_sp4_v_t_46
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_0/cen

End 

Net : req_data_cnt_8
T_18_17_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g3_2
T_19_18_wire_logic_cluster/lc_0/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g3_2
T_19_18_wire_logic_cluster/lc_3/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g3_2
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : n8738
T_10_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_13_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_13_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_13_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_13_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

End 

Net : n17_adj_1214
T_20_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g2_0
T_19_21_wire_logic_cluster/lc_5/in_3

End 

Net : req_data_cnt_6
T_21_20_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_44
T_20_21_lc_trk_g0_2
T_20_21_input_2_0
T_20_21_wire_logic_cluster/lc_0/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_44
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/in_3

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_lc_trk_g3_6
T_21_20_wire_logic_cluster/lc_6/in_3

End 

Net : n13458
T_16_15_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_2/in_3

End 

Net : n8907_cascade_
T_15_14_wire_logic_cluster/lc_0/ltout
T_15_14_wire_logic_cluster/lc_1/in_2

End 

Net : n10618
T_15_14_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_38
T_13_14_sp4_h_l_8
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_38
T_13_14_sp4_h_l_8
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_1/out
T_15_11_sp12_v_t_22
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_1/out
T_15_11_sp12_v_t_22
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_1/out
T_15_11_sp12_v_t_22
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_1/out
T_15_11_sp12_v_t_22
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_1/out
T_15_11_sp12_v_t_22
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_1/out
T_15_11_sp12_v_t_22
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/s_r

End 

Net : n13457
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : n18_adj_1217
T_20_20_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_5/in_0

End 

Net : req_data_cnt_1
T_21_20_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_0/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g3_2
T_22_21_wire_logic_cluster/lc_4/in_3

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_2/in_3

End 

Net : n7_adj_1255
T_17_13_wire_logic_cluster/lc_7/out
T_15_13_sp4_h_l_11
T_11_13_sp4_h_l_2
T_10_13_lc_trk_g1_2
T_10_13_wire_logic_cluster/lc_4/in_3

End 

Net : eis_end_N_773_cascade_
T_17_20_wire_logic_cluster/lc_1/ltout
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : n15567_cascade_
T_17_13_wire_logic_cluster/lc_6/ltout
T_17_13_wire_logic_cluster/lc_7/in_2

End 

Net : n15510
T_17_20_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : req_data_cnt_4
T_19_19_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g2_0
T_20_20_input_2_0
T_20_20_wire_logic_cluster/lc_0/in_2

T_19_19_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g0_0
T_19_20_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_20_17_sp4_v_t_44
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_0/in_3

End 

Net : n8847
T_10_13_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_40
T_11_12_sp4_h_l_10
T_10_12_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_40
T_11_12_sp4_h_l_10
T_10_12_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_40
T_11_12_sp4_h_l_10
T_10_12_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_40
T_11_12_sp4_h_l_10
T_10_12_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_1/cen

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_1/cen

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_1/cen

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_1/cen

End 

Net : n15695_cascade_
T_17_19_wire_logic_cluster/lc_3/ltout
T_17_19_wire_logic_cluster/lc_4/in_2

End 

Net : n10625
T_15_14_wire_logic_cluster/lc_3/out
T_9_14_sp12_h_l_1
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_3/out
T_9_14_sp12_h_l_1
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_3/out
T_9_14_sp12_h_l_1
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_3/out
T_9_14_sp12_h_l_1
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_3/out
T_9_14_sp12_h_l_1
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_3/out
T_9_14_sp12_h_l_1
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_3/out
T_9_14_sp12_h_l_1
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_3/out
T_9_14_sp12_h_l_1
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/s_r

End 

Net : n8943_cascade_
T_15_14_wire_logic_cluster/lc_2/ltout
T_15_14_wire_logic_cluster/lc_3/in_2

End 

Net : n14_adj_1160
T_19_23_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g2_7
T_19_23_wire_logic_cluster/lc_6/in_3

End 

Net : n15696
T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_4/in_3

End 

Net : n31
T_18_20_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_5/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_6/in_0

End 

Net : acadc_skipCount_13
T_19_22_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g1_7
T_19_23_wire_logic_cluster/lc_7/in_3

T_19_22_wire_logic_cluster/lc_7/out
T_19_17_sp12_v_t_22
T_8_17_sp12_h_l_1
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_7/out
T_19_22_lc_trk_g0_7
T_19_22_input_2_7
T_19_22_wire_logic_cluster/lc_7/in_2

End 

Net : n26
T_19_23_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_36
T_16_20_sp4_h_l_7
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : n22
T_18_18_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_5/in_0

End 

Net : n30_adj_1278
T_18_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_1/in_1

End 

Net : req_data_cnt_2
T_22_18_wire_logic_cluster/lc_4/out
T_15_18_sp12_h_l_0
T_18_18_lc_trk_g1_0
T_18_18_wire_logic_cluster/lc_2/in_1

T_22_18_wire_logic_cluster/lc_4/out
T_15_18_sp12_h_l_0
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_5/in_1

T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g3_4
T_22_18_wire_logic_cluster/lc_4/in_3

End 

Net : req_data_cnt_0
T_20_21_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g3_2
T_20_21_wire_logic_cluster/lc_0/in_3

T_20_21_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_7/in_3

T_20_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_9
T_20_21_lc_trk_g0_4
T_20_21_input_2_2
T_20_21_wire_logic_cluster/lc_2/in_2

End 

Net : n30
T_18_21_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_6/in_3

End 

Net : acadc_skipCount_7
T_19_17_wire_logic_cluster/lc_1/out
T_19_14_sp12_v_t_22
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_4/in_1

T_19_17_wire_logic_cluster/lc_1/out
T_19_14_sp12_v_t_22
T_19_17_sp4_v_t_42
T_19_18_lc_trk_g2_2
T_19_18_wire_logic_cluster/lc_7/in_3

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_1/in_3

End 

Net : n22_adj_1170
T_19_22_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_6/in_1

End 

Net : n8702
T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_18_18_sp4_h_l_6
T_21_18_sp4_v_t_43
T_21_21_lc_trk_g1_3
T_21_21_wire_logic_cluster/lc_3/cen

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_sp4_h_l_4
T_18_12_sp4_v_t_47
T_19_16_sp4_h_l_10
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_9
T_23_16_sp4_v_t_39
T_23_20_lc_trk_g0_2
T_23_20_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_14_18_sp4_h_l_10
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_sp4_h_l_4
T_18_12_sp4_v_t_47
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_5/cen

End 

Net : n24_adj_1174
T_19_20_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_6/in_0

End 

Net : n13470
T_16_13_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_5/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_4/in_3

End 

Net : acadc_skipCount_15
T_21_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_6
T_19_20_lc_trk_g1_6
T_19_20_wire_logic_cluster/lc_2/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_22_20_lc_trk_g1_7
T_22_20_wire_logic_cluster/lc_5/in_3

T_21_20_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g2_7
T_21_20_input_2_7
T_21_20_wire_logic_cluster/lc_7/in_2

End 

Net : n13497
T_16_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_4/in_3

End 

Net : n9123
T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_10
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_10
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_10
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_10
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_10
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_10
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_10
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_13_13_sp4_h_l_10
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

End 

Net : n13497_cascade_
T_16_14_wire_logic_cluster/lc_5/ltout
T_16_14_wire_logic_cluster/lc_6/in_2

End 

Net : n9045_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : n10646
T_16_14_wire_logic_cluster/lc_7/out
T_14_14_sp4_h_l_11
T_17_10_sp4_v_t_40
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_7/out
T_14_14_sp4_h_l_11
T_17_14_sp4_v_t_41
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_38
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_38
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_38
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_38
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_38
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_7/out
T_16_9_sp12_v_t_22
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_5/s_r

End 

Net : req_data_cnt_14
T_19_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_39
T_19_20_lc_trk_g1_2
T_19_20_wire_logic_cluster/lc_4/in_1

T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_2/in_3

T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_3/in_0

End 

Net : n23_adj_1194
T_19_20_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : req_data_cnt_12
T_20_17_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_40
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_40
T_17_16_sp4_h_l_5
T_13_16_sp4_h_l_5
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_0/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_4/in_3

End 

Net : n21_adj_1204
T_19_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VAC3.n17
T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_22_sp4_h_l_6
T_12_22_lc_trk_g2_6
T_12_22_wire_logic_cluster/lc_5/in_3

End 

Net : acadc_trig
T_18_24_wire_logic_cluster/lc_6/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_4
T_14_18_sp4_v_t_44
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_7/in_0

T_18_24_wire_logic_cluster/lc_6/out
T_18_23_lc_trk_g0_6
T_18_23_wire_logic_cluster/lc_7/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_4
T_14_18_sp4_v_t_44
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_5/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_4
T_14_18_sp4_v_t_44
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_6/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_4
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_5/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_18_23_sp4_v_t_44
T_15_23_sp4_h_l_3
T_15_23_lc_trk_g1_6
T_15_23_wire_logic_cluster/lc_6/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_20_sp4_v_t_44
T_12_20_sp4_h_l_3
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_6/in_0

T_18_24_wire_logic_cluster/lc_6/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_4
T_14_18_sp4_v_t_44
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_1/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_9
T_15_20_sp4_v_t_44
T_12_20_sp4_h_l_3
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_1/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_18_23_sp4_v_t_44
T_15_23_sp4_h_l_3
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_1/in_3

T_18_24_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g3_6
T_18_24_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VAC3.n12
T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_12_22_sp4_v_t_43
T_12_23_lc_trk_g3_3
T_12_23_wire_logic_cluster/lc_0/cen

T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_12_22_sp4_v_t_43
T_12_23_lc_trk_g3_3
T_12_23_wire_logic_cluster/lc_0/cen

End 

Net : req_data_cnt_11
T_21_20_wire_logic_cluster/lc_4/out
T_20_20_sp4_h_l_0
T_19_20_lc_trk_g1_0
T_19_20_wire_logic_cluster/lc_4/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_20_20_sp4_h_l_0
T_19_16_sp4_v_t_37
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_4/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_4/in_3

End 

Net : n8530
T_21_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_3/in_1

T_21_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_7/in_1

End 

Net : n4_adj_1184_cascade_
T_22_13_wire_logic_cluster/lc_3/ltout
T_22_13_wire_logic_cluster/lc_4/in_2

End 

Net : n15108
T_22_13_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g1_4
T_22_13_wire_logic_cluster/lc_6/in_3

T_22_13_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g1_4
T_22_13_wire_logic_cluster/lc_2/in_3

End 

Net : n15128
T_22_13_wire_logic_cluster/lc_6/out
T_20_13_sp4_h_l_9
T_23_9_sp4_v_t_38
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

End 

Net : n8907
T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_44
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

T_15_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_44
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

End 

Net : n9123_cascade_
T_15_14_wire_logic_cluster/lc_4/ltout
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : n8847_cascade_
T_10_13_wire_logic_cluster/lc_4/ltout
T_10_13_wire_logic_cluster/lc_5/in_2

End 

Net : n10611
T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

End 

Net : n10653
T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

End 

Net : n15700_cascade_
T_17_19_wire_logic_cluster/lc_6/ltout
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : acadc_skipCount_5
T_19_23_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/in_1

T_19_23_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_37
T_20_21_sp4_h_l_0
T_21_21_lc_trk_g2_0
T_21_21_wire_logic_cluster/lc_5/in_3

T_19_23_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_4/in_0

End 

Net : n20_cascade_
T_19_23_wire_logic_cluster/lc_5/ltout
T_19_23_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_skipCount_8
T_19_21_wire_logic_cluster/lc_1/out
T_19_19_sp4_v_t_47
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_6/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_18_21_sp4_h_l_10
T_17_17_sp4_v_t_38
T_16_20_lc_trk_g2_6
T_16_20_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_1/in_3

End 

Net : n15198
T_21_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g0_6
T_22_13_wire_logic_cluster/lc_3/in_3

T_21_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g0_6
T_22_13_wire_logic_cluster/lc_7/in_3

End 

Net : n20_adj_1253_cascade_
T_19_21_wire_logic_cluster/lc_4/ltout
T_19_21_wire_logic_cluster/lc_5/in_2

End 

Net : req_data_cnt_3
T_19_22_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_5/out
T_18_22_sp4_h_l_2
T_21_22_sp4_v_t_42
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_4/in_1

T_19_22_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g1_5
T_19_22_wire_logic_cluster/lc_5/in_3

End 

Net : n15187
T_18_20_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_0/in_3

End 

Net : n31_cascade_
T_18_20_wire_logic_cluster/lc_6/ltout
T_18_20_wire_logic_cluster/lc_7/in_2

End 

Net : acadc_skipCount_14
T_22_20_wire_logic_cluster/lc_4/out
T_20_20_sp4_h_l_5
T_19_20_sp4_v_t_46
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_37
T_19_18_sp4_h_l_6
T_15_18_sp4_h_l_9
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_1/in_3

T_22_20_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g1_4
T_22_20_wire_logic_cluster/lc_4/in_3

End 

Net : n23_adj_1199_cascade_
T_18_21_wire_logic_cluster/lc_5/ltout
T_18_21_wire_logic_cluster/lc_6/in_2

End 

Net : n15161_cascade_
T_16_13_wire_logic_cluster/lc_2/ltout
T_16_13_wire_logic_cluster/lc_3/in_2

End 

Net : req_data_cnt_5
T_20_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g3_1
T_19_21_input_2_4
T_19_21_wire_logic_cluster/lc_4/in_2

T_20_21_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_5/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_input_2_1
T_20_21_wire_logic_cluster/lc_1/in_2

End 

Net : n10639
T_16_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_36
T_14_13_sp4_h_l_1
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/s_r

End 

Net : n9027
T_16_13_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g0_3
T_16_13_wire_logic_cluster/lc_0/in_3

T_16_13_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_16_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_16_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_16_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_16_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

T_16_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_0/cen

End 

Net : req_data_cnt_7
T_19_17_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g0_0
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

T_19_17_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g0_0
T_19_18_wire_logic_cluster/lc_7/in_1

T_19_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g1_0
T_19_17_wire_logic_cluster/lc_0/in_3

End 

Net : acadc_skipCount_3
T_19_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_5/in_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_21_23_lc_trk_g3_6
T_21_23_wire_logic_cluster/lc_4/in_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_3/in_3

End 

Net : n14035
T_18_22_wire_logic_cluster/lc_4/cout
T_18_22_wire_logic_cluster/lc_5/in_3

Net : data_index_9_N_258_5
T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp12_h_l_0
T_24_13_sp12_v_t_23
T_13_13_sp12_h_l_0
T_0_13_span12_horz_0
T_8_13_lc_trk_g0_0
T_8_13_input0_2
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_sp12_h_l_0
T_24_13_sp12_v_t_23
T_13_13_sp12_h_l_0
T_0_13_span12_horz_0
T_8_13_lc_trk_g0_0
T_8_13_input0_2
T_8_13_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5
T_25_7_upADDR_5
T_25_7_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5

T_24_25_wire_logic_cluster/lc_4/out
T_25_25_lc_trk_g0_4
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5

End 

Net : n8094
T_22_17_wire_logic_cluster/lc_4/out
T_23_17_lc_trk_g0_4
T_23_17_wire_logic_cluster/lc_0/in_0

T_22_17_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_40
T_22_19_lc_trk_g0_0
T_22_19_wire_logic_cluster/lc_7/in_1

T_22_17_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_5
T_18_12_sp4_v_t_40
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_2/in_1

End 

Net : n729
T_23_17_wire_logic_cluster/lc_0/out
T_23_15_sp4_v_t_45
T_20_19_sp4_h_l_8
T_19_19_sp4_v_t_39
T_18_22_lc_trk_g2_7
T_18_22_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_0/out
T_23_15_sp4_v_t_45
T_23_11_sp4_v_t_45
T_23_13_lc_trk_g3_0
T_23_13_wire_logic_cluster/lc_0/in_3

T_23_17_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_40
T_20_18_sp4_h_l_5
T_21_18_lc_trk_g2_5
T_21_18_wire_logic_cluster/lc_0/in_1

End 

Net : n8085_cascade_
T_22_17_wire_logic_cluster/lc_3/ltout
T_22_17_wire_logic_cluster/lc_4/in_2

End 

Net : n7_adj_1224
T_18_22_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_42
T_19_25_sp4_h_l_1
T_23_25_sp4_h_l_9
T_24_25_lc_trk_g2_1
T_24_25_wire_logic_cluster/lc_4/in_3

T_18_22_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g0_5
T_19_22_wire_logic_cluster/lc_1/in_0

End 

Net : comm_cmd_5
T_22_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g0_1
T_22_17_wire_logic_cluster/lc_3/in_0

T_22_17_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g0_1
T_22_18_wire_logic_cluster/lc_5/in_0

T_22_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g0_1
T_22_17_wire_logic_cluster/lc_1/in_0

End 

Net : comm_cmd_6
T_22_17_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_3/in_3

T_22_17_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g0_6
T_22_18_wire_logic_cluster/lc_5/in_3

T_22_17_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_6/in_0

End 

Net : comm_cmd_4
T_22_16_wire_logic_cluster/lc_7/out
T_22_17_lc_trk_g1_7
T_22_17_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_23_15_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g1_7
T_22_16_wire_logic_cluster/lc_7/in_3

End 

Net : acadc_skipCount_9
T_19_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_2/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_7/in_0

T_19_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_3/in_0

End 

Net : n7_adj_1218
T_18_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_22_25_lc_trk_g3_4
T_22_25_wire_logic_cluster/lc_2/in_3

T_18_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_44
T_19_25_lc_trk_g0_1
T_19_25_wire_logic_cluster/lc_0/in_1

End 

Net : data_index_9_N_258_8
T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8
T_25_7_upADDR_8
T_25_7_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_lc_trk_g1_0
T_8_13_input2_7
T_8_13_wire_bram/ram/RADDR_8
T_8_11_upADDR_8
T_8_11_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_17_25_sp12_h_l_0
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_lc_trk_g1_0
T_8_13_input2_7
T_8_13_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8

T_22_25_wire_logic_cluster/lc_2/out
T_23_25_sp4_h_l_4
T_25_25_lc_trk_g2_1
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8

End 

Net : bfn_14_17_0_
T_18_23_wire_logic_cluster/carry_in_mux/cout
T_18_23_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VAC2.n15280
T_18_23_wire_logic_cluster/lc_7/out
T_19_20_sp4_v_t_39
T_19_16_sp4_v_t_47
T_19_12_sp4_v_t_36
T_20_12_sp4_h_l_6
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VAC2.n14926
T_21_12_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_21_12_lc_trk_g2_4
T_21_12_wire_logic_cluster/lc_5/s_r

End 

Net : acadc_skipCount_12
T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_7/in_1

T_18_21_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_38
T_18_16_sp4_v_t_46
T_15_16_sp4_h_l_5
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_input_2_3
T_18_21_wire_logic_cluster/lc_3/in_2

End 

Net : acadc_skipCount_2
T_19_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g1_2
T_19_22_wire_logic_cluster/lc_4/in_3

T_19_21_wire_logic_cluster/lc_2/out
T_19_18_sp4_v_t_44
T_16_18_sp4_h_l_9
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g2_2
T_19_21_input_2_2
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : n21
T_18_21_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_6/in_3

End 

Net : n9045
T_16_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_9
T_17_10_sp4_v_t_38
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_16_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_9
T_17_14_sp4_v_t_44
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/cen

T_16_14_wire_logic_cluster/lc_6/out
T_16_8_sp12_v_t_23
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_0/cen

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

End 

Net : req_data_cnt_10
T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_5/in_3

T_19_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_1/in_3

End 

Net : acadc_skipCount_10
T_19_22_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_7/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_36
T_20_19_sp4_h_l_1
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g3_6
T_19_22_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VAC2.n12
T_13_20_wire_logic_cluster/lc_6/out
T_13_20_sp4_h_l_1
T_17_20_sp4_h_l_4
T_20_16_sp4_v_t_47
T_20_12_sp4_v_t_43
T_21_12_sp4_h_l_6
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_sp4_h_l_1
T_9_20_sp4_h_l_4
T_5_20_sp4_h_l_7
T_7_20_lc_trk_g2_2
T_7_20_wire_logic_cluster/lc_2/cen

End 

Net : ADC_VAC2.n17_cascade_
T_13_20_wire_logic_cluster/lc_5/ltout
T_13_20_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VAC3.n15260
T_13_21_wire_logic_cluster/lc_1/out
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_6
T_15_17_sp4_v_t_43
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

End 

Net : ADC_VAC3.n15259
T_14_20_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_1/in_3

End 

Net : n14034
T_18_22_wire_logic_cluster/lc_3/cout
T_18_22_wire_logic_cluster/lc_4/in_3

Net : n7_adj_1226
T_18_22_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_45
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_45
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : data_index_9_N_258_4
T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4
T_25_7_upADDR_4
T_25_7_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_37
T_14_16_sp4_h_l_6
T_10_16_sp4_h_l_2
T_9_12_sp4_v_t_39
T_8_13_lc_trk_g2_7
T_8_13_input0_3
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_37
T_14_16_sp4_h_l_6
T_10_16_sp4_h_l_2
T_9_12_sp4_v_t_39
T_8_13_lc_trk_g2_7
T_8_13_input0_3
T_8_13_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4

T_17_20_wire_logic_cluster/lc_0/out
T_14_20_sp12_h_l_0
T_25_20_sp12_v_t_23
T_25_25_lc_trk_g2_7
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4

End 

Net : data_index_9_N_258_7
T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7
T_25_7_upADDR_7
T_25_7_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_2_13_sp12_h_l_1
T_8_13_lc_trk_g0_6
T_8_13_input0_0
T_8_13_wire_bram/ram/RADDR_7
T_8_11_upADDR_7
T_8_11_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_2_13_sp12_h_l_1
T_8_13_lc_trk_g0_6
T_8_13_input0_0
T_8_13_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_sp4_h_l_2
T_23_25_sp4_h_l_10
T_25_25_lc_trk_g3_7
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7

End 

Net : n14037
T_18_22_wire_logic_cluster/lc_6/cout
T_18_22_wire_logic_cluster/lc_7/in_3

Net : n7_adj_1220
T_18_22_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_46
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_1/in_3

T_18_22_wire_logic_cluster/lc_7/out
T_18_17_sp12_v_t_22
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_1/in_3

End 

Net : n4262
T_19_17_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_3/in_3

End 

Net : data_cntvec_2
T_20_22_wire_logic_cluster/lc_2/out
T_20_19_sp4_v_t_44
T_19_20_lc_trk_g3_4
T_19_20_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_10
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g1_2
T_20_22_wire_logic_cluster/lc_2/in_1

End 

Net : n4257
T_19_17_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_0/in_3

End 

Net : n4232
T_19_20_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_2/in_3

End 

Net : n4195_cascade_
T_19_20_wire_logic_cluster/lc_0/ltout
T_19_20_wire_logic_cluster/lc_1/in_2

End 

Net : n4252
T_18_19_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_45
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_5/in_3

End 

Net : n4190_cascade_
T_20_16_wire_logic_cluster/lc_1/ltout
T_20_16_wire_logic_cluster/lc_2/in_2

End 

Net : n4247
T_19_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_7/in_3

End 

Net : n4227
T_20_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_7/in_3

End 

Net : data_cntvec_7
T_20_22_wire_logic_cluster/lc_7/out
T_20_19_sp4_v_t_38
T_20_15_sp4_v_t_38
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_7/out
T_20_22_sp4_h_l_3
T_19_18_sp4_v_t_45
T_16_18_sp4_h_l_8
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_7/out
T_20_22_sp4_h_l_3
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_7/in_1

End 

Net : comm_cmd_3
T_22_17_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g1_0
T_22_17_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_1/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_3/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_7/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_21_15_lc_trk_g2_5
T_21_15_wire_logic_cluster/lc_2/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_22_19_lc_trk_g1_0
T_22_19_wire_logic_cluster/lc_6/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_21_15_lc_trk_g2_5
T_21_15_input_2_3
T_21_15_wire_logic_cluster/lc_3/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_19_17_sp12_h_l_0
T_7_17_sp12_h_l_0
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_0/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_21_15_lc_trk_g2_5
T_21_15_input_2_5
T_21_15_wire_logic_cluster/lc_5/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_5/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_4/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_3/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_19_17_sp12_h_l_0
T_18_17_sp12_v_t_23
T_18_17_sp4_v_t_45
T_17_21_lc_trk_g2_0
T_17_21_input_2_4
T_17_21_wire_logic_cluster/lc_4/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_3/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_17_lc_trk_g0_0
T_20_17_wire_logic_cluster/lc_5/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_7/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_16_21_sp4_v_t_42
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_36
T_23_9_sp4_v_t_44
T_24_9_sp4_h_l_2
T_24_9_lc_trk_g0_7
T_24_9_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_22_11_sp4_v_t_45
T_19_11_sp4_h_l_8
T_15_11_sp4_h_l_11
T_11_11_sp4_h_l_7
T_14_7_sp4_v_t_36
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_20_9_sp4_v_t_41
T_20_11_lc_trk_g2_4
T_20_11_input_2_0
T_20_11_wire_logic_cluster/lc_0/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_22_11_sp4_v_t_45
T_19_11_sp4_h_l_8
T_15_11_sp4_h_l_11
T_11_11_sp4_h_l_7
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_1/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_36
T_22_15_lc_trk_g1_1
T_22_15_input_2_4
T_22_15_wire_logic_cluster/lc_4/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_14_15_sp4_v_t_47
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_1/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_7/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_1/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_11_13_sp12_h_l_0
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_22_11_sp4_v_t_45
T_19_11_sp4_h_l_8
T_15_11_sp4_h_l_11
T_11_11_sp4_h_l_7
T_7_11_sp4_h_l_10
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_7/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_2/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_22_11_sp4_v_t_45
T_19_11_sp4_h_l_8
T_15_11_sp4_h_l_11
T_11_11_sp4_h_l_7
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_14_15_sp4_v_t_47
T_14_18_lc_trk_g0_7
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_13_sp4_v_t_46
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_19_17_sp12_h_l_0
T_18_5_sp12_v_t_23
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_22_11_sp4_v_t_45
T_19_11_sp4_h_l_8
T_15_11_sp4_h_l_11
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_3/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_23_13_sp12_h_l_0
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_11_13_sp12_h_l_0
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_5/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_22_11_sp4_v_t_45
T_19_11_sp4_h_l_8
T_15_11_sp4_h_l_11
T_11_11_sp4_h_l_7
T_7_11_sp4_h_l_10
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_7
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_2/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_5/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_7
T_12_17_sp4_v_t_36
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_7/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_13_sp4_v_t_46
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_1/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_1/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_11_13_sp12_h_l_0
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_22_11_sp4_v_t_45
T_19_11_sp4_h_l_8
T_15_11_sp4_h_l_11
T_11_11_sp4_h_l_7
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_4/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_36
T_23_15_lc_trk_g2_1
T_23_15_input_2_5
T_23_15_wire_logic_cluster/lc_5/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_0/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_14_15_sp4_v_t_41
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_1/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_11_13_sp12_h_l_0
T_10_13_sp4_h_l_1
T_9_13_lc_trk_g0_1
T_9_13_wire_logic_cluster/lc_4/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_11_13_sp12_h_l_0
T_10_13_sp4_h_l_1
T_9_13_lc_trk_g0_1
T_9_13_wire_logic_cluster/lc_5/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_7
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_5/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_10_11_sp4_v_t_44
T_9_13_lc_trk_g0_2
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_3/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_0/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_22_23_lc_trk_g3_4
T_22_23_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_14_15_sp4_v_t_41
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_2/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_20_9_sp4_v_t_41
T_20_13_lc_trk_g1_4
T_20_13_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_13_sp4_v_t_46
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_7
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_7
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_6/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_1/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_46
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_19_17_sp12_h_l_0
T_18_17_sp12_v_t_23
T_18_17_sp4_v_t_45
T_18_13_sp4_v_t_46
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_0/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_17_sp4_v_t_45
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_7/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_17_sp4_v_t_45
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_4/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_7
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_3/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_7
T_12_13_sp4_v_t_37
T_12_9_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_22_21_lc_trk_g3_0
T_22_21_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_2/in_1

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_10_11_sp4_v_t_44
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_10_11_sp4_v_t_44
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_10_11_sp4_v_t_44
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_10_11_sp4_v_t_44
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_10_11_sp4_v_t_44
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_5/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_20_14_lc_trk_g2_5
T_20_14_input_2_3
T_20_14_wire_logic_cluster/lc_3/in_2

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_13_sp4_v_t_45
T_20_9_sp4_v_t_41
T_20_13_lc_trk_g1_4
T_20_13_wire_logic_cluster/lc_1/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_22_22_lc_trk_g3_7
T_22_22_wire_logic_cluster/lc_5/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_5/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_7/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_13_17_sp4_h_l_7
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_5/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_45
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_13_sp12_v_t_23
T_11_13_sp12_h_l_0
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_20_17_sp4_v_t_45
T_21_21_sp4_h_l_2
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_1/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g1_0
T_22_17_wire_logic_cluster/lc_0/in_3

End 

Net : comm_cmd_0
T_22_16_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_37
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g2_2
T_21_15_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_20_19_lc_trk_g3_6
T_20_19_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_37
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_3/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_input_2_6
T_21_17_wire_logic_cluster/lc_6/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_19_sp4_v_t_43
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_20_19_lc_trk_g3_6
T_20_19_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_lc_trk_g0_1
T_22_19_input_2_5
T_22_19_wire_logic_cluster/lc_5/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_19_20_lc_trk_g1_7
T_19_20_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_17_13_lc_trk_g2_1
T_17_13_input_2_3
T_17_13_wire_logic_cluster/lc_3/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_21_22_lc_trk_g3_4
T_21_22_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_19_20_lc_trk_g0_7
T_19_20_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_0/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_19_20_lc_trk_g1_7
T_19_20_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_19_18_lc_trk_g2_7
T_19_18_input_2_3
T_19_18_wire_logic_cluster/lc_3/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g2_2
T_21_15_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_19_11_sp4_h_l_2
T_18_7_sp4_v_t_39
T_18_8_lc_trk_g2_7
T_18_8_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_14_15_sp4_v_t_43
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_22_21_lc_trk_g3_1
T_22_21_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_14_15_sp4_v_t_43
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_17_sp4_h_l_2
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_14_15_sp4_v_t_43
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_14_15_sp4_v_t_43
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_1/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_19_11_sp4_h_l_2
T_20_11_lc_trk_g3_2
T_20_11_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_21_21_lc_trk_g2_1
T_21_21_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_41
T_19_12_sp4_h_l_10
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_20_20_sp4_h_l_7
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_2
T_11_11_sp4_h_l_10
T_10_11_lc_trk_g0_2
T_10_11_wire_logic_cluster/lc_1/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_19_20_lc_trk_g1_7
T_19_20_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_37
T_19_21_sp4_h_l_0
T_20_21_lc_trk_g3_0
T_20_21_wire_logic_cluster/lc_3/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g2_2
T_21_15_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_2
T_11_11_sp4_h_l_10
T_10_11_lc_trk_g1_2
T_10_11_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_2
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g0_0
T_21_23_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_22_22_lc_trk_g0_4
T_22_22_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_19_sp4_v_t_43
T_15_23_sp4_h_l_11
T_16_23_lc_trk_g2_3
T_16_23_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_input_2_0
T_22_16_wire_logic_cluster/lc_0/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_22_9_sp4_v_t_44
T_23_9_sp4_h_l_9
T_24_9_lc_trk_g2_1
T_24_9_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_input_2_7
T_22_15_wire_logic_cluster/lc_7/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_14_15_sp4_v_t_43
T_11_19_sp4_h_l_6
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_20_16_lc_trk_g0_4
T_20_16_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_20_20_sp4_h_l_7
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_1/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_37
T_19_21_sp4_h_l_0
T_20_21_lc_trk_g3_0
T_20_21_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_37
T_19_21_sp4_h_l_0
T_15_21_sp4_h_l_8
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_14_15_sp4_v_t_43
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_19_sp4_v_t_43
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_2
T_11_11_sp4_h_l_10
T_10_11_lc_trk_g0_2
T_10_11_input_2_4
T_10_11_wire_logic_cluster/lc_4/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_22_21_lc_trk_g3_1
T_22_21_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_20_19_lc_trk_g3_6
T_20_19_wire_logic_cluster/lc_0/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_11_sp4_v_t_44
T_17_13_lc_trk_g2_1
T_17_13_input_2_5
T_17_13_wire_logic_cluster/lc_5/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_20_16_lc_trk_g0_4
T_20_16_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_17_sp4_h_l_2
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_37
T_19_21_sp4_h_l_0
T_20_21_lc_trk_g3_0
T_20_21_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_46
T_9_13_lc_trk_g0_0
T_9_13_input_2_4
T_9_13_wire_logic_cluster/lc_4/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_46
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_22_22_lc_trk_g1_4
T_22_22_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_13_sp4_h_l_9
T_15_13_sp4_h_l_5
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_22_21_lc_trk_g3_1
T_22_21_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_lc_trk_g0_1
T_22_19_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_13_sp4_h_l_9
T_15_13_sp4_h_l_5
T_14_9_sp4_v_t_47
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g0_2
T_23_16_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_17_sp4_h_l_2
T_15_17_sp4_h_l_2
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_46
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_20_19_lc_trk_g3_6
T_20_19_wire_logic_cluster/lc_1/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_23_13_sp4_h_l_2
T_24_13_lc_trk_g3_2
T_24_13_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_22_23_lc_trk_g0_1
T_22_23_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_13_sp4_h_l_9
T_15_13_sp4_h_l_5
T_11_13_sp4_h_l_8
T_10_9_sp4_v_t_45
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_13_sp4_h_l_9
T_15_13_sp4_h_l_5
T_11_13_sp4_h_l_8
T_10_9_sp4_v_t_45
T_9_11_lc_trk_g0_3
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_22_22_lc_trk_g0_4
T_22_22_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_37
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_21_21_lc_trk_g2_1
T_21_21_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_sp4_v_t_42
T_18_18_lc_trk_g0_7
T_18_18_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_46
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_46
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_46
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_22_19_sp4_v_t_44
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_20_16_sp4_h_l_1
T_19_16_lc_trk_g1_1
T_19_16_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_11_15_sp4_h_l_6
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_13_sp4_h_l_9
T_15_13_sp4_h_l_5
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_41
T_19_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_11_12_sp4_h_l_9
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_13_sp4_h_l_9
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_44
T_19_13_sp4_h_l_9
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_2/in_0

End 

Net : n7_adj_1177_cascade_
T_18_20_wire_logic_cluster/lc_2/ltout
T_18_20_wire_logic_cluster/lc_3/in_2

End 

Net : data_index_9_N_647_0
T_18_22_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_40
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_2/in_3

End 

Net : data_index_9_N_258_0
T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0
T_25_7_upADDR_0
T_25_7_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_46
T_15_17_sp4_h_l_5
T_11_17_sp4_h_l_5
T_10_13_sp4_v_t_40
T_7_13_sp4_h_l_11
T_8_13_lc_trk_g2_3
T_8_13_input0_7
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_46
T_15_17_sp4_h_l_5
T_11_17_sp4_h_l_5
T_10_13_sp4_v_t_40
T_7_13_sp4_h_l_11
T_8_13_lc_trk_g2_3
T_8_13_input0_7
T_8_13_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_39
T_25_25_lc_trk_g1_2
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0

End 

Net : acadc_skipCount_11
T_18_17_wire_logic_cluster/lc_0/out
T_18_13_sp12_v_t_23
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_5/in_3

T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_3/in_3

T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_0/in_0

End 

Net : n8943
T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

End 

Net : req_data_cnt_15
T_17_17_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_47
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_7/out
T_17_12_sp12_v_t_22
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : n24_adj_1216_cascade_
T_18_19_wire_logic_cluster/lc_4/ltout
T_18_19_wire_logic_cluster/lc_5/in_2

End 

Net : n4263
T_22_21_wire_logic_cluster/lc_6/out
T_21_21_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_18_lc_trk_g3_7
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : n4196
T_21_22_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_0/in_3

End 

Net : n4253_cascade_
T_22_21_wire_logic_cluster/lc_5/ltout
T_22_21_wire_logic_cluster/lc_6/in_2

End 

Net : data_cntvec_1
T_20_22_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g0_1
T_21_22_wire_logic_cluster/lc_2/in_1

T_20_22_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_42
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_1/in_1

End 

Net : n4233
T_22_22_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g0_0
T_22_21_wire_logic_cluster/lc_5/in_1

End 

Net : n14036
T_18_22_wire_logic_cluster/lc_5/cout
T_18_22_wire_logic_cluster/lc_6/in_3

Net : n7_adj_1222
T_18_22_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_44
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_4/in_1

T_18_22_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_44
T_18_17_sp4_v_t_40
T_18_13_sp4_v_t_36
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_5/in_3

End 

Net : data_index_9_N_258_6
T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6
T_25_7_upADDR_6
T_25_7_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_10_13_sp12_v_t_23
T_0_13_span12_horz_4
T_8_13_lc_trk_g1_4
T_8_13_input0_1
T_8_13_wire_bram/ram/RADDR_6
T_8_11_upADDR_6
T_8_11_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_10_13_sp12_v_t_23
T_0_13_span12_horz_4
T_8_13_lc_trk_g1_4
T_8_13_input0_1
T_8_13_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6

End 

Net : n8055
T_16_17_wire_logic_cluster/lc_7/out
T_6_17_sp12_h_l_1
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : data_cntvec_9
T_20_23_wire_logic_cluster/lc_1/out
T_20_21_sp4_v_t_47
T_20_17_sp4_v_t_43
T_17_17_sp4_h_l_6
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_1/in_1

T_20_23_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_39
T_17_19_sp4_h_l_8
T_18_19_lc_trk_g2_0
T_18_19_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_1/in_1

End 

Net : n90_adj_1023_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : n69_adj_1113
T_17_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_7/in_3

End 

Net : n15130
T_22_13_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_1/cen

End 

Net : n4250
T_22_20_wire_logic_cluster/lc_6/out
T_22_20_sp4_h_l_1
T_21_16_sp4_v_t_36
T_18_16_sp4_h_l_7
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_0/in_3

End 

Net : n4230
T_21_21_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g3_4
T_22_20_wire_logic_cluster/lc_6/in_3

End 

Net : n4260_cascade_
T_18_16_wire_logic_cluster/lc_0/ltout
T_18_16_wire_logic_cluster/lc_1/in_2

End 

Net : n4193_cascade_
T_21_21_wire_logic_cluster/lc_3/ltout
T_21_21_wire_logic_cluster/lc_4/in_2

End 

Net : data_cntvec_4
T_20_22_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g2_4
T_21_21_wire_logic_cluster/lc_3/in_3

T_20_22_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_45
T_20_20_lc_trk_g3_0
T_20_20_wire_logic_cluster/lc_0/in_1

T_20_22_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g3_4
T_20_22_wire_logic_cluster/lc_4/in_1

End 

Net : n14033
T_18_22_wire_logic_cluster/lc_2/cout
T_18_22_wire_logic_cluster/lc_3/in_3

Net : n7_adj_1228
T_18_22_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g2_3
T_19_23_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g0_3
T_18_23_wire_logic_cluster/lc_6/in_3

End 

Net : data_index_9_N_258_3
T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3
T_25_7_upADDR_3
T_25_7_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_16_21_sp4_h_l_8
T_12_21_sp4_h_l_11
T_11_17_sp4_v_t_46
T_11_13_sp4_v_t_39
T_8_13_sp4_h_l_2
T_8_13_lc_trk_g1_7
T_8_13_input0_4
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_16_21_sp4_h_l_8
T_12_21_sp4_h_l_11
T_11_17_sp4_v_t_46
T_11_13_sp4_v_t_39
T_8_13_sp4_h_l_2
T_8_13_lc_trk_g1_7
T_8_13_input0_4
T_8_13_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3

T_19_23_wire_logic_cluster/lc_0/out
T_19_21_sp4_v_t_45
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g2_4
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3

End 

Net : n8544
T_23_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_6/in_0

End 

Net : acadc_skipCount_4
T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_7/in_1

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_11
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_5/in_3

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_3/in_3

End 

Net : n18_adj_1276
T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_6/in_0

End 

Net : data_index_9_N_258_2
T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2
T_25_7_upADDR_2
T_25_7_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_13_21_sp12_h_l_0
T_12_9_sp12_v_t_23
T_12_13_sp4_v_t_41
T_9_13_sp4_h_l_10
T_8_13_lc_trk_g1_2
T_8_13_input0_5
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_13_21_sp12_h_l_0
T_12_9_sp12_v_t_23
T_12_13_sp4_v_t_41
T_9_13_sp4_h_l_10
T_8_13_lc_trk_g1_2
T_8_13_input0_5
T_8_13_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2

End 

Net : n14032
T_18_22_wire_logic_cluster/lc_1/cout
T_18_22_wire_logic_cluster/lc_2/in_3

Net : n7_adj_1230
T_18_22_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_2/in_3

T_18_22_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_0/in_3

End 

Net : n15526
T_21_15_wire_logic_cluster/lc_7/out
T_21_14_lc_trk_g1_7
T_21_14_wire_logic_cluster/lc_7/in_3

End 

Net : n14_adj_1189
T_21_14_wire_logic_cluster/lc_7/out
T_21_14_sp4_h_l_3
T_25_14_sp4_h_l_6
T_21_14_sp4_h_l_6
T_21_14_lc_trk_g1_3
T_21_14_wire_logic_cluster/lc_4/cen

End 

Net : n15131
T_10_13_wire_logic_cluster/lc_1/out
T_6_13_sp12_h_l_1
T_18_13_sp12_h_l_1
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_1/out
T_6_13_sp12_h_l_1
T_14_13_sp4_h_l_8
T_17_13_sp4_v_t_36
T_16_15_lc_trk_g1_1
T_16_15_wire_logic_cluster/lc_5/in_3

T_10_13_wire_logic_cluster/lc_1/out
T_6_13_sp12_h_l_1
T_14_13_sp4_h_l_8
T_18_13_sp4_h_l_4
T_17_13_sp4_v_t_41
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_1/out
T_6_13_sp12_h_l_1
T_14_13_sp4_h_l_8
T_18_13_sp4_h_l_4
T_17_13_sp4_v_t_41
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_4/in_0

End 

Net : n15191
T_23_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_5
T_19_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_3/in_3

T_23_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_40
T_20_14_sp4_h_l_10
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_0/in_1

T_23_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_40
T_20_14_sp4_h_l_10
T_16_14_sp4_h_l_10
T_16_14_lc_trk_g0_7
T_16_14_wire_logic_cluster/lc_6/in_3

T_23_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_40
T_20_14_sp4_h_l_10
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_2/in_1

T_23_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_5
T_19_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_4/in_0

T_23_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_40
T_20_14_sp4_h_l_10
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_4/in_1

End 

Net : comm_state_3
T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_11_10_sp12_h_l_1
T_10_10_sp12_v_t_22
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_1/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_11_10_sp12_h_l_1
T_10_10_sp12_v_t_22
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_0/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_23_15_sp4_h_l_10
T_23_15_lc_trk_g0_7
T_23_15_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g0_1
T_22_13_wire_logic_cluster/lc_5/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_3/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_19_23_sp4_h_l_4
T_19_23_lc_trk_g1_1
T_19_23_wire_logic_cluster/lc_0/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_23_15_sp4_h_l_10
T_23_15_lc_trk_g0_7
T_23_15_wire_logic_cluster/lc_4/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_2/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_0/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_24_14_lc_trk_g3_7
T_24_14_wire_logic_cluster/lc_6/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_2/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_18_23_sp4_v_t_36
T_18_25_lc_trk_g2_1
T_18_25_wire_logic_cluster/lc_1/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_18_23_sp4_v_t_36
T_18_25_lc_trk_g3_1
T_18_25_wire_logic_cluster/lc_4/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_25_13_sp4_v_t_37
T_25_17_sp4_v_t_45
T_25_21_sp4_v_t_41
T_24_25_lc_trk_g1_4
T_24_25_wire_logic_cluster/lc_4/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_0/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_22_22_sp12_v_t_22
T_22_25_lc_trk_g2_2
T_22_25_wire_logic_cluster/lc_2/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_17_13_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_7/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_11_10_sp12_h_l_1
T_10_10_sp12_v_t_22
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_7/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_15_15_sp4_h_l_10
T_11_15_sp4_h_l_1
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_1/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_10
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_5/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_15_15_sp4_h_l_10
T_11_15_sp4_h_l_1
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_3/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_19_19_sp4_h_l_10
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_3/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_19_14_sp4_h_l_7
T_20_14_lc_trk_g2_7
T_20_14_input_2_7
T_20_14_wire_logic_cluster/lc_7/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_11_10_sp12_h_l_1
T_10_10_sp12_v_t_22
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g3_6
T_21_18_input_2_1
T_21_18_wire_logic_cluster/lc_1/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_19_14_sp4_h_l_7
T_19_14_lc_trk_g1_2
T_19_14_input_2_7
T_19_14_wire_logic_cluster/lc_7/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_1/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_2/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_4/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_6/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g3_6
T_21_18_input_2_3
T_21_18_wire_logic_cluster/lc_3/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_19_14_sp4_h_l_7
T_15_14_sp4_h_l_10
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_7/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_19_14_sp4_h_l_7
T_15_14_sp4_h_l_10
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_1/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_4/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_1/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g3_6
T_21_18_input_2_5
T_21_18_wire_logic_cluster/lc_5/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_19_14_sp4_h_l_7
T_15_14_sp4_h_l_10
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_3/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_19_14_sp4_h_l_7
T_15_14_sp4_h_l_10
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_4/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_6/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_17_13_sp4_v_t_47
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_0/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_11_10_sp12_h_l_1
T_10_10_sp12_v_t_22
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_5/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_14_13_sp4_h_l_10
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_0/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_24_14_lc_trk_g3_7
T_24_14_wire_logic_cluster/lc_3/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_17_13_sp4_v_t_47
T_17_14_lc_trk_g2_7
T_17_14_input_2_7
T_17_14_wire_logic_cluster/lc_7/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g3_6
T_21_18_input_2_7
T_21_18_wire_logic_cluster/lc_7/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_25_13_sp4_v_t_37
T_24_15_lc_trk_g1_0
T_24_15_input_2_1
T_24_15_wire_logic_cluster/lc_1/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_19_14_sp4_h_l_7
T_15_14_sp4_h_l_10
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_5/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_24_14_lc_trk_g3_7
T_24_14_wire_logic_cluster/lc_5/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_0/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g2_3
T_21_19_input_2_1
T_21_19_wire_logic_cluster/lc_1/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_14_13_sp4_h_l_10
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_5/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_2/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_19_14_sp4_h_l_7
T_19_14_lc_trk_g1_2
T_19_14_wire_logic_cluster/lc_4/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g0_1
T_21_14_input_2_7
T_21_14_wire_logic_cluster/lc_7/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g2_3
T_21_19_input_2_3
T_21_19_wire_logic_cluster/lc_3/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_21_sp4_v_t_43
T_18_25_sp4_h_l_6
T_19_25_lc_trk_g2_6
T_19_25_wire_logic_cluster/lc_0/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_21_13_sp4_h_l_10
T_24_13_sp4_v_t_47
T_23_16_lc_trk_g3_7
T_23_16_input_2_4
T_23_16_wire_logic_cluster/lc_4/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_4/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g2_5
T_22_16_wire_logic_cluster/lc_6/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g2_3
T_21_19_input_2_5
T_21_19_wire_logic_cluster/lc_5/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_6/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_0/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_6/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_6/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_1/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_19_sp4_v_t_47
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_6/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_5/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_7/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_17_13_sp4_v_t_47
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_5/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_21_13_sp4_h_l_10
T_25_13_sp4_h_l_1
T_24_13_sp4_v_t_36
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_1/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp12_v_t_22
T_11_22_sp12_h_l_1
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_1/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_2/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_23_14_sp4_h_l_7
T_24_14_lc_trk_g3_7
T_24_14_input_2_0
T_24_14_wire_logic_cluster/lc_0/in_2

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_36
T_21_15_lc_trk_g2_1
T_21_15_wire_logic_cluster/lc_4/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_21_17_lc_trk_g0_7
T_21_17_wire_logic_cluster/lc_0/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_47
T_19_15_sp4_h_l_10
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_2/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g0_1
T_22_13_wire_logic_cluster/lc_1/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g0_1
T_21_14_wire_logic_cluster/lc_6/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g1_1
T_23_13_wire_logic_cluster/lc_3/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g1_1
T_22_14_wire_logic_cluster/lc_1/in_3

End 

Net : acadc_dtrig2
T_13_21_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_40
T_13_22_lc_trk_g3_5
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g2_4
T_13_21_input_2_4
T_13_21_wire_logic_cluster/lc_4/in_2

End 

Net : n8459
T_17_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_2/cen

T_17_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_2/cen

T_17_19_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_2/cen

End 

Net : n15356_cascade_
T_17_19_wire_logic_cluster/lc_1/ltout
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : n14087
T_13_22_wire_logic_cluster/lc_0/out
T_14_19_sp4_v_t_41
T_15_19_sp4_h_l_4
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_1/in_3

T_13_22_wire_logic_cluster/lc_0/out
T_14_19_sp4_v_t_41
T_15_19_sp4_h_l_4
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_3/in_1

End 

Net : n7_adj_1232
T_18_22_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_3/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_6/in_0

End 

Net : data_index_9_N_258_1
T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1
T_25_7_upADDR_1
T_25_7_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_43
T_14_17_sp4_h_l_6
T_10_17_sp4_h_l_6
T_9_13_sp4_v_t_46
T_6_13_sp4_h_l_11
T_8_13_lc_trk_g2_6
T_8_13_input0_6
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_43
T_14_17_sp4_h_l_6
T_10_17_sp4_h_l_6
T_9_13_sp4_v_t_46
T_6_13_sp4_h_l_11
T_8_13_lc_trk_g2_6
T_8_13_input0_6
T_8_13_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1

T_17_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_6
T_22_21_sp4_h_l_6
T_25_21_sp4_v_t_43
T_25_25_lc_trk_g0_6
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1

End 

Net : n14031
T_18_22_wire_logic_cluster/lc_0/cout
T_18_22_wire_logic_cluster/lc_1/in_3

Net : n7567
T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g1_0
T_18_22_input_2_1
T_18_22_wire_logic_cluster/lc_1/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g0_0
T_18_22_input_2_2
T_18_22_wire_logic_cluster/lc_2/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g1_0
T_18_22_input_2_3
T_18_22_wire_logic_cluster/lc_3/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g0_0
T_18_22_input_2_4
T_18_22_wire_logic_cluster/lc_4/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g1_0
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g0_0
T_18_22_input_2_6
T_18_22_wire_logic_cluster/lc_6/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g1_0
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_19_20_sp4_v_t_43
T_18_23_lc_trk_g3_3
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_2/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_44
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_3/in_1

End 

Net : comm_state_0
T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_47
T_19_17_lc_trk_g3_7
T_19_17_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_12_sp4_v_t_46
T_23_16_sp4_v_t_42
T_23_19_lc_trk_g1_2
T_23_19_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_16_14_sp4_v_t_47
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_16_14_sp4_v_t_47
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_16_10_sp4_v_t_47
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g3_1
T_23_13_input_2_0
T_23_13_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_47
T_17_18_sp4_h_l_3
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_16_14_sp4_v_t_47
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_11_11_sp12_h_l_1
T_10_11_sp12_v_t_22
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_16_14_sp4_v_t_47
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_16_10_sp4_v_t_47
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_11_11_sp12_h_l_1
T_10_11_sp12_v_t_22
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_11_11_sp12_h_l_1
T_10_11_sp12_v_t_22
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_10_sp4_v_t_46
T_19_14_sp4_h_l_4
T_18_14_sp4_v_t_41
T_18_17_lc_trk_g1_1
T_18_17_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g1_1
T_21_15_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_lc_trk_g1_2
T_20_14_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g0_1
T_23_14_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_12_sp4_v_t_46
T_23_16_sp4_v_t_42
T_22_19_lc_trk_g3_2
T_22_19_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_25_14_sp4_v_t_37
T_24_15_lc_trk_g2_5
T_24_15_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_10
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_5/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g0_1
T_23_14_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g0_1
T_22_15_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_23_14_lc_trk_g3_7
T_23_14_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_23_14_lc_trk_g3_7
T_23_14_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_24_14_lc_trk_g3_2
T_24_14_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_3/in_1

End 

Net : acadc_skipCount_1
T_17_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_7/in_3

T_17_20_wire_logic_cluster/lc_5/out
T_16_20_sp4_h_l_2
T_20_20_sp4_h_l_2
T_23_20_sp4_v_t_39
T_22_21_lc_trk_g2_7
T_22_21_wire_logic_cluster/lc_4/in_1

T_17_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : n8997
T_16_13_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_13_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_13_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_13_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_13_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_13_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_13_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_13_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_41
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

End 

Net : comm_state_2
T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp12_v_t_22
T_12_13_sp12_h_l_1
T_0_13_span12_horz_2
T_10_13_lc_trk_g0_6
T_10_13_wire_logic_cluster/lc_1/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_17_sp4_h_l_3
T_19_17_lc_trk_g1_3
T_19_17_input_2_6
T_19_17_wire_logic_cluster/lc_6/in_2

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp12_v_t_22
T_12_13_sp12_h_l_1
T_0_13_span12_horz_2
T_10_13_lc_trk_g0_6
T_10_13_wire_logic_cluster/lc_0/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_17_sp4_h_l_3
T_19_17_sp4_v_t_44
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_6/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_5/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_15_lc_trk_g1_3
T_23_15_wire_logic_cluster/lc_3/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_lc_trk_g0_3
T_19_13_wire_logic_cluster/lc_2/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_15_lc_trk_g1_3
T_23_15_wire_logic_cluster/lc_4/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp12_v_t_22
T_12_13_sp12_h_l_1
T_11_13_sp12_v_t_22
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_5/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_24_14_lc_trk_g0_3
T_24_14_wire_logic_cluster/lc_6/in_1

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_3/in_1

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_5/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_21_14_sp4_h_l_4
T_20_14_sp4_v_t_41
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_5/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_1/in_1

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_lc_trk_g0_3
T_19_13_wire_logic_cluster/lc_3/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_21_14_sp4_h_l_4
T_20_14_sp4_v_t_41
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_6/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_46
T_20_15_sp4_h_l_11
T_20_15_lc_trk_g0_6
T_20_15_wire_logic_cluster/lc_1/in_1

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_3/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_lc_trk_g0_3
T_19_13_wire_logic_cluster/lc_7/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_21_14_sp4_h_l_4
T_20_14_sp4_v_t_41
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_7/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_6/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_lc_trk_g0_3
T_19_13_wire_logic_cluster/lc_4/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_21_14_sp4_h_l_4
T_20_14_sp4_v_t_41
T_20_17_lc_trk_g1_1
T_20_17_wire_logic_cluster/lc_1/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_2/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_17_sp4_h_l_3
T_19_17_sp4_v_t_44
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_7/in_1

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_lc_trk_g0_3
T_19_13_wire_logic_cluster/lc_6/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_6/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp12_v_t_22
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_2/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_5/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp12_v_t_22
T_23_18_lc_trk_g3_6
T_23_18_wire_logic_cluster/lc_2/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_7/in_1

T_23_14_wire_logic_cluster/lc_3/out
T_24_14_lc_trk_g1_3
T_24_14_wire_logic_cluster/lc_3/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_2/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_24_15_lc_trk_g3_3
T_24_15_wire_logic_cluster/lc_1/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_4/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_4/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_38
T_23_16_lc_trk_g1_6
T_23_16_wire_logic_cluster/lc_4/in_1

T_23_14_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_1/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_5/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_46
T_20_15_sp4_h_l_11
T_23_11_sp4_v_t_40
T_22_13_lc_trk_g0_5
T_22_13_wire_logic_cluster/lc_0/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g0_3
T_23_14_wire_logic_cluster/lc_2/in_1

T_23_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g2_3
T_22_14_wire_logic_cluster/lc_0/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_24_14_lc_trk_g0_3
T_24_14_wire_logic_cluster/lc_0/in_1

End 

Net : n8085
T_22_17_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_1/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_46
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_38
T_22_19_lc_trk_g1_6
T_22_19_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_16_17_sp12_h_l_1
T_4_17_sp12_h_l_1
T_12_17_lc_trk_g1_2
T_12_17_wire_logic_cluster/lc_0/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_46
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_3/in_0

T_22_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_11
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_46
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_5/in_0

T_22_17_wire_logic_cluster/lc_3/out
T_16_17_sp12_h_l_1
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_5/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_46
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_46
T_19_18_sp4_h_l_4
T_15_18_sp4_h_l_4
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_1/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_22_17_sp4_h_l_11
T_21_17_sp4_v_t_40
T_20_19_lc_trk_g0_5
T_20_19_wire_logic_cluster/lc_4/in_3

T_22_17_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_46
T_19_14_sp4_h_l_11
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_3/in_0

End 

Net : n8_adj_1233
T_17_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_3/in_1

End 

Net : n12_cascade_
T_22_18_wire_logic_cluster/lc_1/ltout
T_22_18_wire_logic_cluster/lc_2/in_2

End 

Net : n6301
T_22_18_wire_logic_cluster/lc_2/out
T_17_18_sp12_h_l_0
T_18_18_sp4_h_l_3
T_17_18_sp4_v_t_44
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_5/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_1
T_19_18_sp4_v_t_42
T_19_21_lc_trk_g0_2
T_19_21_wire_logic_cluster/lc_3/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_1
T_19_18_sp4_v_t_42
T_19_22_sp4_v_t_47
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_3/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_1
T_19_18_sp4_v_t_42
T_19_22_sp4_v_t_47
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_4/in_0

T_22_18_wire_logic_cluster/lc_2/out
T_17_18_sp12_h_l_0
T_16_18_sp12_v_t_23
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_2/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_1
T_19_18_sp4_v_t_42
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_0/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_1
T_19_18_sp4_v_t_42
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_4/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_17_18_sp12_h_l_0
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_0/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_1
T_19_18_sp4_v_t_42
T_19_22_sp4_v_t_47
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_7/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_1
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_3/in_3

End 

Net : n8_adj_1225
T_19_21_wire_logic_cluster/lc_3/out
T_13_21_sp12_h_l_1
T_24_21_sp12_v_t_22
T_24_25_lc_trk_g3_1
T_24_25_wire_logic_cluster/lc_4/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g0_3
T_19_22_input_2_1
T_19_22_wire_logic_cluster/lc_1/in_2

End 

Net : comm_state_1
T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_19_17_lc_trk_g2_1
T_19_17_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_10_13_lc_trk_g1_3
T_10_13_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_19_lc_trk_g2_7
T_23_19_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_36
T_21_15_sp4_v_t_36
T_18_19_sp4_h_l_1
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_15_lc_trk_g3_7
T_23_15_wire_logic_cluster/lc_3/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_12_sp4_v_t_47
T_23_13_lc_trk_g2_7
T_23_13_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_19_13_lc_trk_g2_3
T_19_13_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_18_13_sp4_h_l_2
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_16_lc_trk_g3_4
T_16_16_input_2_3
T_16_16_wire_logic_cluster/lc_3/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_12_sp4_v_t_47
T_23_14_lc_trk_g3_2
T_23_14_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp12_v_t_23
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_19_13_lc_trk_g2_3
T_19_13_input_2_3
T_19_13_wire_logic_cluster/lc_3/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_19_14_lc_trk_g0_0
T_19_14_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_3/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_12_sp4_v_t_47
T_23_14_lc_trk_g3_2
T_23_14_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_19_13_lc_trk_g2_3
T_19_13_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_19_13_lc_trk_g2_3
T_19_13_input_2_7
T_19_13_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_36
T_21_15_sp4_v_t_36
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_36
T_21_15_sp4_v_t_36
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g0_6
T_21_15_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_36
T_21_15_sp4_v_t_36
T_18_19_sp4_h_l_1
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_19_13_lc_trk_g2_3
T_19_13_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_22_14_lc_trk_g2_1
T_22_14_input_2_7
T_22_14_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_18_lc_trk_g3_0
T_23_18_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_18_14_lc_trk_g1_7
T_18_14_input_2_6
T_18_14_wire_logic_cluster/lc_6/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_25_14_sp4_h_l_4
T_24_14_lc_trk_g1_4
T_24_14_input_2_3
T_24_14_wire_logic_cluster/lc_3/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_36
T_21_15_sp4_v_t_36
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_18_16_lc_trk_g1_1
T_18_16_input_2_2
T_18_16_wire_logic_cluster/lc_2/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_24_14_sp4_v_t_36
T_24_15_lc_trk_g2_4
T_24_15_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_25_14_sp4_h_l_4
T_24_14_lc_trk_g1_4
T_24_14_input_2_5
T_24_14_wire_logic_cluster/lc_5/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_13_13_sp4_v_t_38
T_10_17_sp4_h_l_3
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_13_13_sp4_v_t_38
T_10_17_sp4_h_l_3
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_12_sp4_v_t_47
T_23_13_lc_trk_g2_7
T_23_13_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_12_sp4_v_t_47
T_23_14_lc_trk_g3_2
T_23_14_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_45
T_22_16_lc_trk_g0_5
T_22_16_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_13_13_sp4_v_t_38
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_14_17_sp4_h_l_9
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_14_sp4_v_t_36
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g1_6
T_21_14_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_13_13_sp4_v_t_38
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_13_13_sp4_v_t_38
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_13_13_sp4_v_t_38
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_13_13_sp4_v_t_38
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_13_13_sp4_v_t_38
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_20_14_sp4_v_t_36
T_17_18_sp4_h_l_1
T_13_18_sp4_h_l_1
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_20_14_sp4_v_t_36
T_17_18_sp4_h_l_1
T_13_18_sp4_h_l_1
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_14_sp4_v_t_36
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_14_sp4_v_t_36
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_14_sp4_v_t_36
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_10_sp4_v_t_43
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_6
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_3
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_3
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_42
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_17_13_sp4_v_t_44
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_42
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_43
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_43
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_43
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_23_14_sp12_v_t_23
T_23_20_lc_trk_g2_4
T_23_20_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_17_sp4_h_l_9
T_14_17_sp4_h_l_0
T_14_17_lc_trk_g1_5
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_36
T_21_15_sp4_v_t_36
T_21_19_sp4_v_t_41
T_21_21_lc_trk_g3_4
T_21_21_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_42
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_42
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_42
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_43
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_43
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_43
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_42
T_15_16_lc_trk_g0_7
T_15_16_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_17_14_sp4_h_l_1
T_16_10_sp4_v_t_43
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g1_6
T_21_14_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_2_sp12_v_t_23
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_2_sp12_v_t_23
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_2_sp12_v_t_23
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_13_sp4_v_t_44
T_18_13_sp4_h_l_3
T_14_13_sp4_h_l_3
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_14_16_sp4_h_l_0
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_11_14_sp4_h_l_1
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_20_14_sp4_v_t_36
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_20_14_sp4_v_t_36
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_25_14_sp4_h_l_4
T_24_14_lc_trk_g0_4
T_24_14_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_36
T_21_15_sp4_v_t_36
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_3/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_20_14_sp4_v_t_36
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_sp4_h_l_1
T_20_14_sp4_v_t_36
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g1_6
T_21_14_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_12_14_sp12_h_l_0
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_0/in_0

End 

Net : n15290
T_21_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_0
T_22_13_lc_trk_g2_5
T_22_13_wire_logic_cluster/lc_6/in_1

End 

Net : n8
T_22_16_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_40
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_40
T_22_19_lc_trk_g0_5
T_22_19_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_0/in_3

End 

Net : comm_cmd_1
T_23_17_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g2_7
T_22_16_wire_logic_cluster/lc_4/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_23_17_lc_trk_g2_7
T_23_17_wire_logic_cluster/lc_0/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_15_sp4_h_l_1
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_6/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_lc_trk_g3_7
T_22_17_wire_logic_cluster/lc_5/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_19_sp4_h_l_7
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_3/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_19_sp4_h_l_7
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_2/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_22_20_lc_trk_g2_3
T_22_20_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_6/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_23_19_lc_trk_g0_6
T_23_19_wire_logic_cluster/lc_7/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_15_sp4_h_l_1
T_23_15_lc_trk_g3_4
T_23_15_wire_logic_cluster/lc_0/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g1_7
T_22_18_wire_logic_cluster/lc_3/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_sp4_v_t_43
T_18_21_sp4_h_l_11
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_7/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_19_sp4_h_l_7
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_6/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_22_19_lc_trk_g3_6
T_22_19_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_3/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_4/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_4/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_22_19_lc_trk_g3_6
T_22_19_wire_logic_cluster/lc_7/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_6/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_18_13_sp4_h_l_11
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_3/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_0/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_15_sp4_h_l_1
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_7/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_7/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_23_20_sp4_v_t_46
T_22_21_lc_trk_g3_6
T_22_21_wire_logic_cluster/lc_3/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_18_13_sp4_h_l_11
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_0/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_sp4_v_t_43
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_4/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_20_20_sp4_h_l_11
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_1/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g2_7
T_22_16_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_18_13_sp4_h_l_11
T_14_13_sp4_h_l_11
T_13_13_sp4_v_t_40
T_13_16_lc_trk_g0_0
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_23_20_sp4_v_t_46
T_22_22_lc_trk_g2_3
T_22_22_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_19_sp4_h_l_7
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_0/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_20_16_sp4_h_l_11
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_20_16_sp4_h_l_11
T_16_16_sp4_h_l_2
T_15_16_sp4_v_t_45
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_20_16_sp4_h_l_11
T_16_16_sp4_h_l_2
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_sp4_v_t_43
T_18_21_sp4_h_l_11
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_5/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_4/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_23_20_sp4_v_t_46
T_22_22_lc_trk_g2_3
T_22_22_wire_logic_cluster/lc_3/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_20_16_sp4_h_l_11
T_16_16_sp4_h_l_2
T_12_16_sp4_h_l_2
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_1/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_2/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_lc_trk_g3_7
T_22_17_wire_logic_cluster/lc_7/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_sp4_v_t_43
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_7/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_24_15_sp4_v_t_42
T_21_15_sp4_h_l_1
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_18_13_sp4_h_l_11
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_sp4_v_t_43
T_18_21_sp4_h_l_11
T_20_21_lc_trk_g2_6
T_20_21_wire_logic_cluster/lc_7/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_23_20_sp4_v_t_46
T_22_21_lc_trk_g3_6
T_22_21_wire_logic_cluster/lc_6/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g1_7
T_22_18_input_2_6
T_22_18_wire_logic_cluster/lc_6/in_2

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_23_20_sp4_v_t_46
T_22_22_lc_trk_g2_3
T_22_22_wire_logic_cluster/lc_5/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_18_17_sp4_h_l_11
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_5/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_18_17_sp4_h_l_11
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_7/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_2/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_13_sp4_v_t_46
T_18_13_sp4_h_l_11
T_20_13_lc_trk_g3_6
T_20_13_input_2_1
T_20_13_wire_logic_cluster/lc_1/in_2

T_23_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_46
T_20_16_sp4_h_l_11
T_16_16_sp4_h_l_2
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_0/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_4/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_21_17_sp4_v_t_43
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_1/in_0

T_23_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_12_17_lc_trk_g1_1
T_12_17_wire_logic_cluster/lc_3/in_3

T_23_17_wire_logic_cluster/lc_7/out
T_23_17_lc_trk_g2_7
T_23_17_wire_logic_cluster/lc_7/in_0

End 

Net : comm_cmd_2
T_22_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g0_3
T_22_16_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_17_lc_trk_g2_3
T_23_17_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_18_lc_trk_g2_6
T_22_18_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_15_sp4_v_t_39
T_23_19_lc_trk_g0_2
T_23_19_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_23_15_lc_trk_g2_3
T_23_15_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_11_17_sp4_h_l_7
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_20_sp4_v_t_44
T_22_21_lc_trk_g2_4
T_22_21_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_4
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_19_20_sp4_h_l_6
T_15_20_sp4_h_l_6
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_1/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_4
T_19_17_lc_trk_g0_1
T_19_17_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_20_sp4_v_t_44
T_22_21_lc_trk_g2_4
T_22_21_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_19_20_sp4_h_l_6
T_15_20_sp4_h_l_6
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_18_lc_trk_g2_6
T_22_18_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_16_16_sp12_h_l_1
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_19_16_sp4_h_l_6
T_19_16_lc_trk_g0_3
T_19_16_input_2_7
T_19_16_wire_logic_cluster/lc_7/in_2

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_22_17_sp4_v_t_46
T_19_21_sp4_h_l_4
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_0/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_23_15_sp4_v_t_39
T_20_15_sp4_h_l_2
T_16_15_sp4_h_l_5
T_15_15_sp4_v_t_46
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_20_sp4_v_t_44
T_22_22_lc_trk_g2_1
T_22_22_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_23_15_sp4_v_t_39
T_20_15_sp4_h_l_2
T_16_15_sp4_h_l_5
T_15_15_sp4_v_t_40
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g0_3
T_23_16_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_16_16_sp12_h_l_1
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_3/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_17_sp4_h_l_11
T_15_17_sp4_h_l_7
T_11_17_sp4_h_l_7
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_3/out
T_23_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_19_16_sp4_h_l_6
T_15_16_sp4_h_l_6
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_16_16_sp12_h_l_1
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_22_17_sp4_v_t_46
T_21_21_lc_trk_g2_3
T_21_21_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_13_sp4_h_l_5
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_46
T_19_13_sp4_h_l_5
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g0_3
T_22_16_input_2_3
T_22_16_wire_logic_cluster/lc_3/in_2

End 

Net : req_data_cnt_9
T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_47
T_17_16_lc_trk_g0_1
T_17_16_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_5/in_3

End 

Net : n15266
T_22_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g2_7
T_22_13_wire_logic_cluster/lc_2/in_1

End 

Net : n8_adj_1229
T_18_23_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g1_4
T_19_23_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g1_4
T_18_23_wire_logic_cluster/lc_6/in_1

End 

Net : n8_adj_1219
T_18_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_6
T_22_23_sp4_v_t_43
T_22_25_lc_trk_g3_6
T_22_25_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_19_22_sp4_v_t_39
T_19_25_lc_trk_g0_7
T_19_25_wire_logic_cluster/lc_0/in_3

End 

Net : n8043
T_22_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_2
T_20_14_sp4_v_t_39
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_3/in_0

T_22_18_wire_logic_cluster/lc_5/out
T_21_17_lc_trk_g3_5
T_21_17_wire_logic_cluster/lc_7/in_3

T_22_18_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_47
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_0/in_1

T_22_18_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_47
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_1/in_0

T_22_18_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_47
T_21_16_lc_trk_g0_1
T_21_16_input_2_5
T_21_16_wire_logic_cluster/lc_5/in_2

T_22_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_2
T_20_14_sp4_v_t_39
T_20_10_sp4_v_t_47
T_20_13_lc_trk_g1_7
T_20_13_wire_logic_cluster/lc_0/in_0

T_22_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_2
T_17_18_sp4_h_l_2
T_16_14_sp4_v_t_39
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_7/in_1

T_22_18_wire_logic_cluster/lc_5/out
T_22_14_sp4_v_t_47
T_22_15_lc_trk_g2_7
T_22_15_input_2_3
T_22_15_wire_logic_cluster/lc_3/in_2

T_22_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_42
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_4
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_7/in_1

T_22_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_2
T_20_14_sp4_v_t_39
T_20_10_sp4_v_t_47
T_20_13_lc_trk_g1_7
T_20_13_wire_logic_cluster/lc_1/in_3

T_22_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_42
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_0
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_3/in_0

T_22_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_42
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_4
T_14_13_sp4_v_t_44
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_22_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_42
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_0
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/in_3

T_22_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_2
T_17_18_sp4_h_l_2
T_16_14_sp4_v_t_39
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_5/in_3

T_22_18_wire_logic_cluster/lc_5/out
T_14_18_sp12_h_l_1
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_5/in_0

T_22_18_wire_logic_cluster/lc_5/out
T_14_18_sp12_h_l_1
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_6/in_1

End 

Net : n4075
T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_3
T_17_11_sp4_v_t_45
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_6/in_1

End 

Net : n8_adj_1227
T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_6/in_1

End 

Net : n14_adj_1152
T_22_15_wire_logic_cluster/lc_2/out
T_20_15_sp4_h_l_1
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_3/in_1

End 

Net : n90
T_16_21_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_2/in_0

End 

Net : data_cntvec_8
T_20_23_wire_logic_cluster/lc_0/out
T_20_21_sp4_v_t_45
T_17_21_sp4_h_l_2
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_0/out
T_20_20_sp4_v_t_40
T_20_16_sp4_v_t_45
T_19_18_lc_trk_g2_0
T_19_18_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g3_0
T_20_23_wire_logic_cluster/lc_0/in_1

End 

Net : n8047_cascade_
T_15_18_wire_logic_cluster/lc_5/ltout
T_15_18_wire_logic_cluster/lc_6/in_2

End 

Net : n69
T_15_20_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_44
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : n10632
T_16_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_5/s_r

End 

Net : n8997_cascade_
T_16_13_wire_logic_cluster/lc_4/ltout
T_16_13_wire_logic_cluster/lc_5/in_2

End 

Net : n8_adj_1178
T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g2_0
T_18_20_wire_logic_cluster/lc_3/in_3

End 

Net : n15527
T_19_14_wire_logic_cluster/lc_3/out
T_20_14_sp4_h_l_6
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_7/in_0

End 

Net : acadc_dtrig3
T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_0/in_0

T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_4/in_0

End 

Net : n15221
T_10_13_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_3
T_16_15_sp4_h_l_6
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_5/in_1

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_13_13_sp4_h_l_8
T_16_13_sp4_v_t_45
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_4/in_1

T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_13_13_sp4_h_l_8
T_16_13_sp4_v_t_45
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g0_0
T_10_13_input_2_6
T_10_13_wire_logic_cluster/lc_6/in_2

T_10_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g0_0
T_10_13_wire_logic_cluster/lc_2/in_0

T_10_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g0_0
T_10_13_input_2_4
T_10_13_wire_logic_cluster/lc_4/in_2

End 

Net : acadc_dtrig4
T_13_22_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_0/in_1

T_13_22_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_1/in_0

End 

Net : comm_spi.data_tx_7__N_805
T_17_11_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_37
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_5
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_41
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_41
T_15_14_sp4_h_l_9
T_11_14_sp4_h_l_5
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

End 

Net : comm_clear
T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_42
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_4/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_42
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_0/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_42
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_3/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_lc_trk_g1_3
T_23_12_wire_logic_cluster/lc_1/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_23_9_sp4_v_t_43
T_22_11_lc_trk_g0_6
T_22_11_wire_logic_cluster/lc_4/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_18_9_sp4_v_t_41
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_18_9_sp4_v_t_41
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_4/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_24_13_lc_trk_g1_3
T_24_13_wire_logic_cluster/lc_5/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_lc_trk_g1_3
T_23_12_wire_logic_cluster/lc_4/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_24_12_lc_trk_g2_3
T_24_12_wire_logic_cluster/lc_4/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_lc_trk_g1_3
T_23_12_wire_logic_cluster/lc_3/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_lc_trk_g1_3
T_23_12_wire_logic_cluster/lc_7/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_24_13_lc_trk_g2_3
T_24_13_wire_logic_cluster/lc_4/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_24_13_lc_trk_g2_3
T_24_13_wire_logic_cluster/lc_6/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_22_9_sp4_v_t_40
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_22_9_sp4_v_t_40
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_22_9_sp4_v_t_40
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_22_9_sp4_v_t_40
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_22_12_lc_trk_g2_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_23_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_3
T_20_9_sp4_v_t_38
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_5/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_19_12_lc_trk_g0_1
T_19_12_wire_logic_cluster/lc_1/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_23_8_sp4_v_t_46
T_22_9_lc_trk_g3_6
T_22_9_wire_logic_cluster/lc_1/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_18_9_sp4_v_t_41
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_2/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_18_9_sp4_v_t_41
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_3/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_42
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_5/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_42
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_6/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_2
T_18_9_sp4_v_t_42
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_7/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_12_sp4_h_l_9
T_19_8_sp4_v_t_44
T_18_9_lc_trk_g3_4
T_18_9_wire_logic_cluster/lc_4/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_3
T_17_13_sp4_h_l_6
T_16_9_sp4_v_t_46
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_7/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_3
T_17_13_sp4_h_l_6
T_16_9_sp4_v_t_46
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_1/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_3
T_17_13_sp4_h_l_6
T_16_9_sp4_v_t_46
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_0/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_3
T_17_13_sp4_h_l_6
T_16_9_sp4_v_t_46
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_5/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_3
T_17_13_sp4_h_l_6
T_16_9_sp4_v_t_46
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_1/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_0/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_3/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_0/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_5/in_0

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_6/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_19_13_sp4_h_l_11
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_1/in_0

End 

Net : n8_adj_1231
T_18_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VAC4.n15278
T_16_22_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VAC4.n14930
T_16_23_wire_logic_cluster/lc_3/out
T_16_22_sp12_v_t_22
T_16_24_lc_trk_g3_5
T_16_24_wire_logic_cluster/lc_5/s_r

End 

Net : n15651
T_21_15_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g3_6
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

End 

Net : n8_adj_1221
T_18_18_wire_logic_cluster/lc_0/out
T_18_14_sp12_v_t_23
T_18_25_lc_trk_g3_3
T_18_25_wire_logic_cluster/lc_1/in_1

End 

Net : acadc_dtrig1
T_12_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_0/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_0/in_3

End 

Net : n8_adj_1223
T_18_24_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g1_7
T_18_25_input_2_4
T_18_25_wire_logic_cluster/lc_4/in_2

T_18_24_wire_logic_cluster/lc_7/out
T_19_22_sp4_v_t_42
T_19_18_sp4_v_t_47
T_19_14_sp4_v_t_43
T_16_14_sp4_h_l_0
T_17_14_lc_trk_g3_0
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

End 

Net : comm_cmd_7
T_22_16_wire_logic_cluster/lc_1/out
T_18_16_sp12_h_l_1
T_17_4_sp12_v_t_22
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_1/out
T_21_16_sp4_h_l_10
T_17_16_sp4_h_l_1
T_13_16_sp4_h_l_4
T_12_12_sp4_v_t_41
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_1/in_3

T_22_16_wire_logic_cluster/lc_1/out
T_22_13_sp4_v_t_42
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g0_1
T_22_16_input_2_1
T_22_16_wire_logic_cluster/lc_1/in_2

End 

Net : n7_adj_1190
T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_23_16_lc_trk_g0_7
T_23_16_wire_logic_cluster/lc_4/in_3

End 

Net : n8618
T_23_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g3_4
T_22_16_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g3_4
T_22_16_wire_logic_cluster/lc_7/in_0

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g3_4
T_22_16_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g3_4
T_22_16_wire_logic_cluster/lc_2/in_1

T_23_16_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g1_4
T_22_17_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_4/out
T_23_17_lc_trk_g1_4
T_23_17_input_2_7
T_23_17_wire_logic_cluster/lc_7/in_2

T_23_16_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g0_4
T_22_17_wire_logic_cluster/lc_1/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g1_4
T_22_17_wire_logic_cluster/lc_6/in_3

End 

Net : n8051_cascade_
T_14_18_wire_logic_cluster/lc_6/ltout
T_14_18_wire_logic_cluster/lc_7/in_2

End 

Net : n87
T_16_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_4/in_0

End 

Net : n69_adj_1029
T_15_19_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_6/in_3

End 

Net : data_cntvec_11
T_20_23_wire_logic_cluster/lc_3/out
T_20_19_sp4_v_t_43
T_17_19_sp4_h_l_0
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_3/out
T_20_19_sp4_v_t_43
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_3/in_1

End 

Net : n15150
T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_24_20_sp4_v_t_38
T_24_16_sp4_v_t_43
T_23_19_lc_trk_g3_3
T_23_19_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_24_20_sp4_v_t_38
T_24_16_sp4_v_t_43
T_24_19_lc_trk_g0_3
T_24_19_wire_logic_cluster/lc_5/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_24_20_sp4_v_t_38
T_24_16_sp4_v_t_43
T_23_18_lc_trk_g1_6
T_23_18_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_24_20_sp4_v_t_45
T_21_24_sp4_h_l_8
T_22_24_lc_trk_g3_0
T_22_24_wire_logic_cluster/lc_3/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_24_20_sp4_v_t_38
T_23_21_lc_trk_g2_6
T_23_21_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_24_20_sp4_v_t_45
T_23_22_lc_trk_g2_0
T_23_22_wire_logic_cluster/lc_0/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_21_20_sp4_h_l_0
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_4/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_23_17_lc_trk_g2_5
T_23_17_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_16_sp4_v_t_37
T_24_17_lc_trk_g2_5
T_24_17_wire_logic_cluster/lc_6/in_1

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_13_lc_trk_g2_5
T_24_13_wire_logic_cluster/lc_7/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_sp4_v_t_37
T_24_13_lc_trk_g2_5
T_24_13_wire_logic_cluster/lc_3/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_lc_trk_g0_0
T_24_12_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_20_8_sp4_v_t_46
T_21_12_sp4_h_l_11
T_23_12_lc_trk_g3_6
T_23_12_wire_logic_cluster/lc_5/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_8_8_sp12_h_l_0
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_7
T_24_8_sp4_v_t_37
T_24_12_lc_trk_g0_0
T_24_12_wire_logic_cluster/lc_7/in_1

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_sp4_h_l_9
T_10_18_sp4_v_t_44
T_11_22_sp4_h_l_9
T_15_22_sp4_h_l_9
T_19_22_sp4_h_l_9
T_21_22_lc_trk_g2_4
T_21_22_wire_logic_cluster/lc_0/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_44
T_8_19_sp4_h_l_3
T_12_19_sp4_h_l_11
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_sp4_h_l_9
T_10_14_sp4_v_t_44
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_2/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_sp4_h_l_9
T_10_14_sp4_v_t_44
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_sp4_h_l_9
T_11_18_sp4_h_l_5
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_2/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_44
T_8_15_sp4_h_l_2
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_0/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_44
T_8_15_sp4_h_l_2
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_2/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_sp4_h_l_9
T_11_18_sp4_h_l_5
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_2/in_0

T_7_18_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_44
T_8_15_sp4_h_l_2
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/in_1

T_7_18_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_44
T_7_16_lc_trk_g2_4
T_7_16_wire_logic_cluster/lc_0/in_0

End 

Net : adc_state_1_adj_1043
T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_10_9_sp12_h_l_1
T_9_9_sp12_v_t_22
T_9_14_sp4_v_t_40
T_6_18_sp4_h_l_10
T_7_18_lc_trk_g3_2
T_7_18_wire_logic_cluster/lc_2/in_3

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_sp4_v_t_38
T_18_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_7/in_0

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_sp4_v_t_38
T_18_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_10_20_sp4_h_l_11
T_6_20_sp4_h_l_7
T_6_20_lc_trk_g1_2
T_6_20_wire_logic_cluster/lc_2/in_3

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_sp4_v_t_38
T_18_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_5/in_0

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_sp4_v_t_38
T_18_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_4/in_1

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_sp4_v_t_38
T_18_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_2/in_3

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_10_9_sp12_h_l_1
T_9_9_sp12_v_t_22
T_0_21_span12_horz_6
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_1/in_3

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_sp4_v_t_38
T_18_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_10_20_sp4_h_l_11
T_6_20_sp4_h_l_7
T_7_20_lc_trk_g2_7
T_7_20_wire_logic_cluster/lc_0/in_3

T_21_12_wire_logic_cluster/lc_1/out
T_21_1_sp12_v_t_22
T_10_13_sp12_h_l_1
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_4/in_3

T_21_12_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g2_1
T_21_12_wire_logic_cluster/lc_0/in_1

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_sp4_v_t_38
T_18_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_3/in_0

T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_10_21_sp12_h_l_1
T_13_21_lc_trk_g0_1
T_13_21_wire_logic_cluster/lc_4/in_1

End 

Net : acadc_skipCount_6
T_19_22_wire_logic_cluster/lc_2/out
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g2_2
T_20_21_wire_logic_cluster/lc_3/in_1

T_19_22_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g3_2
T_19_22_wire_logic_cluster/lc_2/in_3

End 

Net : n17_adj_1277_cascade_
T_18_20_wire_logic_cluster/lc_5/ltout
T_18_20_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VAC4.n12
T_16_23_wire_logic_cluster/lc_7/out
T_16_21_sp4_v_t_43
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_7/out
T_16_21_sp4_v_t_43
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_3/cen

End 

Net : ADC_VAC4.n17
T_15_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g0_6
T_16_23_wire_logic_cluster/lc_7/in_3

End 

Net : comm_spi.n10444
T_17_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_44
T_19_13_sp4_h_l_3
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_19_11_lc_trk_g3_0
T_19_11_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_20_7_sp4_v_t_46
T_19_10_lc_trk_g3_6
T_19_10_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_44
T_18_13_sp4_v_t_40
T_18_14_lc_trk_g2_0
T_18_14_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_13_11_sp12_v_t_23
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.data_tx_7__N_813
T_17_11_wire_logic_cluster/lc_3/out
T_18_7_sp4_v_t_42
T_19_11_sp4_h_l_1
T_19_11_lc_trk_g0_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_3/out
T_17_2_sp12_v_t_22
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_3/out
T_17_2_sp12_v_t_22
T_6_14_sp12_h_l_1
T_14_14_sp4_h_l_8
T_13_10_sp4_v_t_45
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_5/s_r

End 

Net : n9215
T_23_15_wire_logic_cluster/lc_4/out
T_24_15_sp12_h_l_0
T_12_15_sp12_h_l_0
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_1/in_0

T_23_15_wire_logic_cluster/lc_4/out
T_24_15_sp12_h_l_0
T_12_15_sp12_h_l_0
T_11_15_sp12_v_t_23
T_11_17_sp4_v_t_43
T_11_13_sp4_v_t_43
T_12_13_sp4_h_l_6
T_15_9_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_23_15_wire_logic_cluster/lc_4/out
T_24_15_sp12_h_l_0
T_12_15_sp12_h_l_0
T_11_15_sp12_v_t_23
T_11_17_sp4_v_t_43
T_11_13_sp4_v_t_43
T_12_13_sp4_h_l_6
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/cen

T_23_15_wire_logic_cluster/lc_4/out
T_24_15_sp12_h_l_0
T_12_15_sp12_h_l_0
T_11_15_sp12_v_t_23
T_11_17_sp4_v_t_43
T_11_13_sp4_v_t_43
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_0/cen

T_23_15_wire_logic_cluster/lc_4/out
T_24_15_sp12_h_l_0
T_12_15_sp12_h_l_0
T_11_15_sp12_v_t_23
T_11_17_sp4_v_t_43
T_11_13_sp4_v_t_43
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_3/cen

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_4_15_sp12_h_l_0
T_9_15_sp4_h_l_7
T_12_11_sp4_v_t_42
T_12_7_sp4_v_t_47
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

T_23_15_wire_logic_cluster/lc_4/out
T_24_15_sp12_h_l_0
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_9_sp4_v_t_39
T_11_11_lc_trk_g2_2
T_11_11_wire_logic_cluster/lc_1/cen

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_4_15_sp12_h_l_0
T_9_15_sp4_h_l_7
T_12_11_sp4_v_t_42
T_12_12_lc_trk_g2_2
T_12_12_wire_logic_cluster/lc_0/cen

T_23_15_wire_logic_cluster/lc_4/out
T_16_15_sp12_h_l_0
T_4_15_sp12_h_l_0
T_13_15_sp4_h_l_11
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/cen

End 

Net : n10660
T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_11_15_sp4_v_t_45
T_11_11_sp4_v_t_46
T_12_11_sp4_h_l_4
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_11_15_sp4_v_t_45
T_11_11_sp4_v_t_41
T_12_11_sp4_h_l_9
T_12_11_lc_trk_g0_4
T_12_11_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_11_15_sp4_v_t_45
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_47
T_8_13_sp4_h_l_4
T_12_13_sp4_h_l_0
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_11_15_sp4_v_t_45
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_42
T_12_12_sp4_h_l_0
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_42
T_12_12_sp4_h_l_0
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_15_wire_logic_cluster/lc_1/out
T_11_12_sp12_v_t_22
T_11_14_lc_trk_g3_5
T_11_14_wire_logic_cluster/lc_5/s_r

End 

Net : n4_adj_1250
T_23_19_wire_logic_cluster/lc_0/out
T_23_7_sp12_v_t_23
T_23_15_lc_trk_g3_0
T_23_15_wire_logic_cluster/lc_4/in_3

End 

Net : comm_tx_buf_7
T_14_12_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_37
T_16_11_sp4_h_l_0
T_17_11_lc_trk_g2_0
T_17_11_wire_logic_cluster/lc_4/in_0

T_14_12_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_37
T_16_11_sp4_h_l_0
T_17_11_lc_trk_g2_0
T_17_11_wire_logic_cluster/lc_0/in_0

T_14_12_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_37
T_16_11_sp4_h_l_0
T_17_11_lc_trk_g2_0
T_17_11_wire_logic_cluster/lc_3/in_3

End 

Net : n71
T_16_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g2_3
T_15_17_wire_logic_cluster/lc_0/in_1

End 

Net : n59
T_15_17_wire_logic_cluster/lc_0/out
T_12_17_sp12_h_l_0
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_1

End 

Net : n8045_cascade_
T_12_17_wire_logic_cluster/lc_3/ltout
T_12_17_wire_logic_cluster/lc_4/in_2

End 

Net : eis_end
T_17_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : n41
T_16_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_3/in_3

T_16_15_wire_logic_cluster/lc_6/out
T_16_12_sp4_v_t_36
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_4/in_1

End 

Net : comm_index_0
T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_2/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_17_14_sp4_v_t_46
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_5/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_17_14_sp4_v_t_46
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_2/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_17_10_sp4_v_t_41
T_17_13_lc_trk_g0_1
T_17_13_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_37
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_8_sp4_v_t_43
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_18_14_lc_trk_g1_6
T_18_14_wire_logic_cluster/lc_2/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_37
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_15_8_sp4_v_t_47
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_15_12_sp4_v_t_41
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_3/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_3/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_8_sp4_v_t_43
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_37
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_37
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_8_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g1_1
T_20_13_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_37
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_18_14_lc_trk_g1_6
T_18_14_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_42
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_15_12_sp4_v_t_41
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_22_12_lc_trk_g2_2
T_22_12_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_16_12_sp4_v_t_47
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_37
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_37
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_2/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_15_12_sp4_v_t_41
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_8_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_sp4_v_t_37
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_11
T_17_14_sp4_v_t_46
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_10
T_15_12_sp4_v_t_41
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_21_12_sp4_h_l_2
T_17_12_sp4_h_l_10
T_13_12_sp4_h_l_6
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g3_1
T_20_12_input_2_0
T_20_12_wire_logic_cluster/lc_0/in_2

End 

Net : n24
T_22_17_wire_logic_cluster/lc_5/out
T_20_17_sp4_h_l_7
T_21_17_lc_trk_g3_7
T_21_17_wire_logic_cluster/lc_7/in_1

T_22_17_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/in_3

End 

Net : n15557
T_21_17_wire_logic_cluster/lc_7/out
T_21_16_sp4_v_t_46
T_18_16_sp4_h_l_5
T_14_16_sp4_h_l_1
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_5/in_1

End 

Net : comm_index_1
T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_18_12_sp4_v_t_39
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_18_12_sp4_v_t_39
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_18_12_sp4_v_t_45
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_20_14_lc_trk_g1_0
T_20_14_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_5
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_8_sp4_v_t_44
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_5_12_sp12_h_l_0
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_5_12_sp12_h_l_0
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_18_12_sp4_v_t_45
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_5
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_8_sp4_v_t_44
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_1
T_12_9_sp4_v_t_43
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_8
T_14_8_sp4_v_t_36
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_8_sp4_v_t_44
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_1
T_12_9_sp4_v_t_43
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_5
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_5_12_sp12_h_l_0
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_8
T_14_8_sp4_v_t_36
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_5
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_14_15_lc_trk_g0_5
T_14_15_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_8_sp4_v_t_44
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_0/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_1
T_12_9_sp4_v_t_43
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_8_sp4_v_t_44
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_5
T_12_9_sp4_v_t_40
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_1
T_12_13_sp4_v_t_42
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_8
T_14_12_sp4_v_t_45
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_5_12_sp12_h_l_0
T_12_12_lc_trk_g0_0
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_8
T_18_12_sp4_v_t_39
T_17_15_lc_trk_g2_7
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

T_20_12_wire_logic_cluster/lc_0/out
T_17_12_sp12_h_l_0
T_5_12_sp12_h_l_0
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_13_13_sp4_h_l_5
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_5/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g1_0
T_20_12_wire_logic_cluster/lc_0/in_3

End 

Net : n6791
T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_22_19_sp4_h_l_7
T_25_19_sp4_v_t_37
T_25_23_sp4_v_t_37
T_24_25_lc_trk_g0_0
T_24_25_input_2_4
T_24_25_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_23_lc_trk_g1_5
T_19_23_input_2_0
T_19_23_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_input_2_2
T_18_21_wire_logic_cluster/lc_2/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_lc_trk_g0_1
T_18_20_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g2_5
T_18_25_input_2_1
T_18_25_wire_logic_cluster/lc_1/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_19_24_sp4_h_l_4
T_22_24_sp4_v_t_44
T_22_25_lc_trk_g2_4
T_22_25_input_2_2
T_22_25_wire_logic_cluster/lc_2/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g2_5
T_18_25_wire_logic_cluster/lc_4/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_17_21_lc_trk_g3_4
T_17_21_input_2_3
T_17_21_wire_logic_cluster/lc_3/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_9_19_sp12_h_l_0
T_20_7_sp12_v_t_23
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_22_19_lc_trk_g0_4
T_22_19_input_2_0
T_22_19_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_18_14_sp4_v_t_37
T_15_14_sp4_h_l_0
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_18_14_sp4_v_t_37
T_15_14_sp4_h_l_6
T_16_14_lc_trk_g2_6
T_16_14_input_2_4
T_16_14_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_17_lc_trk_g3_4
T_18_17_input_2_1
T_18_17_wire_logic_cluster/lc_1/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g1_6
T_19_19_input_2_3
T_19_19_wire_logic_cluster/lc_3/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_23_15_sp4_v_t_46
T_23_11_sp4_v_t_42
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_15_sp4_v_t_45
T_19_17_lc_trk_g2_0
T_19_17_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_23_15_sp4_v_t_46
T_23_11_sp4_v_t_39
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_23_sp4_v_t_36
T_19_25_lc_trk_g3_1
T_19_25_input_2_0
T_19_25_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_18_14_sp4_v_t_37
T_15_14_sp4_h_l_0
T_19_14_sp4_h_l_3
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_6/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_22_lc_trk_g1_0
T_19_22_wire_logic_cluster/lc_7/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_22_lc_trk_g1_0
T_19_22_wire_logic_cluster/lc_5/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_23_lc_trk_g0_5
T_19_23_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_22_19_sp4_h_l_7
T_21_19_sp4_v_t_42
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_23_20_sp4_h_l_9
T_22_20_lc_trk_g1_1
T_22_20_input_2_4
T_22_20_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_22_19_sp4_h_l_7
T_21_15_sp4_v_t_42
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_22_lc_trk_g0_0
T_19_22_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_22_lc_trk_g0_0
T_19_22_input_2_6
T_19_22_wire_logic_cluster/lc_6/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_22_lc_trk_g0_0
T_19_22_input_2_2
T_19_22_wire_logic_cluster/lc_2/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_19_23_lc_trk_g1_5
T_19_23_input_2_4
T_19_23_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_18_23_lc_trk_g1_5
T_18_23_input_2_6
T_18_23_wire_logic_cluster/lc_6/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_22_19_sp4_h_l_7
T_21_19_sp4_v_t_42
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_22_19_sp4_h_l_7
T_21_19_sp4_v_t_42
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_19_20_lc_trk_g0_4
T_19_20_wire_logic_cluster/lc_6/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_18_14_sp4_v_t_37
T_15_14_sp4_h_l_0
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_16_19_sp12_v_t_23
T_16_21_lc_trk_g3_4
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_19_20_sp4_h_l_9
T_19_20_lc_trk_g0_4
T_19_20_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_input_2_4
T_18_21_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_20_lc_trk_g0_1
T_18_20_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_18_17_lc_trk_g3_4
T_18_17_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_17_17_lc_trk_g2_4
T_17_17_input_2_4
T_17_17_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_5/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g1_6
T_18_18_input_2_7
T_18_18_wire_logic_cluster/lc_7/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g2_6
T_19_18_input_2_4
T_19_18_wire_logic_cluster/lc_4/in_2

End 

Net : n15668_cascade_
T_21_14_wire_logic_cluster/lc_1/ltout
T_21_14_wire_logic_cluster/lc_2/in_2

End 

Net : n16464
T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_5/in_3

End 

Net : n16467_cascade_
T_21_14_wire_logic_cluster/lc_5/ltout
T_21_14_wire_logic_cluster/lc_6/in_2

End 

Net : n15188_cascade_
T_22_19_wire_logic_cluster/lc_5/ltout
T_22_19_wire_logic_cluster/lc_6/in_2

End 

Net : n6_adj_1171_cascade_
T_22_19_wire_logic_cluster/lc_6/ltout
T_22_19_wire_logic_cluster/lc_7/in_2

End 

Net : n12
T_22_18_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g1_1
T_22_19_wire_logic_cluster/lc_5/in_3

T_22_18_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_39
T_22_18_sp4_v_t_39
T_22_21_lc_trk_g0_7
T_22_21_input_2_3
T_22_21_wire_logic_cluster/lc_3/in_2

T_22_18_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_39
T_22_15_lc_trk_g3_7
T_22_15_wire_logic_cluster/lc_7/in_3

T_22_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g2_1
T_22_18_wire_logic_cluster/lc_6/in_3

T_22_18_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_39
T_19_14_sp4_h_l_2
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_1/in_3

End 

Net : n15190
T_22_19_wire_logic_cluster/lc_7/out
T_22_14_sp12_v_t_22
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_5/in_3

End 

Net : comm_state_3_N_418_1
T_22_15_wire_logic_cluster/lc_5/out
T_21_14_lc_trk_g3_5
T_21_14_wire_logic_cluster/lc_1/in_3

T_22_15_wire_logic_cluster/lc_5/out
T_23_14_lc_trk_g2_5
T_23_14_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VAC1.n12
T_11_20_wire_logic_cluster/lc_7/out
T_11_20_sp4_h_l_3
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_5/cen

T_11_20_wire_logic_cluster/lc_7/out
T_11_20_sp4_h_l_3
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_5/cen

End 

Net : ADC_VAC1.n17_cascade_
T_11_20_wire_logic_cluster/lc_6/ltout
T_11_20_wire_logic_cluster/lc_7/in_2

End 

Net : n15_cascade_
T_17_14_wire_logic_cluster/lc_2/ltout
T_17_14_wire_logic_cluster/lc_3/in_2

End 

Net : n15535_cascade_
T_17_14_wire_logic_cluster/lc_1/ltout
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : n5_adj_1235_cascade_
T_17_14_wire_logic_cluster/lc_0/ltout
T_17_14_wire_logic_cluster/lc_1/in_2

End 

Net : n9021
T_17_14_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_46
T_14_15_sp4_h_l_11
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

T_17_14_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_46
T_14_15_sp4_h_l_11
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

End 

Net : n4261
T_22_22_wire_logic_cluster/lc_5/out
T_23_18_sp4_v_t_46
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_7/in_3

End 

Net : n4264
T_21_17_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : n4251_cascade_
T_22_22_wire_logic_cluster/lc_4/ltout
T_22_22_wire_logic_cluster/lc_5/in_2

End 

Net : n4234_cascade_
T_21_17_wire_logic_cluster/lc_2/ltout
T_21_17_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata1_21
T_13_18_wire_logic_cluster/lc_0/out
T_13_14_sp12_v_t_23
T_14_26_sp12_h_l_0
T_25_14_sp12_v_t_23
T_25_2_sp12_v_t_23
T_25_8_sp4_v_t_39
T_25_9_lc_trk_g3_7
T_25_9_wire_bram/ram/WDATA_14

T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

End 

Net : data_cntvec_0
T_20_22_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_44
T_21_16_sp4_v_t_44
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_1/in_3

T_20_22_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g1_0
T_20_21_wire_logic_cluster/lc_0/in_1

T_20_22_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g3_0
T_20_22_wire_logic_cluster/lc_0/in_1

End 

Net : data_cntvec_3
T_20_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_11
T_22_22_lc_trk_g3_6
T_22_22_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g2_3
T_19_21_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_3/in_1

End 

Net : n4254_cascade_
T_21_17_wire_logic_cluster/lc_3/ltout
T_21_17_wire_logic_cluster/lc_4/in_2

End 

Net : n4194_cascade_
T_22_22_wire_logic_cluster/lc_2/ltout
T_22_22_wire_logic_cluster/lc_3/in_2

End 

Net : n4197_cascade_
T_21_17_wire_logic_cluster/lc_1/ltout
T_21_17_wire_logic_cluster/lc_2/in_2

End 

Net : n4231_cascade_
T_22_22_wire_logic_cluster/lc_3/ltout
T_22_22_wire_logic_cluster/lc_4/in_2

End 

Net : n26_adj_1192_cascade_
T_23_14_wire_logic_cluster/lc_4/ltout
T_23_14_wire_logic_cluster/lc_5/in_2

End 

Net : n18_adj_1191
T_23_14_wire_logic_cluster/lc_5/out
T_22_14_sp4_h_l_2
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

End 

Net : n72_adj_1162
T_20_19_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_41
T_17_17_sp4_h_l_4
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_3/in_1

End 

Net : n130
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_7/in_3

End 

Net : n8050
T_14_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_0/in_3

End 

Net : n96
T_17_17_wire_logic_cluster/lc_3/out
T_15_17_sp4_h_l_3
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : n90_adj_1167
T_20_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g1_3
T_20_19_input_2_6
T_20_19_wire_logic_cluster/lc_6/in_2

End 

Net : n87_adj_1165_cascade_
T_14_17_wire_logic_cluster/lc_5/ltout
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : data_cntvec_10
T_20_23_wire_logic_cluster/lc_2/out
T_15_23_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_2/out
T_20_19_sp4_v_t_41
T_17_19_sp4_h_l_10
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_2/in_1

End 

Net : n12702
T_22_18_wire_logic_cluster/lc_3/out
T_22_17_sp4_v_t_38
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_6/in_0

T_22_18_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_43
T_19_14_sp4_h_l_6
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_1/in_1

End 

Net : n69_adj_1161_cascade_
T_14_17_wire_logic_cluster/lc_6/ltout
T_14_17_wire_logic_cluster/lc_7/in_2

End 

Net : n4_adj_1041
T_22_20_wire_logic_cluster/lc_2/out
T_22_19_lc_trk_g0_2
T_22_19_wire_logic_cluster/lc_5/in_1

T_22_20_wire_logic_cluster/lc_2/out
T_22_17_sp4_v_t_44
T_19_17_sp4_h_l_9
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_7/in_3

T_22_20_wire_logic_cluster/lc_2/out
T_20_20_sp4_h_l_1
T_19_16_sp4_v_t_36
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_5/in_3

T_22_20_wire_logic_cluster/lc_2/out
T_22_17_sp4_v_t_44
T_19_17_sp4_h_l_9
T_18_13_sp4_v_t_44
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VAC2.n9413
T_13_20_wire_logic_cluster/lc_7/out
T_11_20_sp12_h_l_1
T_22_8_sp12_v_t_22
T_22_11_sp4_v_t_42
T_21_12_lc_trk_g3_2
T_21_12_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VAC2.n10706
T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_4
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_4
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_4
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_4
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_4
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_4
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_4
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_38
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_4
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

End 

Net : n8302
T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_16_20_sp4_h_l_8
T_20_20_sp4_h_l_4
T_23_16_sp4_v_t_47
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_3/in_0

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_16_20_sp4_h_l_8
T_20_20_sp4_h_l_4
T_23_16_sp4_v_t_47
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_5/in_0

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_16_20_sp4_h_l_8
T_20_20_sp4_h_l_4
T_23_16_sp4_v_t_47
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_7/in_0

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_16_20_sp4_h_l_8
T_20_20_sp4_h_l_4
T_23_20_sp4_v_t_44
T_23_22_lc_trk_g2_1
T_23_22_wire_logic_cluster/lc_4/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_16_20_sp4_h_l_8
T_20_20_sp4_h_l_4
T_23_20_sp4_v_t_44
T_23_22_lc_trk_g2_1
T_23_22_input_2_5
T_23_22_wire_logic_cluster/lc_5/in_2

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_16_20_sp4_h_l_8
T_20_20_sp4_h_l_4
T_23_20_sp4_v_t_44
T_23_22_lc_trk_g2_1
T_23_22_input_2_7
T_23_22_wire_logic_cluster/lc_7/in_2

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_16_20_sp4_h_l_8
T_20_20_sp4_h_l_4
T_23_16_sp4_v_t_47
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_0/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_16_20_sp4_h_l_8
T_20_20_sp4_h_l_4
T_23_16_sp4_v_t_47
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_4/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_19_20_sp12_v_t_22
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_7/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_11
T_11_21_sp4_h_l_7
T_15_21_sp4_h_l_3
T_18_21_sp4_v_t_45
T_18_23_lc_trk_g3_0
T_18_23_wire_logic_cluster/lc_2/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_11
T_10_17_sp4_v_t_40
T_10_13_sp4_v_t_36
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_4/in_0

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_11
T_11_21_sp4_h_l_7
T_14_21_sp4_v_t_37
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_0/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_5/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_11
T_10_17_sp4_v_t_40
T_10_13_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_3/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_11
T_10_17_sp4_v_t_40
T_10_13_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_11
T_10_17_sp4_v_t_40
T_10_13_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_7/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_11
T_10_17_sp4_v_t_40
T_10_13_sp4_v_t_36
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_17_sp4_v_t_43
T_8_17_sp4_h_l_11
T_12_17_sp4_h_l_11
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_3/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_8_21_sp4_h_l_6
T_11_21_sp4_v_t_43
T_11_23_lc_trk_g3_6
T_11_23_wire_logic_cluster/lc_2/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_11
T_11_21_sp4_h_l_7
T_12_21_lc_trk_g2_7
T_12_21_wire_logic_cluster/lc_0/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_17_sp4_v_t_43
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_wire_logic_cluster/lc_6/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_12_sp12_v_t_22
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_4/in_0

T_7_21_wire_logic_cluster/lc_3/out
T_7_12_sp12_v_t_22
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_2/in_0

T_7_21_wire_logic_cluster/lc_3/out
T_7_12_sp12_v_t_22
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_7/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_12_sp12_v_t_22
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_5/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_18_sp4_v_t_46
T_7_19_lc_trk_g2_6
T_7_19_wire_logic_cluster/lc_1/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_18_sp4_v_t_46
T_7_19_lc_trk_g2_6
T_7_19_wire_logic_cluster/lc_3/in_1

T_7_21_wire_logic_cluster/lc_3/out
T_7_18_sp4_v_t_46
T_7_19_lc_trk_g2_6
T_7_19_input_2_4
T_7_19_wire_logic_cluster/lc_4/in_2

T_7_21_wire_logic_cluster/lc_3/out
T_7_18_sp4_v_t_46
T_7_19_lc_trk_g2_6
T_7_19_input_2_0
T_7_19_wire_logic_cluster/lc_0/in_2

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_lc_trk_g0_3
T_7_21_wire_logic_cluster/lc_5/in_0

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_lc_trk_g0_3
T_7_21_wire_logic_cluster/lc_6/in_3

End 

Net : n15165
T_6_20_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_3/in_1

T_6_20_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_2/in_3

End 

Net : n93
T_20_19_wire_logic_cluster/lc_2/out
T_20_17_sp12_v_t_23
T_9_17_sp12_h_l_0
T_12_17_lc_trk_g0_0
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

T_20_19_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_36
T_21_18_sp4_h_l_1
T_17_18_sp4_h_l_4
T_13_18_sp4_h_l_0
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_1/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_41
T_21_15_sp4_h_l_4
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_3/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_20_17_sp12_v_t_23
T_9_17_sp12_h_l_0
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_7/in_0

T_20_19_wire_logic_cluster/lc_2/out
T_20_17_sp12_v_t_23
T_9_17_sp12_h_l_0
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_7/in_0

T_20_19_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_36
T_21_18_sp4_h_l_1
T_17_18_sp4_h_l_4
T_13_18_sp4_h_l_0
T_16_14_sp4_v_t_37
T_15_16_lc_trk_g1_0
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

T_20_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_45
T_18_16_sp4_h_l_2
T_14_16_sp4_h_l_5
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_3/in_0

T_20_19_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_36
T_21_18_sp4_h_l_1
T_17_18_sp4_h_l_4
T_13_18_sp4_h_l_0
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_6/in_0

T_20_19_wire_logic_cluster/lc_2/out
T_20_18_sp4_v_t_36
T_21_18_sp4_h_l_1
T_17_18_sp4_h_l_4
T_13_18_sp4_h_l_7
T_15_18_lc_trk_g3_2
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_20_19_wire_logic_cluster/lc_2/out
T_20_17_sp12_v_t_23
T_9_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : n84
T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_16_17_sp4_h_l_5
T_19_17_sp4_v_t_40
T_19_21_lc_trk_g0_5
T_19_21_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_8
T_18_13_sp4_v_t_45
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_15_17_sp4_v_t_40
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_5
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_5/in_3

End 

Net : n15546
T_19_21_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_36
T_16_18_sp4_h_l_7
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_6/in_1

End 

Net : n8_adj_1201
T_21_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g1_0
T_21_14_wire_logic_cluster/lc_6/in_3

End 

Net : n1523
T_21_14_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_0/in_3

End 

Net : eis_stop
T_20_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_1
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_1/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_1
T_17_16_sp4_v_t_43
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_1/in_1

T_20_20_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_6/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_1
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_2/in_3

End 

Net : comm_spi.imosi
T_23_12_wire_logic_cluster/lc_2/out
T_22_11_lc_trk_g3_2
T_22_11_wire_logic_cluster/lc_4/in_1

T_23_12_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g2_2
T_23_12_wire_logic_cluster/lc_7/in_3

End 

Net : comm_spi.n16893
T_23_12_wire_logic_cluster/lc_1/out
T_23_12_lc_trk_g3_1
T_23_12_wire_logic_cluster/lc_1/in_3

T_23_12_wire_logic_cluster/lc_1/out
T_23_11_lc_trk_g0_1
T_23_11_wire_logic_cluster/lc_0/in_1

T_23_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_7
T_22_8_sp4_v_t_37
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n16893_cascade_
T_23_12_wire_logic_cluster/lc_1/ltout
T_23_12_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.n16890
T_22_11_wire_logic_cluster/lc_4/out
T_22_11_lc_trk_g1_4
T_22_11_wire_logic_cluster/lc_4/in_3

End 

Net : comm_rx_buf_0
T_22_11_wire_logic_cluster/lc_5/out
T_22_9_sp4_v_t_39
T_19_13_sp4_h_l_7
T_15_13_sp4_h_l_3
T_11_13_sp4_h_l_3
T_10_9_sp4_v_t_38
T_10_12_lc_trk_g0_6
T_10_12_wire_logic_cluster/lc_1/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_21_11_sp4_h_l_2
T_17_11_sp4_h_l_10
T_16_11_sp4_v_t_47
T_13_15_sp4_h_l_3
T_9_15_sp4_h_l_6
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_2/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_22_9_sp4_v_t_39
T_19_13_sp4_h_l_7
T_15_13_sp4_h_l_3
T_11_13_sp4_h_l_3
T_10_13_sp4_v_t_44
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_2/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_21_11_sp4_h_l_2
T_17_11_sp4_h_l_10
T_16_11_sp4_v_t_47
T_16_15_sp4_v_t_47
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_6/in_0

T_22_11_wire_logic_cluster/lc_5/out
T_22_9_sp4_v_t_39
T_19_13_sp4_h_l_7
T_15_13_sp4_h_l_3
T_14_13_sp4_v_t_38
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_1/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_22_9_sp4_v_t_39
T_19_13_sp4_h_l_7
T_15_13_sp4_h_l_3
T_11_13_sp4_h_l_3
T_11_13_lc_trk_g0_6
T_11_13_wire_logic_cluster/lc_1/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_21_11_sp4_h_l_2
T_17_11_sp4_h_l_10
T_16_11_sp4_v_t_47
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_6/in_0

T_22_11_wire_logic_cluster/lc_5/out
T_21_11_sp4_h_l_2
T_17_11_sp4_h_l_10
T_16_11_sp4_v_t_47
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_4/in_0

T_22_11_wire_logic_cluster/lc_5/out
T_21_11_sp4_h_l_2
T_20_11_sp4_v_t_39
T_20_15_sp4_v_t_39
T_20_18_lc_trk_g1_7
T_20_18_wire_logic_cluster/lc_1/in_1

T_22_11_wire_logic_cluster/lc_5/out
T_21_11_sp4_h_l_2
T_17_11_sp4_h_l_10
T_16_11_sp4_v_t_47
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_7/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_21_11_sp4_h_l_2
T_17_11_sp4_h_l_10
T_16_11_sp4_v_t_47
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_7/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_22_9_sp4_v_t_39
T_19_13_sp4_h_l_7
T_15_13_sp4_h_l_3
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_7/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_22_4_sp12_v_t_22
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_2/in_3

T_22_11_wire_logic_cluster/lc_5/out
T_22_12_lc_trk_g0_5
T_22_12_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.n16890_cascade_
T_22_11_wire_logic_cluster/lc_4/ltout
T_22_11_wire_logic_cluster/lc_5/in_2

End 

Net : data_index_0
T_18_20_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_47
T_18_22_lc_trk_g0_2
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_2/in_0

End 

Net : n15576
T_17_16_wire_logic_cluster/lc_1/out
T_13_16_sp12_h_l_1
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata3_23
T_16_18_wire_logic_cluster/lc_6/out
T_7_18_sp12_h_l_0
T_18_6_sp12_v_t_23
T_19_6_sp12_h_l_0
T_22_6_sp4_h_l_5
T_25_6_sp4_v_t_40
T_25_7_lc_trk_g2_0
T_25_7_wire_bram/ram/WDATA_10

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata1_22
T_13_18_wire_logic_cluster/lc_1/out
T_9_18_sp12_h_l_1
T_20_6_sp12_v_t_22
T_21_6_sp12_h_l_1
T_23_6_sp4_h_l_2
T_26_6_sp4_v_t_39
T_25_8_lc_trk_g0_2
T_25_8_wire_bram/ram/WDATA_6

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g0_1
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata2_0
T_7_16_wire_logic_cluster/lc_0/out
T_7_12_sp12_v_t_23
T_8_12_sp12_h_l_0
T_20_12_sp12_h_l_0
T_23_12_sp4_h_l_5
T_26_12_sp4_v_t_40
T_25_14_lc_trk_g1_5
T_25_14_wire_bram/ram/WDATA_0

T_7_16_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g0_0
T_7_16_input_2_0
T_7_16_wire_logic_cluster/lc_0/in_2

End 

Net : n13_adj_1025
T_22_21_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_42
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_0/in_1

End 

Net : n8250
T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_19_22_lc_trk_g3_7
T_19_22_wire_logic_cluster/lc_6/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_19_22_lc_trk_g3_7
T_19_22_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_24_17_sp4_h_l_2
T_20_17_sp4_h_l_10
T_19_17_lc_trk_g1_2
T_19_17_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_41
T_20_20_sp4_h_l_9
T_16_20_sp4_h_l_9
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_5/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_41
T_20_20_sp4_h_l_9
T_16_20_sp4_h_l_9
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_3/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_19_22_lc_trk_g3_7
T_19_22_wire_logic_cluster/lc_7/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_19_23_lc_trk_g2_2
T_19_23_wire_logic_cluster/lc_3/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_21_sp4_h_l_2
T_16_21_sp4_h_l_2
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_3/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_41
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_39
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_19_23_lc_trk_g3_2
T_19_23_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_21_sp4_h_l_2
T_19_21_lc_trk_g1_2
T_19_21_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_21_sp4_h_l_2
T_19_21_lc_trk_g1_2
T_19_21_wire_logic_cluster/lc_2/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_41
T_20_20_sp4_h_l_9
T_19_20_lc_trk_g0_1
T_19_20_input_2_3
T_19_20_wire_logic_cluster/lc_3/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_19_19_sp12_h_l_0
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_7/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g1_0
T_22_20_wire_logic_cluster/lc_4/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g0_0
T_21_20_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata4_2
T_9_19_wire_logic_cluster/lc_6/out
T_9_13_sp12_v_t_23
T_10_13_sp12_h_l_0
T_22_13_sp12_h_l_0
T_23_13_sp4_h_l_3
T_26_9_sp4_v_t_38
T_25_12_lc_trk_g2_6
T_25_12_wire_bram/ram/WDATA_4

T_9_19_wire_logic_cluster/lc_6/out
T_9_13_sp12_v_t_23
T_10_13_sp12_h_l_0
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g2_6
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

End 

Net : data_index_6
T_17_14_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_43
T_18_17_sp4_v_t_39
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_43
T_18_17_sp4_v_t_39
T_18_21_sp4_v_t_40
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_6/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_43
T_18_17_sp4_v_t_39
T_18_21_sp4_v_t_40
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_7/in_1

End 

Net : n8525
T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_8
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_20_20_sp4_v_t_38
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_17_20_sp4_h_l_0
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_38
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_21_20_sp4_h_l_1
T_20_20_lc_trk_g0_1
T_20_20_input_2_5
T_20_20_wire_logic_cluster/lc_5/in_2

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_19_19_lc_trk_g3_2
T_19_19_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_19_19_lc_trk_g3_2
T_19_19_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_23_15_sp4_v_t_42
T_22_18_lc_trk_g3_2
T_22_18_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_19_15_sp4_v_t_36
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_21_16_sp4_h_l_7
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_13_sp4_v_t_47
T_20_17_lc_trk_g1_2
T_20_17_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_4/in_1

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_5/in_3

End 

Net : n8519
T_21_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_4/in_0

End 

Net : n13_adj_1032_cascade_
T_21_15_wire_logic_cluster/lc_0/ltout
T_21_15_wire_logic_cluster/lc_1/in_2

End 

Net : n12_adj_1027
T_21_15_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g0_2
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_22_15_lc_trk_g3_1
T_22_15_input_2_0
T_22_15_wire_logic_cluster/lc_0/in_2

End 

Net : n4228_cascade_
T_20_21_wire_logic_cluster/lc_5/ltout
T_20_21_wire_logic_cluster/lc_6/in_2

End 

Net : n4258
T_20_21_wire_logic_cluster/lc_7/out
T_20_16_sp12_v_t_22
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_2/in_3

End 

Net : n4191_cascade_
T_20_21_wire_logic_cluster/lc_4/ltout
T_20_21_wire_logic_cluster/lc_5/in_2

End 

Net : n4248_cascade_
T_20_21_wire_logic_cluster/lc_6/ltout
T_20_21_wire_logic_cluster/lc_7/in_2

End 

Net : n9011
T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_19_15_sp4_h_l_2
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_1/in_1

T_23_15_wire_logic_cluster/lc_3/out
T_23_15_sp4_h_l_11
T_22_11_sp4_v_t_41
T_22_13_lc_trk_g3_4
T_22_13_input_2_3
T_22_13_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_6
T_20_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g1_6
T_20_21_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g0_6
T_20_21_wire_logic_cluster/lc_0/in_0

T_20_22_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_6/in_1

End 

Net : n32_cascade_
T_21_17_wire_logic_cluster/lc_6/ltout
T_21_17_wire_logic_cluster/lc_7/in_2

End 

Net : n9
T_23_19_wire_logic_cluster/lc_7/out
T_23_19_sp4_h_l_3
T_22_15_sp4_v_t_38
T_19_15_sp4_h_l_3
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_5/in_1

T_23_19_wire_logic_cluster/lc_7/out
T_23_19_sp4_h_l_3
T_22_15_sp4_v_t_38
T_23_15_sp4_h_l_8
T_22_15_lc_trk_g0_0
T_22_15_wire_logic_cluster/lc_0/in_0

T_23_19_wire_logic_cluster/lc_7/out
T_24_18_sp4_v_t_47
T_24_14_sp4_v_t_43
T_21_14_sp4_h_l_0
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_3/in_1

T_23_19_wire_logic_cluster/lc_7/out
T_23_19_sp4_h_l_3
T_19_19_sp4_h_l_11
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_4/in_0

End 

Net : n4
T_21_15_wire_logic_cluster/lc_5/out
T_22_15_lc_trk_g0_5
T_22_15_wire_logic_cluster/lc_5/in_0

End 

Net : acadc_skipCount_0
T_18_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_5/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_38
T_19_20_sp4_h_l_3
T_20_20_lc_trk_g3_3
T_20_20_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_7/in_3

End 

Net : data_index_4
T_17_20_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_18_22_lc_trk_g0_7
T_18_22_wire_logic_cluster/lc_4/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_10
T_18_22_lc_trk_g1_7
T_18_22_wire_logic_cluster/lc_4/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_2/in_1

End 

Net : n66
T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_8_16_sp12_h_l_0
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_2/in_0

End 

Net : n8054_cascade_
T_15_16_wire_logic_cluster/lc_5/ltout
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : n109
T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_5/in_0

End 

Net : buf_data1_22
T_25_8_wire_bram/ram/RDATA_6
T_25_8_sp4_h_l_7
T_21_8_sp4_h_l_10
T_20_8_sp4_v_t_41
T_19_12_lc_trk_g1_4
T_19_12_wire_logic_cluster/lc_4/in_1

End 

Net : n4_adj_1179
T_21_13_wire_logic_cluster/lc_5/out
T_22_13_lc_trk_g1_5
T_22_13_wire_logic_cluster/lc_2/in_0

End 

Net : data_index_2
T_18_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_45
T_18_22_lc_trk_g0_5
T_18_22_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_45
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_2/in_0

T_18_21_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data1_12
T_25_22_wire_bram/ram/RDATA_6
T_26_22_sp4_h_l_2
T_22_22_sp4_h_l_10
T_21_18_sp4_v_t_38
T_21_21_lc_trk_g0_6
T_21_21_wire_logic_cluster/lc_4/in_0

End 

Net : n13_adj_1040
T_22_15_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g1_7
T_22_15_wire_logic_cluster/lc_5/in_1

End 

Net : n8253
T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_19_18_sp4_v_t_37
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_19_18_sp4_v_t_37
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_1/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_2/in_0

T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_19_18_sp4_v_t_43
T_19_22_lc_trk_g0_6
T_19_22_wire_logic_cluster/lc_5/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_7/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_45
T_22_18_lc_trk_g2_0
T_22_18_wire_logic_cluster/lc_4/in_0

T_20_14_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_46
T_20_17_sp4_v_t_46
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_1/in_0

T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_19_18_lc_trk_g0_3
T_19_18_wire_logic_cluster/lc_2/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_19_14_sp4_v_t_38
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_5/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_46
T_20_17_sp4_v_t_46
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_2/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_42
T_21_16_sp4_v_t_47
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_4/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_42
T_21_16_sp4_v_t_47
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_2/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_42
T_21_16_sp4_v_t_47
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_46
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_4/in_0

T_20_14_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_46
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_46
T_19_17_lc_trk_g2_3
T_19_17_input_2_3
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : n9_adj_1028
T_23_15_wire_logic_cluster/lc_0/out
T_22_15_sp4_h_l_8
T_21_11_sp4_v_t_45
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_20_15_sp12_h_l_0
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_22_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_5/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_22_15_sp4_h_l_8
T_21_11_sp4_v_t_45
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_3/in_3

End 

Net : n13
T_20_14_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data1_18
T_25_16_wire_bram/ram/RDATA_6
T_21_16_sp12_h_l_1
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_7/in_0

End 

Net : n75_adj_1164
T_21_16_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_38
T_18_17_sp4_h_l_8
T_14_17_sp4_h_l_4
T_14_17_lc_trk_g1_1
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata2_3
T_9_16_wire_logic_cluster/lc_2/out
T_4_16_sp12_h_l_0
T_16_16_sp12_h_l_0
T_23_16_sp4_h_l_9
T_26_12_sp4_v_t_38
T_26_8_sp4_v_t_38
T_25_11_lc_trk_g2_6
T_25_11_wire_bram/ram/WDATA_8

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g2_2
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata4_0
T_9_19_wire_logic_cluster/lc_1/out
T_5_19_sp12_h_l_1
T_17_19_sp12_h_l_1
T_23_19_sp4_h_l_6
T_26_15_sp4_v_t_37
T_26_11_sp4_v_t_38
T_25_14_lc_trk_g2_6
T_25_14_wire_bram/ram/WDATA_4

T_9_19_wire_logic_cluster/lc_1/out
T_9_8_sp12_v_t_22
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata4_1
T_9_19_wire_logic_cluster/lc_2/out
T_4_19_sp12_h_l_0
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_15_sp4_v_t_38
T_26_11_sp4_v_t_43
T_25_13_lc_trk_g0_6
T_25_13_wire_bram/ram/WDATA_12

T_9_19_wire_logic_cluster/lc_2/out
T_9_9_sp12_v_t_23
T_9_13_lc_trk_g3_0
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_2/in_3

End 

Net : tacadc_rst
T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_3/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_5/in_0

End 

Net : n9011_cascade_
T_23_15_wire_logic_cluster/lc_3/ltout
T_23_15_wire_logic_cluster/lc_4/in_2

End 

Net : n5
T_16_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_4
T_16_16_lc_trk_g1_4
T_16_16_input_2_5
T_16_16_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_2/out
T_16_6_sp12_v_t_23
T_16_13_lc_trk_g2_3
T_16_13_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data1_10
T_25_24_wire_bram/ram/RDATA_6
T_25_20_sp4_v_t_39
T_22_20_sp4_h_l_8
T_18_20_sp4_h_l_11
T_19_20_lc_trk_g2_3
T_19_20_wire_logic_cluster/lc_1/in_0

End 

Net : data_index_1
T_17_21_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_1/in_1

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_5/in_1

T_17_21_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_1/in_0

End 

Net : n9224
T_18_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_10
T_20_17_sp4_v_t_47
T_17_21_sp4_h_l_3
T_18_21_lc_trk_g2_3
T_18_21_wire_logic_cluster/lc_4/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_42
T_18_18_sp4_v_t_42
T_17_20_lc_trk_g0_7
T_17_20_wire_logic_cluster/lc_4/in_1

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_10
T_16_17_sp4_v_t_41
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_3/in_1

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_10
T_20_17_sp4_v_t_47
T_19_20_lc_trk_g3_7
T_19_20_input_2_6
T_19_20_wire_logic_cluster/lc_6/in_2

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_4/in_0

T_18_17_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g2_1
T_19_18_wire_logic_cluster/lc_4/in_1

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_5/in_3

T_18_17_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g1_1
T_18_18_wire_logic_cluster/lc_7/in_3

End 

Net : n13_adj_1026
T_20_17_wire_logic_cluster/lc_5/out
T_18_17_sp4_h_l_7
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_1_2
T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp12_v_t_22
T_20_16_sp4_v_t_44
T_17_20_sp4_h_l_2
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_4/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp12_v_t_22
T_20_14_sp4_v_t_46
T_17_14_sp4_h_l_5
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g1_3
T_20_16_wire_logic_cluster/lc_5/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp12_v_t_22
T_20_16_sp4_v_t_44
T_21_16_sp4_h_l_2
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_5/in_0

T_20_16_wire_logic_cluster/lc_3/out
T_20_15_sp12_v_t_22
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_46
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata4_9
T_11_19_wire_logic_cluster/lc_2/out
T_11_17_sp12_v_t_23
T_12_29_sp12_h_l_0
T_19_29_sp4_h_l_9
T_22_25_sp4_v_t_38
T_23_25_sp4_h_l_3
T_25_25_lc_trk_g2_6
T_25_25_wire_bram/ram/WDATA_12

T_11_19_wire_logic_cluster/lc_2/out
T_11_17_sp12_v_t_23
T_12_29_sp12_h_l_0
T_19_29_sp4_h_l_9
T_22_25_sp4_v_t_38
T_22_21_sp4_v_t_43
T_22_23_lc_trk_g2_6
T_22_23_input_2_4
T_22_23_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g2_2
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

End 

Net : n7_adj_1177
T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VAC1.n15263_cascade_
T_11_20_wire_logic_cluster/lc_1/ltout
T_11_20_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VAC2.n15261_cascade_
T_13_20_wire_logic_cluster/lc_1/ltout
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : n66_adj_1166
T_17_21_wire_logic_cluster/lc_7/out
T_17_16_sp12_v_t_22
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VAC1.n15264
T_11_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

End 

Net : ADC_VAC2.n15262
T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_2/cen

End 

Net : n99_adj_1024
T_20_17_wire_logic_cluster/lc_7/out
T_19_17_sp4_h_l_6
T_15_17_sp4_h_l_6
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_6/in_0

End 

Net : data_cntvec_13
T_20_23_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_47
T_20_15_sp4_v_t_36
T_19_18_lc_trk_g2_4
T_19_18_input_2_0
T_19_18_wire_logic_cluster/lc_0/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_5/in_1

End 

Net : n4_adj_1264_cascade_
T_16_17_wire_logic_cluster/lc_6/ltout
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : n10148
T_23_13_wire_logic_cluster/lc_2/out
T_21_13_sp4_h_l_1
T_20_13_sp4_v_t_36
T_20_15_lc_trk_g2_1
T_20_15_input_2_1
T_20_15_wire_logic_cluster/lc_1/in_2

T_23_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g2_2
T_22_13_input_2_0
T_22_13_wire_logic_cluster/lc_0/in_2

End 

Net : n15241
T_22_13_wire_logic_cluster/lc_5/out
T_23_13_lc_trk_g0_5
T_23_13_wire_logic_cluster/lc_0/in_1

T_22_13_wire_logic_cluster/lc_5/out
T_22_13_lc_trk_g3_5
T_22_13_input_2_2
T_22_13_wire_logic_cluster/lc_2/in_2

End 

Net : DTRIG_N_957_adj_1077
T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_11_20_sp4_h_l_9
T_15_20_sp4_h_l_5
T_18_20_sp4_v_t_47
T_18_23_lc_trk_g1_7
T_18_23_wire_logic_cluster/lc_7/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_7/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_7_17_sp4_v_t_40
T_7_18_lc_trk_g3_0
T_7_18_wire_logic_cluster/lc_2/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_11_20_sp4_h_l_9
T_14_16_sp4_v_t_44
T_14_12_sp4_v_t_44
T_15_12_sp4_h_l_9
T_19_12_sp4_h_l_5
T_21_12_lc_trk_g2_0
T_21_12_wire_logic_cluster/lc_3/in_3

T_7_20_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_2/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_5/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_11_20_sp4_h_l_9
T_14_16_sp4_v_t_44
T_14_12_sp4_v_t_44
T_15_12_sp4_h_l_9
T_19_12_sp4_h_l_5
T_21_12_lc_trk_g2_0
T_21_12_wire_logic_cluster/lc_1/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_11_20_sp4_h_l_9
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_1/in_0

T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_11_20_sp4_h_l_9
T_14_20_sp4_v_t_39
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_4/in_3

T_7_20_wire_logic_cluster/lc_0/out
T_4_20_sp12_h_l_0
T_11_20_sp4_h_l_9
T_13_20_lc_trk_g3_4
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

T_7_20_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_41
T_9_17_sp4_h_l_4
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_4/in_0

T_7_20_wire_logic_cluster/lc_0/out
T_7_21_lc_trk_g1_0
T_7_21_wire_logic_cluster/lc_1/in_0

T_7_20_wire_logic_cluster/lc_0/out
T_7_20_lc_trk_g0_0
T_7_20_wire_logic_cluster/lc_0/in_0

End 

Net : n15466_cascade_
T_17_13_wire_logic_cluster/lc_1/ltout
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : n104
T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_13_17_sp4_h_l_3
T_12_17_lc_trk_g0_3
T_12_17_input_2_3
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata3_3
T_10_17_wire_logic_cluster/lc_5/out
T_2_17_sp12_h_l_1
T_13_5_sp12_v_t_22
T_14_5_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_11_lc_trk_g3_5
T_25_11_wire_bram/ram/WDATA_10

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_sp12_h_l_1
T_21_5_sp12_v_t_22
T_21_10_sp4_v_t_40
T_20_11_lc_trk_g3_0
T_20_11_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_sp12_h_l_1
T_10_17_lc_trk_g1_2
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

End 

Net : buf_data1_23
T_25_7_wire_bram/ram/RDATA_14
T_25_5_sp4_v_t_47
T_22_9_sp4_h_l_3
T_18_9_sp4_h_l_11
T_17_9_sp4_v_t_40
T_17_13_lc_trk_g0_5
T_17_13_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata1_20
T_12_16_wire_logic_cluster/lc_7/out
T_2_16_sp12_h_l_1
T_13_4_sp12_v_t_22
T_14_4_sp12_h_l_1
T_25_4_sp12_v_t_22
T_25_10_lc_trk_g3_5
T_25_10_wire_bram/ram/WDATA_6

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g2_7
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata4_8
T_11_19_wire_logic_cluster/lc_1/out
T_7_19_sp12_h_l_1
T_18_19_sp12_v_t_22
T_18_22_sp4_v_t_42
T_19_26_sp4_h_l_1
T_23_26_sp4_h_l_4
T_25_26_lc_trk_g3_1
T_25_26_wire_bram/ram/WDATA_4

T_11_19_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_46
T_13_21_sp4_h_l_11
T_15_21_lc_trk_g2_6
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data1_17
T_25_17_wire_bram/ram/RDATA_14
T_21_17_sp12_h_l_1
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_7/in_0

End 

Net : n23
T_12_14_wire_logic_cluster/lc_1/out
T_13_14_sp4_h_l_2
T_17_14_sp4_h_l_2
T_20_10_sp4_v_t_39
T_20_13_lc_trk_g0_7
T_20_13_wire_logic_cluster/lc_5/in_0

End 

Net : n22_adj_1115
T_21_15_wire_logic_cluster/lc_3/out
T_21_14_sp12_v_t_22
T_10_14_sp12_h_l_1
T_12_14_lc_trk_g0_6
T_12_14_wire_logic_cluster/lc_1/in_1

T_21_15_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_43
T_20_13_lc_trk_g0_6
T_20_13_wire_logic_cluster/lc_3/in_3

End 

Net : data_index_3
T_18_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g0_6
T_18_22_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_6/out
T_18_23_lc_trk_g3_6
T_18_23_wire_logic_cluster/lc_4/in_3

T_18_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_3/in_0

End 

Net : n16527_cascade_
T_16_17_wire_logic_cluster/lc_5/ltout
T_16_17_wire_logic_cluster/lc_6/in_2

End 

Net : comm_buf_0_0
T_15_18_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_36
T_15_19_sp4_v_t_44
T_16_23_sp4_h_l_9
T_18_23_lc_trk_g2_4
T_18_23_wire_logic_cluster/lc_3/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_13_18_sp4_h_l_9
T_16_14_sp4_v_t_38
T_17_14_sp4_h_l_8
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_13_18_sp4_h_l_9
T_16_14_sp4_v_t_38
T_17_14_sp4_h_l_8
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_3/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_36
T_15_19_sp4_v_t_44
T_16_23_sp4_h_l_9
T_19_19_sp4_v_t_44
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_6/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_36
T_15_19_sp4_v_t_44
T_16_23_sp4_h_l_9
T_19_19_sp4_v_t_44
T_20_19_sp4_h_l_9
T_20_19_lc_trk_g1_4
T_20_19_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_13_18_sp4_h_l_9
T_16_14_sp4_v_t_38
T_17_14_sp4_h_l_8
T_20_14_sp4_v_t_45
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_6/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_36
T_15_19_sp4_v_t_44
T_16_23_sp4_h_l_9
T_19_19_sp4_v_t_44
T_19_21_lc_trk_g2_1
T_19_21_input_2_1
T_19_21_wire_logic_cluster/lc_1/in_2

T_15_18_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_36
T_15_19_sp4_v_t_44
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : n15478
T_18_12_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_36
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_9
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_5/in_1

End 

Net : n14054
T_21_19_wire_logic_cluster/lc_6/cout
T_21_19_wire_logic_cluster/lc_7/in_3

End 

Net : data_index_7
T_18_18_wire_logic_cluster/lc_1/out
T_18_15_sp12_v_t_22
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_15_sp12_v_t_22
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds_10
T_20_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_2
T_18_20_sp4_v_t_39
T_17_21_lc_trk_g2_7
T_17_21_wire_logic_cluster/lc_7/in_0

T_20_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_2
T_18_16_sp4_v_t_42
T_18_12_sp4_v_t_42
T_18_15_lc_trk_g1_2
T_18_15_wire_logic_cluster/lc_0/in_3

T_20_20_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_5/in_3

End 

Net : buf_data1_15
T_25_19_wire_bram/ram/RDATA_14
T_21_19_sp12_h_l_1
T_20_7_sp12_v_t_22
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_2/in_1

End 

Net : n78_adj_1022
T_22_19_wire_logic_cluster/lc_2/out
T_22_18_sp4_v_t_36
T_19_18_sp4_h_l_7
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_5/in_1

End 

Net : n99
T_19_18_wire_logic_cluster/lc_5/out
T_20_18_sp4_h_l_10
T_16_18_sp4_h_l_1
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_2/in_0

End 

Net : n4_adj_1280
T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : buf_dds_9
T_15_20_wire_logic_cluster/lc_6/out
T_15_14_sp12_v_t_23
T_15_12_sp4_v_t_47
T_16_12_sp4_h_l_3
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_14_sp12_v_t_23
T_15_12_sp4_v_t_47
T_16_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g1_6
T_15_20_wire_logic_cluster/lc_6/in_1

End 

Net : n15587
T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_7/in_1

End 

Net : comm_buf_1_0
T_20_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_10
T_18_18_sp4_v_t_41
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_0/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_38
T_18_14_sp4_h_l_3
T_18_14_lc_trk_g0_6
T_18_14_wire_logic_cluster/lc_2/in_0

T_20_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_42
T_17_19_sp4_h_l_7
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_7/in_0

T_20_18_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_42
T_21_15_sp4_h_l_7
T_20_15_lc_trk_g0_7
T_20_15_wire_logic_cluster/lc_5/in_0

T_20_18_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_2/in_3

T_20_18_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g3_1
T_21_17_input_2_0
T_21_17_wire_logic_cluster/lc_0/in_2

End 

Net : n6_adj_1273
T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_2/in_3

End 

Net : comm_index_3
T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_17_13_lc_trk_g2_4
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_sp4_h_l_9
T_20_11_sp4_v_t_44
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_16_13_lc_trk_g0_4
T_16_13_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_16_13_lc_trk_g0_4
T_16_13_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_16_13_lc_trk_g0_4
T_16_13_input_2_2
T_16_13_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_13_11_sp4_v_t_47
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_13_11_sp4_v_t_47
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_13_11_sp4_v_t_47
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_sp4_h_l_9
T_13_15_sp4_h_l_9
T_12_11_sp4_v_t_39
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_sp4_h_l_9
T_13_15_sp4_h_l_9
T_12_15_sp4_v_t_44
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_1
T_14_11_sp4_v_t_36
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_sp4_h_l_9
T_13_15_sp4_h_l_9
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_2/in_0

End 

Net : n12622
T_22_15_wire_logic_cluster/lc_0/out
T_22_15_sp4_h_l_5
T_21_11_sp4_v_t_47
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_5/in_3

T_22_15_wire_logic_cluster/lc_0/out
T_22_15_sp4_h_l_5
T_21_11_sp4_v_t_47
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_1_5
T_21_21_wire_logic_cluster/lc_2/out
T_19_21_sp4_h_l_1
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_41
T_21_13_sp4_v_t_37
T_18_13_sp4_h_l_6
T_19_13_lc_trk_g2_6
T_19_13_wire_logic_cluster/lc_6/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_11_sp12_v_t_23
T_10_11_sp12_h_l_0
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_5/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_21_sp4_h_l_9
T_20_21_sp4_v_t_44
T_19_23_lc_trk_g2_1
T_19_23_wire_logic_cluster/lc_4/in_1

T_21_21_wire_logic_cluster/lc_2/out
T_21_21_sp4_h_l_9
T_20_21_lc_trk_g1_1
T_20_21_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_1_3
T_23_20_wire_logic_cluster/lc_7/out
T_23_19_sp4_v_t_46
T_20_23_sp4_h_l_4
T_16_23_sp4_h_l_7
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_4/in_1

T_23_20_wire_logic_cluster/lc_7/out
T_23_18_sp4_v_t_43
T_23_14_sp4_v_t_44
T_20_14_sp4_h_l_9
T_19_14_lc_trk_g0_1
T_19_14_wire_logic_cluster/lc_2/in_1

T_23_20_wire_logic_cluster/lc_7/out
T_23_18_sp4_v_t_43
T_23_14_sp4_v_t_44
T_23_18_lc_trk_g1_1
T_23_18_wire_logic_cluster/lc_2/in_0

T_23_20_wire_logic_cluster/lc_7/out
T_23_18_sp4_v_t_43
T_20_22_sp4_h_l_6
T_19_22_lc_trk_g1_6
T_19_22_input_2_5
T_19_22_wire_logic_cluster/lc_5/in_2

T_23_20_wire_logic_cluster/lc_7/out
T_23_19_sp4_v_t_46
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g0_3
T_19_23_input_2_3
T_19_23_wire_logic_cluster/lc_3/in_2

End 

Net : n14053
T_21_19_wire_logic_cluster/lc_5/cout
T_21_19_wire_logic_cluster/lc_6/in_3

Net : comm_index_2
T_17_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_45
T_18_13_sp4_h_l_1
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_45
T_18_13_sp4_h_l_1
T_20_13_lc_trk_g3_4
T_20_13_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_11
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_14_15_sp12_h_l_0
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_9_11_sp4_h_l_1
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_9_11_sp4_h_l_1
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_7/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_15_sp4_v_t_36
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_11
T_13_8_sp4_v_t_46
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_11
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_14_15_sp12_h_l_0
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_40
T_14_12_sp4_h_l_11
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_14_15_sp12_h_l_0
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_2/in_3

End 

Net : n66_adj_1158
T_20_19_wire_logic_cluster/lc_0/out
T_19_19_sp4_h_l_8
T_15_19_sp4_h_l_8
T_14_15_sp4_v_t_45
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data1_21
T_25_9_wire_bram/ram/RDATA_14
T_21_9_sp12_h_l_1
T_20_9_sp12_v_t_22
T_20_19_lc_trk_g3_5
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

End 

Net : n8048_cascade_
T_13_17_wire_logic_cluster/lc_5/ltout
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : n109_adj_1155_cascade_
T_13_17_wire_logic_cluster/lc_4/ltout
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : n15711_cascade_
T_23_14_wire_logic_cluster/lc_2/ltout
T_23_14_wire_logic_cluster/lc_3/in_2

End 

Net : n4249_cascade_
T_21_21_wire_logic_cluster/lc_0/ltout
T_21_21_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata3_2
T_10_17_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_42
T_11_14_sp4_h_l_7
T_15_14_sp4_h_l_7
T_19_14_sp4_h_l_10
T_23_14_sp4_h_l_10
T_26_10_sp4_v_t_47
T_25_12_lc_trk_g2_2
T_25_12_wire_bram/ram/WDATA_2

T_10_17_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_42
T_11_14_sp4_h_l_7
T_10_14_lc_trk_g1_7
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata3_1
T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_11
T_14_13_sp4_v_t_41
T_15_13_sp4_h_l_4
T_19_13_sp4_h_l_4
T_23_13_sp4_h_l_7
T_25_13_lc_trk_g2_2
T_25_13_wire_bram/ram/WDATA_10

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_sp4_h_l_3
T_15_17_sp4_h_l_11
T_14_13_sp4_v_t_41
T_15_13_sp4_h_l_4
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_5/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_7/in_1

End 

Net : n4229
T_21_21_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g2_7
T_21_21_wire_logic_cluster/lc_0/in_3

End 

Net : n4192_cascade_
T_21_21_wire_logic_cluster/lc_6/ltout
T_21_21_wire_logic_cluster/lc_7/in_2

End 

Net : n4259_cascade_
T_21_21_wire_logic_cluster/lc_1/ltout
T_21_21_wire_logic_cluster/lc_2/in_2

End 

Net : data_cntvec_5
T_20_22_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g2_5
T_21_21_wire_logic_cluster/lc_6/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_4/in_1

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_1_7
T_20_18_wire_logic_cluster/lc_0/out
T_21_18_sp4_h_l_0
T_17_18_sp4_h_l_8
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_14_sp12_v_t_23
T_20_12_sp4_v_t_47
T_21_12_sp4_h_l_10
T_22_12_lc_trk_g3_2
T_22_12_wire_logic_cluster/lc_7/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_14_sp12_v_t_23
T_20_12_sp4_v_t_47
T_19_13_lc_trk_g3_7
T_19_13_wire_logic_cluster/lc_7/in_3

T_20_18_wire_logic_cluster/lc_0/out
T_20_15_sp4_v_t_40
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_2/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g3_0
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data1_16
T_25_18_wire_bram/ram/RDATA_6
T_24_18_sp4_h_l_10
T_20_18_sp4_h_l_6
T_19_18_lc_trk_g1_6
T_19_18_input_2_5
T_19_18_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_1_4
T_18_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_10
T_16_16_sp4_v_t_47
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_2/in_0

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g0_1
T_18_16_wire_logic_cluster/lc_6/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g0_1
T_18_16_wire_logic_cluster/lc_2/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_10
T_21_16_sp4_h_l_6
T_20_16_sp4_v_t_43
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_6/in_0

T_18_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_2
T_18_16_sp4_v_t_39
T_17_20_lc_trk_g1_2
T_17_20_input_2_3
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : comm_spi.n10441
T_23_10_wire_logic_cluster/lc_0/out
T_24_8_sp4_v_t_44
T_23_12_lc_trk_g2_1
T_23_12_wire_logic_cluster/lc_2/in_1

T_23_10_wire_logic_cluster/lc_0/out
T_23_11_lc_trk_g0_0
T_23_11_wire_logic_cluster/lc_0/in_0

T_23_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_21_11_lc_trk_g3_5
T_21_11_wire_logic_cluster/lc_0/in_0

End 

Net : eis_state_0
T_17_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_5
T_16_19_sp4_v_t_40
T_17_23_sp4_h_l_11
T_20_23_sp4_v_t_46
T_19_24_lc_trk_g3_6
T_19_24_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_5
T_16_19_sp4_v_t_40
T_17_23_sp4_h_l_11
T_19_23_lc_trk_g3_6
T_19_23_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g1_0
T_17_18_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_5
T_17_19_lc_trk_g1_0
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_5
T_17_19_lc_trk_g1_0
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

T_17_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_44
T_18_21_sp4_v_t_37
T_18_24_lc_trk_g1_5
T_18_24_wire_logic_cluster/lc_5/in_1

T_17_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g1_0
T_17_18_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g3_0
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_5
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g0_0
T_17_19_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g0_0
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

End 

Net : n10483
T_21_25_wire_logic_cluster/lc_5/out
T_22_25_sp4_h_l_10
T_18_25_sp4_h_l_1
T_21_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_22_25_sp4_h_l_10
T_18_25_sp4_h_l_1
T_21_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_22_25_sp4_h_l_10
T_18_25_sp4_h_l_1
T_21_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_22_25_sp4_h_l_10
T_18_25_sp4_h_l_1
T_21_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_22_25_sp4_h_l_10
T_18_25_sp4_h_l_1
T_21_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_22_25_sp4_h_l_10
T_18_25_sp4_h_l_1
T_21_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_22_25_sp4_h_l_10
T_18_25_sp4_h_l_1
T_21_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_22_25_sp4_h_l_10
T_18_25_sp4_h_l_1
T_21_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_20_13_sp12_v_t_22
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_20_13_sp12_v_t_22
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_20_13_sp12_v_t_22
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_20_13_sp12_v_t_22
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_20_13_sp12_v_t_22
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_20_13_sp12_v_t_22
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_20_13_sp12_v_t_22
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_20_13_sp12_v_t_22
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_25_lc_trk_g3_5
T_20_25_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/s_r

T_21_25_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/s_r

End 

Net : n9790
T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_22_24_sp4_v_t_38
T_21_25_lc_trk_g2_6
T_21_25_wire_logic_cluster/lc_5/in_3

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_47
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_47
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_47
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_47
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_47
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_47
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_47
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_18_sp4_v_t_47
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_0/cen

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_0/cen

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_0/cen

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_0/cen

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_0/cen

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_0/cen

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_0/cen

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_0/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_19_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_42
T_20_25_lc_trk_g0_2
T_20_25_wire_logic_cluster/lc_1/cen

End 

Net : n9187
T_19_19_wire_logic_cluster/lc_3/out
T_19_18_sp12_v_t_22
T_19_17_sp4_v_t_46
T_20_17_sp4_h_l_11
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_3/cen

T_19_19_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_39
T_21_18_sp4_h_l_7
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_39
T_21_18_sp4_h_l_7
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_39
T_21_18_sp4_h_l_7
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_39
T_21_18_sp4_h_l_7
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_39
T_21_18_sp4_h_l_7
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_39
T_21_18_sp4_h_l_7
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_39
T_21_18_sp4_h_l_7
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_3/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

End 

Net : data_index_5
T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g2_1
T_18_22_wire_logic_cluster/lc_5/in_0

End 

Net : n14052
T_21_19_wire_logic_cluster/lc_4/cout
T_21_19_wire_logic_cluster/lc_5/in_3

Net : n15670
T_16_14_wire_logic_cluster/lc_2/out
T_17_14_sp4_h_l_4
T_19_14_lc_trk_g3_1
T_19_14_input_2_6
T_19_14_wire_logic_cluster/lc_6/in_2

End 

Net : n4058
T_12_19_wire_logic_cluster/lc_7/out
T_12_14_sp12_v_t_22
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_5/in_1

End 

Net : buf_data2_14
T_25_20_wire_bram/ram/RDATA_0
T_25_15_sp12_v_t_22
T_14_27_sp12_h_l_1
T_13_15_sp12_v_t_22
T_13_18_sp4_v_t_42
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_7/in_0

End 

Net : comm_buf_1_6
T_20_18_wire_logic_cluster/lc_2/out
T_20_16_sp12_v_t_23
T_20_20_sp4_v_t_41
T_17_24_sp4_h_l_9
T_18_24_lc_trk_g2_1
T_18_24_wire_logic_cluster/lc_7/in_0

T_20_18_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_44
T_17_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_12_11_sp4_v_t_46
T_11_15_lc_trk_g2_3
T_11_15_wire_logic_cluster/lc_5/in_0

T_20_18_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_44
T_17_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_12_11_sp4_v_t_46
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_0/in_1

T_20_18_wire_logic_cluster/lc_2/out
T_20_8_sp12_v_t_23
T_9_20_sp12_h_l_0
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_2/in_0

T_20_18_wire_logic_cluster/lc_2/out
T_20_16_sp12_v_t_23
T_20_20_sp4_v_t_41
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_2/in_1

End 

Net : eis_start
T_20_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_11
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_1/in_0

T_20_19_wire_logic_cluster/lc_7/out
T_18_19_sp12_h_l_1
T_22_19_lc_trk_g1_2
T_22_19_wire_logic_cluster/lc_2/in_1

T_20_19_wire_logic_cluster/lc_7/out
T_20_19_sp4_h_l_3
T_19_19_sp4_v_t_38
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_7/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_11
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_5/in_0

T_20_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_11
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_6/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_20_19_sp4_h_l_3
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_7/in_3

End 

Net : data_index_8
T_19_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_45
T_16_23_sp4_h_l_2
T_18_23_lc_trk_g2_7
T_18_23_wire_logic_cluster/lc_3/in_0

T_19_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_45
T_16_23_sp4_h_l_8
T_18_23_lc_trk_g3_5
T_18_23_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_45
T_16_23_sp4_h_l_2
T_18_23_lc_trk_g2_7
T_18_23_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data1_9
T_25_25_wire_bram/ram/RDATA_14
T_25_22_sp4_v_t_42
T_22_22_sp4_h_l_7
T_22_22_lc_trk_g0_2
T_22_22_input_2_0
T_22_22_wire_logic_cluster/lc_0/in_2

End 

Net : comm_buf_1_1
T_20_18_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_39
T_18_21_sp4_h_l_7
T_17_21_lc_trk_g0_7
T_17_21_wire_logic_cluster/lc_5/in_0

T_20_18_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_42
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_6/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_46
T_17_15_sp4_h_l_11
T_13_15_sp4_h_l_7
T_12_11_sp4_v_t_37
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_1/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_39
T_18_21_sp4_h_l_7
T_17_17_sp4_v_t_42
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_5/in_1

T_20_18_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_42
T_22_18_sp4_h_l_7
T_22_18_lc_trk_g0_2
T_22_18_wire_logic_cluster/lc_7/in_3

End 

Net : n15589
T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_0/in_0

End 

Net : buf_adcdata2_8
T_12_18_wire_logic_cluster/lc_2/out
T_12_16_sp12_v_t_23
T_13_28_sp12_h_l_0
T_22_28_sp4_h_l_11
T_25_24_sp4_v_t_40
T_25_26_lc_trk_g3_5
T_25_26_wire_bram/ram/WDATA_0

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata4_12
T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_20_18_sp12_h_l_1
T_22_18_sp4_h_l_2
T_25_18_sp4_v_t_39
T_25_22_lc_trk_g0_2
T_25_22_wire_bram/ram/WDATA_4

T_12_18_wire_logic_cluster/lc_1/out
T_12_7_sp12_v_t_22
T_12_15_lc_trk_g3_1
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : acadc_skipcnt_13
T_17_24_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_40
T_18_23_sp4_h_l_5
T_19_23_lc_trk_g3_5
T_19_23_wire_logic_cluster/lc_7/in_1

T_17_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_4/in_1

End 

Net : eis_state_1
T_17_19_wire_logic_cluster/lc_7/out
T_17_19_sp4_h_l_3
T_21_19_sp4_h_l_6
T_20_19_sp4_v_t_37
T_20_23_sp4_v_t_38
T_19_24_lc_trk_g2_6
T_19_24_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_sp4_h_l_3
T_21_19_sp4_h_l_6
T_20_19_sp4_v_t_37
T_19_23_lc_trk_g1_0
T_19_23_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_42
T_18_21_sp4_v_t_47
T_19_25_sp4_h_l_4
T_21_25_lc_trk_g3_1
T_21_25_wire_logic_cluster/lc_5/in_1

T_17_19_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_42
T_18_21_sp4_v_t_47
T_18_24_lc_trk_g0_7
T_18_24_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_42
T_18_21_sp4_v_t_47
T_18_24_lc_trk_g0_7
T_18_24_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_6/in_1

T_17_19_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_4/in_1

End 

Net : n14051
T_21_19_wire_logic_cluster/lc_3/cout
T_21_19_wire_logic_cluster/lc_4/in_3

Net : data_idxvec_8
T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_22_19_lc_trk_g3_5
T_22_19_input_2_2
T_22_19_wire_logic_cluster/lc_2/in_2

T_21_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_5
T_21_19_lc_trk_g0_0
T_21_19_input_2_0
T_21_19_wire_logic_cluster/lc_0/in_2

End 

Net : n15204
T_19_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_4
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_3/in_0

T_19_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_1
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_3/in_1

T_19_13_wire_logic_cluster/lc_2/out
T_19_10_sp4_v_t_44
T_16_14_sp4_h_l_2
T_16_14_lc_trk_g1_7
T_16_14_wire_logic_cluster/lc_6/in_0

T_19_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_1
T_16_13_sp4_v_t_36
T_15_14_lc_trk_g2_4
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_19_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_1
T_16_13_sp4_v_t_36
T_15_14_lc_trk_g2_4
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_19_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_1
T_16_13_sp4_v_t_36
T_15_14_lc_trk_g2_4
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

T_19_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_1
T_16_13_lc_trk_g1_1
T_16_13_input_2_4
T_16_13_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC4.n15257_cascade_
T_16_23_wire_logic_cluster/lc_1/ltout
T_16_23_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VAC4.n15258
T_16_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

End 

Net : buf_adcdata1_1
T_13_18_wire_logic_cluster/lc_7/out
T_11_18_sp12_h_l_1
T_22_6_sp12_v_t_22
T_22_13_sp4_v_t_38
T_23_13_sp4_h_l_8
T_25_13_lc_trk_g3_5
T_25_13_wire_bram/ram/WDATA_14

T_13_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata4_19
T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_23_11_sp12_v_t_23
T_23_15_sp4_v_t_41
T_24_15_sp4_h_l_4
T_25_15_lc_trk_g2_4
T_25_15_wire_bram/ram/WDATA_12

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_23_11_sp12_v_t_23
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : n4059
T_17_21_wire_logic_cluster/lc_4/out
T_17_17_sp4_v_t_45
T_18_17_sp4_h_l_1
T_14_17_sp4_h_l_1
T_13_13_sp4_v_t_43
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data2_18
T_25_16_wire_bram/ram/RDATA_0
T_25_13_sp4_v_t_38
T_22_13_sp4_h_l_9
T_18_13_sp4_h_l_0
T_14_13_sp4_h_l_0
T_10_13_sp4_h_l_8
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_4/in_0

End 

Net : comm_buf_3_7_N_501_2
T_11_13_wire_logic_cluster/lc_4/out
T_10_13_sp4_h_l_0
T_13_13_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data2_13
T_25_21_wire_bram/ram/RDATA_8
T_23_21_sp12_h_l_1
T_11_21_sp12_h_l_1
T_17_21_lc_trk_g1_6
T_17_21_wire_logic_cluster/lc_4/in_1

End 

Net : n130_adj_1156_cascade_
T_14_18_wire_logic_cluster/lc_5/ltout
T_14_18_wire_logic_cluster/lc_6/in_2

End 

Net : n96_adj_1159
T_13_16_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_46
T_14_18_lc_trk_g0_3
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : n72
T_18_17_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_40
T_15_16_sp4_h_l_11
T_11_16_sp4_h_l_7
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_1/in_1

End 

Net : n15578
T_13_16_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_36
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_6/in_3

End 

Net : n14050
T_21_19_wire_logic_cluster/lc_2/cout
T_21_19_wire_logic_cluster/lc_3/in_3

Net : buf_data2_11
T_25_23_wire_bram/ram/RDATA_8
T_15_23_sp12_h_l_1
T_17_23_sp4_h_l_2
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_6/in_0

End 

Net : n4061
T_16_23_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_36
T_13_20_sp4_h_l_7
T_12_16_sp4_v_t_37
T_9_16_sp4_h_l_0
T_10_16_lc_trk_g3_0
T_10_16_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data2_23
T_25_7_wire_bram/ram/RDATA_8
T_25_5_sp4_v_t_43
T_22_9_sp4_h_l_11
T_24_9_lc_trk_g2_6
T_24_9_wire_logic_cluster/lc_4/in_0

End 

Net : n4101
T_24_9_wire_logic_cluster/lc_4/out
T_17_9_sp12_h_l_0
T_16_9_sp4_h_l_1
T_12_9_sp4_h_l_1
T_11_9_sp4_v_t_36
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_5/in_1

End 

Net : n75
T_22_17_wire_logic_cluster/lc_7/out
T_22_14_sp4_v_t_38
T_19_18_sp4_h_l_8
T_15_18_sp4_h_l_8
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_5/in_1

End 

Net : comm_spi.n10442
T_24_11_wire_logic_cluster/lc_0/out
T_23_12_lc_trk_g1_0
T_23_12_wire_logic_cluster/lc_2/in_3

T_24_11_wire_logic_cluster/lc_0/out
T_23_11_lc_trk_g3_0
T_23_11_wire_logic_cluster/lc_0/in_3

T_24_11_wire_logic_cluster/lc_0/out
T_21_11_sp12_h_l_0
T_21_11_lc_trk_g0_3
T_21_11_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data1_19
T_25_15_wire_bram/ram/RDATA_14
T_26_13_sp4_v_t_46
T_23_17_sp4_h_l_11
T_22_17_lc_trk_g1_3
T_22_17_wire_logic_cluster/lc_7/in_1

End 

Net : n15581
T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_lc_trk_g0_1
T_14_16_wire_logic_cluster/lc_5/in_0

End 

Net : n8058_cascade_
T_21_16_wire_logic_cluster/lc_1/ltout
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : n83_cascade_
T_21_16_wire_logic_cluster/lc_2/ltout
T_21_16_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data1_20
T_25_10_wire_bram/ram/RDATA_6
T_25_8_sp4_v_t_47
T_25_12_sp4_v_t_43
T_22_16_sp4_h_l_11
T_21_16_lc_trk_g0_3
T_21_16_input_2_1
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : n4209
T_11_15_wire_logic_cluster/lc_7/out
T_11_15_sp4_h_l_3
T_15_15_sp4_h_l_11
T_19_15_sp4_h_l_7
T_22_15_sp4_v_t_42
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_4/in_0

End 

Net : n6_adj_1175
T_24_14_wire_logic_cluster/lc_6/out
T_25_13_sp4_v_t_45
T_22_13_sp4_h_l_2
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_4/in_3

End 

Net : eis_end_N_770
T_17_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_0
T_19_19_sp4_v_t_37
T_19_23_sp4_v_t_37
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_0
T_19_19_sp4_v_t_37
T_19_23_lc_trk_g0_0
T_19_23_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_6/in_1

T_17_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_0
T_19_19_sp4_v_t_37
T_19_23_sp4_v_t_37
T_18_24_lc_trk_g2_5
T_18_24_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_0
T_19_19_sp4_v_t_37
T_19_23_sp4_v_t_37
T_18_24_lc_trk_g2_5
T_18_24_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_0
T_19_19_sp4_v_t_37
T_19_23_sp4_v_t_37
T_18_24_lc_trk_g2_5
T_18_24_input_2_5
T_18_24_wire_logic_cluster/lc_5/in_2

T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_7/in_0

End 

Net : acadc_skipcnt_15
T_17_24_wire_logic_cluster/lc_6/out
T_8_24_sp12_h_l_0
T_19_12_sp12_v_t_23
T_19_20_lc_trk_g2_0
T_19_20_input_2_2
T_19_20_wire_logic_cluster/lc_2/in_2

T_17_24_wire_logic_cluster/lc_6/out
T_17_24_lc_trk_g3_6
T_17_24_wire_logic_cluster/lc_6/in_1

End 

Net : n14049
T_21_19_wire_logic_cluster/lc_1/cout
T_21_19_wire_logic_cluster/lc_2/in_3

Net : n90_adj_1154_cascade_
T_18_17_wire_logic_cluster/lc_3/ltout
T_18_17_wire_logic_cluster/lc_4/in_2

End 

Net : n15834
T_19_20_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_38
T_16_17_sp4_h_l_3
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_4/in_0

End 

Net : n16524_cascade_
T_16_17_wire_logic_cluster/lc_4/ltout
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : buf_data2_8
T_25_26_wire_bram/ram/RDATA_0
T_25_21_sp12_v_t_22
T_14_21_sp12_h_l_1
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_0/in_0

End 

Net : n4064
T_15_21_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_11
T_11_14_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_2/in_0

End 

Net : buf_adcdata1_6
T_13_22_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_43
T_10_20_sp4_h_l_6
T_9_16_sp4_v_t_46
T_9_12_sp4_v_t_46
T_6_12_sp4_h_l_11
T_8_12_lc_trk_g2_6
T_8_12_wire_bram/ram/WDATA_6

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_7/in_1

End 

Net : n4308
T_9_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_2/in_0

End 

Net : buf_data2_0
T_25_14_wire_bram/ram/RDATA_0
T_23_14_sp12_h_l_1
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_11_sp4_v_t_36
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_4/in_0

End 

Net : adc_state_0_adj_1044
T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_7/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_6_21_sp4_h_l_11
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_7
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_21_18_sp4_v_t_47
T_22_22_sp4_h_l_4
T_23_22_lc_trk_g3_4
T_23_22_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_21_18_sp4_v_t_47
T_22_22_sp4_h_l_4
T_23_22_lc_trk_g3_4
T_23_22_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_25_14_sp4_v_t_41
T_25_10_sp4_v_t_41
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_7/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_25_14_sp4_v_t_41
T_25_10_sp4_v_t_41
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_21_18_sp4_v_t_47
T_22_22_sp4_h_l_4
T_23_22_lc_trk_g3_4
T_23_22_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_21_18_sp4_v_t_47
T_22_22_sp4_h_l_4
T_23_22_lc_trk_g3_4
T_23_22_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_25_14_sp4_v_t_41
T_24_17_lc_trk_g3_1
T_24_17_input_2_6
T_24_17_wire_logic_cluster/lc_6/in_2

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_3
T_22_21_sp4_h_l_3
T_21_17_sp4_v_t_45
T_22_17_sp4_h_l_1
T_23_17_lc_trk_g3_1
T_23_17_wire_logic_cluster/lc_1/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_7/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_22_18_sp4_h_l_10
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_7
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_23_12_sp4_h_l_2
T_24_12_lc_trk_g3_2
T_24_12_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_7
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_23_12_sp4_h_l_2
T_23_12_lc_trk_g1_7
T_23_12_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_7
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_23_12_sp4_h_l_2
T_24_12_lc_trk_g3_2
T_24_12_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_18_sp4_v_t_46
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_15_lc_trk_g3_6
T_9_15_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_3
T_22_21_sp4_h_l_3
T_23_21_lc_trk_g2_3
T_23_21_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_4
T_22_20_sp4_v_t_41
T_22_24_lc_trk_g0_4
T_22_24_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_6_21_sp4_h_l_11
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_4
T_22_20_sp4_v_t_41
T_21_22_lc_trk_g1_4
T_21_22_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_7
T_18_12_sp4_v_t_36
T_19_12_sp4_h_l_6
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_1/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_19_sp4_v_t_39
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_2
T_23_19_lc_trk_g0_7
T_23_19_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_19_sp4_v_t_39
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_2
T_23_19_sp4_h_l_2
T_24_19_lc_trk_g2_2
T_24_19_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_3
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_7/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_2_19_sp12_h_l_1
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_2_19_sp12_h_l_1
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_6_21_sp4_h_l_11
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_6_21_sp4_h_l_11
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_6_21_sp4_h_l_11
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_11_16_sp4_h_l_1
T_7_16_sp4_h_l_4
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_11_16_sp4_h_l_1
T_7_16_sp4_h_l_4
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_11_16_sp4_h_l_1
T_7_16_sp4_h_l_4
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_0/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_11_16_sp4_h_l_1
T_7_16_sp4_h_l_4
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_14_19_sp4_v_t_39
T_15_19_sp4_h_l_2
T_18_19_sp4_v_t_42
T_18_23_lc_trk_g0_7
T_18_23_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_2_19_sp12_h_l_1
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_1/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_2_19_sp12_h_l_1
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_21_sp4_h_l_11
T_6_21_sp4_h_l_11
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_42
T_11_16_sp4_h_l_1
T_7_16_sp4_h_l_9
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_17_sp4_h_l_5
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_17_sp4_h_l_5
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_4/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_14_19_sp4_v_t_39
T_11_23_sp4_h_l_2
T_11_23_lc_trk_g0_7
T_11_23_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_10_17_sp4_h_l_5
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_7_20_sp12_h_l_1
T_7_20_lc_trk_g1_2
T_7_20_wire_logic_cluster/lc_0/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_13_19_sp12_v_t_22
T_13_23_lc_trk_g2_1
T_13_23_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_46
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_1/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g3_3
T_12_20_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_0/in_3

End 

Net : n8_adj_1193
T_23_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g1_1
T_23_14_wire_logic_cluster/lc_3/in_3

End 

Net : n16437_cascade_
T_15_16_wire_logic_cluster/lc_1/ltout
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : n15680
T_18_12_wire_logic_cluster/lc_7/out
T_16_12_sp4_h_l_11
T_15_12_sp4_v_t_46
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : n15555
T_17_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_47
T_14_16_sp4_h_l_4
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_0/in_0

End 

Net : n16434_cascade_
T_15_16_wire_logic_cluster/lc_0/ltout
T_15_16_wire_logic_cluster/lc_1/in_2

End 

Net : n16500_cascade_
T_15_18_wire_logic_cluster/lc_0/ltout
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : n16503_cascade_
T_15_18_wire_logic_cluster/lc_1/ltout
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : n2_adj_1200_cascade_
T_21_14_wire_logic_cluster/lc_4/ltout
T_21_14_wire_logic_cluster/lc_5/in_2

End 

Net : n14048
T_21_19_wire_logic_cluster/lc_0/cout
T_21_19_wire_logic_cluster/lc_1/in_3

Net : n15811
T_16_20_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_41
T_13_18_sp4_h_l_4
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_0/in_0

End 

Net : n1523_cascade_
T_21_14_wire_logic_cluster/lc_3/ltout
T_21_14_wire_logic_cluster/lc_4/in_2

End 

Net : n15573
T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_4/in_1

End 

Net : M_FLT0
T_16_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g0_3
T_17_21_input_2_7
T_17_21_wire_logic_cluster/lc_7/in_2

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_3/in_3

T_16_21_wire_logic_cluster/lc_3/out
T_17_21_sp4_h_l_6
T_20_21_sp4_v_t_43
T_20_25_sp4_v_t_43
T_20_29_sp4_v_t_43
T_20_33_lc_trk_g1_6
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_adcdata1_17
T_12_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_44
T_14_18_sp4_h_l_9
T_18_18_sp4_h_l_0
T_22_18_sp4_h_l_3
T_25_14_sp4_v_t_38
T_25_17_lc_trk_g0_6
T_25_17_wire_bram/ram/WDATA_14

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata3_19
T_16_18_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_38
T_18_16_sp4_h_l_3
T_22_16_sp4_h_l_3
T_26_16_sp4_h_l_11
T_25_12_sp4_v_t_41
T_25_15_lc_trk_g1_1
T_25_15_wire_bram/ram/WDATA_10

T_16_18_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_5/in_3

End 

Net : buf_data1_14
T_25_20_wire_bram/ram/RDATA_6
T_25_17_sp4_v_t_42
T_22_21_sp4_h_l_0
T_18_21_sp4_h_l_8
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_5/in_1

End 

Net : n56
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g2_3
T_17_13_wire_logic_cluster/lc_2/in_1

End 

Net : n15542
T_17_16_wire_logic_cluster/lc_5/out
T_17_14_sp4_v_t_39
T_18_18_sp4_h_l_8
T_14_18_sp4_h_l_8
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata2_17
T_12_19_wire_logic_cluster/lc_1/out
T_8_19_sp12_h_l_1
T_18_19_sp4_h_l_10
T_22_19_sp4_h_l_6
T_25_15_sp4_v_t_37
T_25_17_lc_trk_g2_0
T_25_17_wire_bram/ram/WDATA_8

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_1/in_1

End 

Net : n4_adj_1195_cascade_
T_14_16_wire_logic_cluster/lc_4/ltout
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : n8089
T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_4/in_1

End 

Net : n16491
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : n16488
T_16_15_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_40
T_13_12_sp4_h_l_5
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_6/in_3

End 

Net : n13493
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data1_8
T_25_26_wire_bram/ram/RDATA_6
T_25_24_sp4_v_t_47
T_22_24_sp4_h_l_4
T_21_20_sp4_v_t_41
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data1_11
T_25_23_wire_bram/ram/RDATA_14
T_24_23_sp4_h_l_10
T_20_23_sp4_h_l_6
T_23_19_sp4_v_t_43
T_22_22_lc_trk_g3_3
T_22_22_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_17_13_0_
T_21_19_wire_logic_cluster/carry_in_mux/cout
T_21_19_wire_logic_cluster/lc_0/in_3

Net : n15468
T_22_20_wire_logic_cluster/lc_5/out
T_21_20_sp4_h_l_2
T_17_20_sp4_h_l_10
T_16_16_sp4_v_t_38
T_15_17_lc_trk_g2_6
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata4_18
T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_12_16_sp4_h_l_3
T_16_16_sp4_h_l_11
T_20_16_sp4_h_l_2
T_24_16_sp4_h_l_5
T_25_16_lc_trk_g3_5
T_25_16_wire_bram/ram/WDATA_4

T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_11_13_lc_trk_g2_4
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata1_19
T_12_16_wire_logic_cluster/lc_5/out
T_12_15_sp4_v_t_42
T_13_15_sp4_h_l_0
T_17_15_sp4_h_l_8
T_21_15_sp4_h_l_11
T_25_15_sp4_h_l_7
T_25_15_lc_trk_g0_2
T_25_15_wire_bram/ram/WDATA_14

T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g0_5
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

End 

Net : n15245_cascade_
T_23_14_wire_logic_cluster/lc_6/ltout
T_23_14_wire_logic_cluster/lc_7/in_2

End 

Net : n4219
T_17_18_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_2/in_0

End 

Net : acadc_skipcnt_2
T_17_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_7
T_20_19_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_wire_logic_cluster/lc_4/in_0

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : acadc_skipcnt_9
T_17_24_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_37
T_18_20_sp4_h_l_5
T_19_20_lc_trk_g3_5
T_19_20_wire_logic_cluster/lc_2/in_0

T_17_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g3_0
T_17_24_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata1_23
T_14_22_wire_logic_cluster/lc_1/out
T_14_19_sp12_v_t_22
T_14_7_sp12_v_t_22
T_15_7_sp12_h_l_1
T_25_7_lc_trk_g0_6
T_25_7_wire_bram/ram/WDATA_14

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata3_20
T_13_16_wire_logic_cluster/lc_3/out
T_13_7_sp12_v_t_22
T_14_7_sp12_h_l_1
T_25_7_sp12_v_t_22
T_25_10_lc_trk_g2_2
T_25_10_wire_bram/ram/WDATA_2

T_13_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_3
T_14_16_sp4_v_t_45
T_15_20_sp4_h_l_2
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata4_10
T_11_19_wire_logic_cluster/lc_6/out
T_2_19_sp12_h_l_0
T_14_19_sp12_h_l_0
T_25_19_sp12_v_t_23
T_25_24_lc_trk_g3_7
T_25_24_wire_bram/ram/WDATA_4

T_11_19_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_44
T_11_14_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data1_3
T_25_11_wire_bram/ram/RDATA_14
T_21_11_sp12_h_l_1
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_0/in_0

End 

Net : n4149
T_20_11_wire_logic_cluster/lc_0/out
T_20_11_sp4_h_l_5
T_16_11_sp4_h_l_1
T_12_11_sp4_h_l_1
T_11_11_sp4_v_t_36
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_3/in_1

End 

Net : n15245
T_23_14_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g3_6
T_22_13_wire_logic_cluster/lc_7/in_0

End 

Net : n4152
T_10_11_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_1/in_1

End 

Net : buf_data1_0
T_25_14_wire_bram/ram/RDATA_6
T_25_11_sp12_v_t_22
T_14_11_sp12_h_l_1
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_0
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_4/in_0

End 

Net : n76_cascade_
T_14_16_wire_logic_cluster/lc_3/ltout
T_14_16_wire_logic_cluster/lc_4/in_2

End 

Net : n15474
T_18_12_wire_logic_cluster/lc_5/out
T_17_12_sp4_h_l_2
T_16_12_sp4_v_t_45
T_13_16_sp4_h_l_8
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_2/in_1

End 

Net : n16461_cascade_
T_14_16_wire_logic_cluster/lc_2/ltout
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : n15835
T_17_16_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : n4108
T_24_13_wire_logic_cluster/lc_0/out
T_21_13_sp12_h_l_0
T_9_13_sp12_h_l_0
T_11_13_lc_trk_g0_7
T_11_13_wire_logic_cluster/lc_1/in_0

End 

Net : buf_data2_16
T_25_18_wire_bram/ram/RDATA_0
T_25_15_sp4_v_t_38
T_25_11_sp4_v_t_46
T_24_13_lc_trk_g0_0
T_24_13_wire_logic_cluster/lc_0/in_0

End 

Net : n15556
T_19_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_1
T_16_13_sp4_v_t_43
T_15_16_lc_trk_g3_3
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

End 

Net : data_cntvec_14
T_20_23_wire_logic_cluster/lc_6/out
T_20_20_sp4_v_t_36
T_17_20_sp4_h_l_1
T_19_20_lc_trk_g2_4
T_19_20_input_2_4
T_19_20_wire_logic_cluster/lc_4/in_2

T_20_23_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_6/in_1

End 

Net : n78_cascade_
T_20_17_wire_logic_cluster/lc_6/ltout
T_20_17_wire_logic_cluster/lc_7/in_2

End 

Net : n7
T_20_13_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_39
T_22_14_sp4_h_l_8
T_22_14_lc_trk_g0_5
T_22_14_wire_logic_cluster/lc_5/in_0

T_20_13_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_39
T_22_14_sp4_h_l_8
T_22_14_lc_trk_g0_5
T_22_14_wire_logic_cluster/lc_6/in_1

T_20_13_wire_logic_cluster/lc_7/out
T_21_10_sp4_v_t_39
T_22_14_sp4_h_l_8
T_23_14_lc_trk_g3_0
T_23_14_input_2_1
T_23_14_wire_logic_cluster/lc_1/in_2

End 

Net : n2
T_20_14_wire_logic_cluster/lc_0/out
T_20_13_lc_trk_g0_0
T_20_13_wire_logic_cluster/lc_7/in_1

End 

Net : n15410_cascade_
T_22_14_wire_logic_cluster/lc_0/ltout
T_22_14_wire_logic_cluster/lc_1/in_2

End 

Net : n16190
T_22_14_wire_logic_cluster/lc_5/out
T_22_14_lc_trk_g2_5
T_22_14_wire_logic_cluster/lc_0/in_1

End 

Net : n4217
T_19_20_wire_logic_cluster/lc_5/out
T_20_20_sp4_h_l_10
T_22_20_lc_trk_g3_7
T_22_20_wire_logic_cluster/lc_6/in_0

End 

Net : n4104
T_14_11_wire_logic_cluster/lc_3/out
T_12_11_sp4_h_l_3
T_11_11_sp4_v_t_38
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data2_20
T_25_10_wire_bram/ram/RDATA_0
T_15_10_sp12_h_l_1
T_14_10_sp12_v_t_22
T_14_11_lc_trk_g3_6
T_14_11_wire_logic_cluster/lc_3/in_0

End 

Net : comm_spi.bit_cnt_1
T_21_13_wire_logic_cluster/lc_2/out
T_21_12_lc_trk_g0_2
T_21_12_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_2/in_3

T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n12175
T_21_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_5/in_0

T_21_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_3/in_0

T_21_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_1/in_0

T_21_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_6/in_1

T_21_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_4/in_3

T_21_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_2/in_3

T_21_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_0/in_3

T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp4_h_l_4
T_19_12_sp4_v_t_41
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_0/in_0

End 

Net : n4151
T_17_13_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_42
T_14_12_sp4_h_l_1
T_10_12_sp4_h_l_1
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_0/in_3

End 

Net : n4306
T_9_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data1_1
T_25_13_wire_bram/ram/RDATA_14
T_21_13_sp12_h_l_1
T_9_13_sp12_h_l_1
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_5/in_3

End 

Net : acadc_skipcnt_7
T_17_23_wire_logic_cluster/lc_6/out
T_18_22_sp4_v_t_45
T_19_22_sp4_h_l_1
T_19_22_lc_trk_g0_4
T_19_22_input_2_4
T_19_22_wire_logic_cluster/lc_4/in_2

T_17_23_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g1_6
T_17_23_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data2_2
T_25_12_wire_bram/ram/RDATA_0
T_23_12_sp12_h_l_1
T_11_12_sp12_h_l_1
T_11_12_sp4_h_l_0
T_10_12_sp4_v_t_43
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_6/in_0

End 

Net : data_idxvec_14
T_21_19_wire_logic_cluster/lc_6/out
T_20_19_sp12_h_l_0
T_19_7_sp12_v_t_23
T_19_12_lc_trk_g3_7
T_19_12_input_2_4
T_19_12_wire_logic_cluster/lc_4/in_2

T_21_19_wire_logic_cluster/lc_6/out
T_21_19_lc_trk_g2_6
T_21_19_input_2_6
T_21_19_wire_logic_cluster/lc_6/in_2

End 

Net : n18_cascade_
T_17_13_wire_logic_cluster/lc_0/ltout
T_17_13_wire_logic_cluster/lc_1/in_2

End 

Net : n15479
T_18_17_wire_logic_cluster/lc_5/out
T_17_17_sp4_h_l_2
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : acadc_skipcnt_10
T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_18_21_sp4_h_l_0
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_7/in_0

T_17_24_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_1/in_1

End 

Net : data_idxvec_9
T_21_19_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_47
T_18_17_sp4_h_l_10
T_20_17_lc_trk_g3_7
T_20_17_input_2_6
T_20_17_wire_logic_cluster/lc_6/in_2

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata1_3
T_10_17_wire_logic_cluster/lc_6/out
T_10_11_sp12_v_t_23
T_11_11_sp12_h_l_0
T_23_11_sp12_h_l_0
T_25_11_lc_trk_g1_7
T_25_11_wire_bram/ram/WDATA_14

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_6/in_3

End 

Net : n15635
T_22_14_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_0/in_1

End 

Net : n12846_cascade_
T_22_13_wire_logic_cluster/lc_0/ltout
T_22_13_wire_logic_cluster/lc_1/in_2

End 

Net : n7485
T_20_19_wire_logic_cluster/lc_4/out
T_20_18_sp4_v_t_40
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_2/in_1

T_20_19_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_7/in_1

End 

Net : n8062
T_17_18_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_41
T_15_19_sp4_h_l_9
T_19_19_sp4_h_l_0
T_20_19_lc_trk_g2_0
T_20_19_input_2_4
T_20_19_wire_logic_cluster/lc_4/in_2

T_17_18_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_41
T_15_19_sp4_h_l_9
T_19_19_sp4_h_l_0
T_22_15_sp4_v_t_37
T_22_17_lc_trk_g2_0
T_22_17_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_41
T_15_19_sp4_h_l_9
T_19_19_sp4_h_l_0
T_19_19_lc_trk_g0_5
T_19_19_wire_logic_cluster/lc_7/in_0

T_17_18_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_41
T_15_19_sp4_h_l_9
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_45
T_14_20_sp4_h_l_8
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_45
T_14_20_sp4_h_l_8
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_45
T_14_20_sp4_h_l_8
T_16_20_lc_trk_g2_5
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

T_17_18_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_40
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_6/in_0

End 

Net : n8456
T_19_23_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g0_2
T_18_24_wire_logic_cluster/lc_1/in_3

T_19_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_21_24_sp4_h_l_4
T_17_24_sp4_h_l_7
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/cen

T_19_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_21_24_sp4_h_l_4
T_17_24_sp4_h_l_7
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/cen

T_19_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_21_24_sp4_h_l_4
T_17_24_sp4_h_l_7
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/cen

T_19_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_21_24_sp4_h_l_4
T_17_24_sp4_h_l_7
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/cen

T_19_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_21_24_sp4_h_l_4
T_17_24_sp4_h_l_7
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/cen

T_19_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_21_24_sp4_h_l_4
T_17_24_sp4_h_l_7
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/cen

T_19_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_21_24_sp4_h_l_4
T_17_24_sp4_h_l_7
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_3/cen

T_19_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/cen

T_19_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/cen

T_19_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/cen

T_19_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/cen

T_19_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/cen

T_19_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/cen

T_19_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/cen

T_19_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_2/cen

T_19_23_wire_logic_cluster/lc_2/out
T_20_22_sp4_v_t_37
T_17_22_sp4_h_l_6
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_0/cen

End 

Net : n10532
T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_18_24_wire_logic_cluster/lc_1/out
T_14_24_sp12_h_l_1
T_18_24_sp4_h_l_4
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/s_r

End 

Net : data_idxvec_1
T_21_18_wire_logic_cluster/lc_1/out
T_21_15_sp12_v_t_22
T_21_22_lc_trk_g2_2
T_21_22_wire_logic_cluster/lc_2/in_0

T_21_18_wire_logic_cluster/lc_1/out
T_21_18_lc_trk_g3_1
T_21_18_wire_logic_cluster/lc_1/in_1

End 

Net : data_cntvec_12
T_20_23_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_45
T_17_19_sp4_h_l_2
T_19_19_lc_trk_g2_7
T_19_19_input_2_5
T_19_19_wire_logic_cluster/lc_5/in_2

T_20_23_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g3_4
T_20_23_wire_logic_cluster/lc_4/in_1

End 

Net : buf_adcdata1_0
T_14_19_wire_logic_cluster/lc_4/out
T_15_19_sp12_h_l_0
T_26_7_sp12_v_t_23
T_26_11_sp4_v_t_41
T_25_14_lc_trk_g3_1
T_25_14_wire_bram/ram/WDATA_6

T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_3_7_N_501_3
T_23_15_wire_logic_cluster/lc_5/out
T_15_15_sp12_h_l_1
T_14_3_sp12_v_t_22
T_14_12_sp4_v_t_36
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data2_19
T_25_15_wire_bram/ram/RDATA_8
T_24_15_sp4_h_l_6
T_23_15_lc_trk_g1_6
T_23_15_wire_logic_cluster/lc_5/in_0

End 

Net : n4063
T_22_23_wire_logic_cluster/lc_4/out
T_22_15_sp12_v_t_23
T_11_15_sp12_h_l_0
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data2_9
T_25_25_wire_bram/ram/RDATA_8
T_25_23_sp4_v_t_43
T_22_23_sp4_h_l_6
T_22_23_lc_trk_g1_3
T_22_23_wire_logic_cluster/lc_4/in_0

End 

Net : n15119_cascade_
T_20_14_wire_logic_cluster/lc_1/ltout
T_20_14_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.bit_cnt_0
T_21_13_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g0_3
T_21_12_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_1/in_1

T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g1_3
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_3/in_3

End 

Net : comm_spi.bit_cnt_2
T_21_13_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g0_1
T_21_12_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g1_1
T_21_13_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g1_1
T_21_13_wire_logic_cluster/lc_1/in_3

End 

Net : n27
T_22_15_wire_logic_cluster/lc_3/out
T_23_14_sp4_v_t_39
T_20_14_sp4_h_l_2
T_20_14_lc_trk_g0_7
T_20_14_input_2_1
T_20_14_wire_logic_cluster/lc_1/in_2

T_22_15_wire_logic_cluster/lc_3/out
T_23_14_sp4_v_t_39
T_20_14_sp4_h_l_2
T_20_14_lc_trk_g1_7
T_20_14_input_2_6
T_20_14_wire_logic_cluster/lc_6/in_2

End 

Net : n14_adj_1169
T_11_15_wire_logic_cluster/lc_5/out
T_10_15_sp4_h_l_2
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_2
T_21_15_sp4_v_t_39
T_21_19_sp4_v_t_40
T_21_20_lc_trk_g2_0
T_21_20_wire_logic_cluster/lc_6/in_0

T_11_15_wire_logic_cluster/lc_5/out
T_10_15_sp4_h_l_2
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_2
T_21_15_sp4_v_t_39
T_21_18_lc_trk_g1_7
T_21_18_wire_logic_cluster/lc_6/in_0

End 

Net : buf_dds_8
T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_17_16_sp4_h_l_6
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_5/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_18_15_sp4_h_l_9
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g2_6
T_20_15_input_2_6
T_20_15_wire_logic_cluster/lc_6/in_2

End 

Net : n15543
T_17_17_wire_logic_cluster/lc_0/out
T_16_17_sp4_h_l_8
T_15_17_sp4_v_t_45
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_1/in_3

End 

Net : n15584
T_21_16_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_3/in_1

End 

Net : buf_dds_15
T_19_18_wire_logic_cluster/lc_1/out
T_18_18_sp4_h_l_10
T_17_14_sp4_v_t_47
T_17_10_sp4_v_t_43
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_3/in_3

T_19_18_wire_logic_cluster/lc_1/out
T_19_14_sp4_v_t_39
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g0_1
T_19_18_wire_logic_cluster/lc_1/in_0

End 

Net : n15309_cascade_
T_22_15_wire_logic_cluster/lc_4/ltout
T_22_15_wire_logic_cluster/lc_5/in_2

End 

Net : n10522
T_6_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_44
T_7_15_sp4_h_l_9
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_37
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

End 

Net : n14_adj_1163
T_10_15_wire_logic_cluster/lc_0/out
T_7_15_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_14_lc_trk_g2_3
T_6_14_wire_logic_cluster/lc_2/in_3

End 

Net : secclk_cnt_12
T_7_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_8
T_11_14_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_4/in_1

End 

Net : buf_adcdata3_8
T_15_22_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_36
T_15_15_sp4_v_t_41
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_7/in_1

T_15_22_wire_logic_cluster/lc_6/out
T_14_22_sp12_h_l_0
T_25_22_sp12_v_t_23
T_25_26_lc_trk_g2_0
T_25_26_wire_bram/ram/WDATA_2

T_15_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g3_6
T_15_22_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.n10449
T_17_12_wire_logic_cluster/lc_0/out
T_14_12_sp12_h_l_0
T_13_12_sp12_v_t_23
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_0/in_1

End 

Net : n14046
T_21_18_wire_logic_cluster/lc_6/cout
T_21_18_wire_logic_cluster/lc_7/in_3

Net : acadc_skipcnt_3
T_17_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_9
T_19_23_lc_trk_g3_4
T_19_23_wire_logic_cluster/lc_5/in_0

T_17_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_9
T_17_23_lc_trk_g1_4
T_17_23_wire_logic_cluster/lc_2/in_1

End 

Net : n4305
T_13_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_38
T_10_14_sp4_h_l_3
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data2_3
T_25_11_wire_bram/ram/RDATA_8
T_15_11_sp12_h_l_1
T_3_11_sp12_h_l_1
T_13_11_lc_trk_g1_6
T_13_11_wire_logic_cluster/lc_3/in_0

End 

Net : data_idxvec_2
T_21_18_wire_logic_cluster/lc_2/out
T_21_18_sp4_h_l_9
T_20_18_sp4_v_t_44
T_19_20_lc_trk_g2_1
T_19_20_wire_logic_cluster/lc_0/in_1

T_21_18_wire_logic_cluster/lc_2/out
T_21_18_sp4_h_l_9
T_21_18_lc_trk_g0_4
T_21_18_input_2_2
T_21_18_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_11_6
T_14_13_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_38
T_16_15_sp4_h_l_9
T_16_15_lc_trk_g0_4
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

End 

Net : acadc_skipcnt_5
T_17_23_wire_logic_cluster/lc_4/out
T_18_23_sp4_h_l_8
T_19_23_lc_trk_g3_0
T_19_23_input_2_5
T_19_23_wire_logic_cluster/lc_5/in_2

T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g3_4
T_17_23_wire_logic_cluster/lc_4/in_1

End 

Net : n4102
T_18_8_wire_logic_cluster/lc_4/out
T_17_8_sp4_h_l_0
T_13_8_sp4_h_l_8
T_12_8_sp4_v_t_45
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_3/in_1

End 

Net : n15812
T_19_18_wire_logic_cluster/lc_3/out
T_13_18_sp12_h_l_1
T_15_18_lc_trk_g0_6
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

End 

Net : buf_data2_22
T_25_8_wire_bram/ram/RDATA_0
T_15_8_sp12_h_l_1
T_18_8_lc_trk_g1_1
T_18_8_wire_logic_cluster/lc_4/in_0

End 

Net : n7_adj_1240
T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_6/in_1

End 

Net : n16515
T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : n16512
T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_3/in_3

End 

Net : data_idxvec_15_N_673_0
T_21_18_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g0_0
T_21_17_wire_logic_cluster/lc_0/in_0

End 

Net : n4062_cascade_
T_10_15_wire_logic_cluster/lc_5/ltout
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : buf_data2_10
T_25_24_wire_bram/ram/RDATA_0
T_15_24_sp12_h_l_1
T_14_12_sp12_v_t_22
T_14_19_sp4_v_t_38
T_14_15_sp4_v_t_38
T_11_15_sp4_h_l_9
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_5/in_0

End 

Net : data_cntvec_15
T_20_23_wire_logic_cluster/lc_7/out
T_20_23_sp4_h_l_3
T_19_19_sp4_v_t_45
T_16_19_sp4_h_l_2
T_18_19_lc_trk_g3_7
T_18_19_input_2_4
T_18_19_wire_logic_cluster/lc_4/in_2

T_20_23_wire_logic_cluster/lc_7/out
T_20_23_sp4_h_l_3
T_20_23_lc_trk_g0_6
T_20_23_wire_logic_cluster/lc_7/in_1

End 

Net : n4214
T_19_18_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_38
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_7/in_0

End 

Net : n15679
T_17_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_4
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : n14045
T_21_18_wire_logic_cluster/lc_5/cout
T_21_18_wire_logic_cluster/lc_6/in_3

Net : n16449
T_13_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g2_2
T_12_11_wire_logic_cluster/lc_2/in_0

End 

Net : n15390
T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_14_14_sp4_h_l_0
T_13_10_sp4_v_t_40
T_13_11_lc_trk_g3_0
T_13_11_wire_logic_cluster/lc_2/in_1

End 

Net : buf_dds_12
T_19_22_wire_logic_cluster/lc_3/out
T_19_19_sp4_v_t_46
T_19_15_sp4_v_t_42
T_19_11_sp4_v_t_47
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_5/in_3

T_19_22_wire_logic_cluster/lc_3/out
T_19_19_sp4_v_t_46
T_19_15_sp4_v_t_42
T_19_11_sp4_v_t_47
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g2_3
T_19_22_input_2_3
T_19_22_wire_logic_cluster/lc_3/in_2

End 

Net : n16458_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : n15632
T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_1/in_0

End 

Net : n16398_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : data_idxvec_10
T_21_19_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_41
T_21_16_lc_trk_g2_1
T_21_16_input_2_7
T_21_16_wire_logic_cluster/lc_7/in_2

T_21_19_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g2_2
T_21_19_input_2_2
T_21_19_wire_logic_cluster/lc_2/in_2

End 

Net : n15522
T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : n16401_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : n66_adj_1153_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : n7511
T_22_18_wire_logic_cluster/lc_6/out
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_0
T_16_18_sp4_v_t_37
T_15_20_lc_trk_g1_0
T_15_20_wire_logic_cluster/lc_1/in_0

T_22_18_wire_logic_cluster/lc_6/out
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_0
T_16_18_sp4_v_t_37
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_6/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_0
T_16_18_sp4_v_t_37
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_3/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_0
T_16_18_sp4_v_t_37
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_2/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_21_18_sp4_h_l_4
T_17_18_sp4_h_l_0
T_16_18_sp4_v_t_37
T_15_20_lc_trk_g1_0
T_15_20_wire_logic_cluster/lc_4/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_21_18_sp12_h_l_0
T_20_6_sp12_v_t_23
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_6/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_20_18_sp4_h_l_9
T_19_18_sp4_v_t_38
T_19_19_lc_trk_g2_6
T_19_19_wire_logic_cluster/lc_7/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g1_6
T_22_17_wire_logic_cluster/lc_2/in_3

End 

Net : n6_adj_1281_cascade_
T_20_13_wire_logic_cluster/lc_6/ltout
T_20_13_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata1_11
T_15_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_2
T_18_22_sp4_h_l_5
T_22_22_sp4_h_l_8
T_25_22_sp4_v_t_45
T_25_23_lc_trk_g3_5
T_25_23_wire_bram/ram/WDATA_14

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g2_5
T_15_22_input_2_5
T_15_22_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata4_23
T_15_11_wire_logic_cluster/lc_7/out
T_15_11_sp4_h_l_3
T_19_11_sp4_h_l_3
T_22_7_sp4_v_t_38
T_23_7_sp4_h_l_8
T_25_7_lc_trk_g3_5
T_25_7_wire_bram/ram/WDATA_12

T_15_11_wire_logic_cluster/lc_7/out
T_13_11_sp12_h_l_1
T_24_0_span12_vert_21
T_24_9_lc_trk_g3_5
T_24_9_input_2_4
T_24_9_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g2_7
T_15_11_input_2_7
T_15_11_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata4_16
T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_0
T_22_19_sp4_h_l_8
T_25_15_sp4_v_t_39
T_25_18_lc_trk_g1_7
T_25_18_wire_bram/ram/WDATA_4

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_19_sp4_h_l_0
T_22_19_sp4_h_l_8
T_25_15_sp4_v_t_39
T_25_11_sp4_v_t_39
T_24_13_lc_trk_g0_2
T_24_13_input_2_0
T_24_13_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata4_11
T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_7
T_22_19_sp4_h_l_10
T_25_19_sp4_v_t_47
T_25_23_lc_trk_g0_2
T_25_23_wire_bram/ram/WDATA_12

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_17_19_sp4_v_t_42
T_16_23_lc_trk_g1_7
T_16_23_input_2_6
T_16_23_wire_logic_cluster/lc_6/in_2

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/in_1

End 

Net : n15523
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata3_18
T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_8
T_22_16_sp4_v_t_39
T_23_16_sp4_h_l_7
T_25_16_lc_trk_g2_2
T_25_16_wire_bram/ram/WDATA_2

T_16_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_0
T_14_16_sp4_v_t_37
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_4/in_3

End 

Net : buf_adcdata1_9
T_15_22_wire_logic_cluster/lc_0/out
T_15_22_sp4_h_l_5
T_19_22_sp4_h_l_5
T_23_22_sp4_h_l_1
T_26_22_sp4_v_t_43
T_25_25_lc_trk_g3_3
T_25_25_wire_bram/ram/WDATA_14

T_15_22_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g0_0
T_15_22_input_2_0
T_15_22_wire_logic_cluster/lc_0/in_2

End 

Net : n15131_cascade_
T_10_13_wire_logic_cluster/lc_1/ltout
T_10_13_wire_logic_cluster/lc_2/in_2

End 

Net : DTRIG_N_957_adj_1114
T_12_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_7/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_6/in_0

T_12_23_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_5/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_2/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_7/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_4/in_0

T_12_23_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_39
T_12_20_lc_trk_g3_7
T_12_20_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_39
T_12_21_lc_trk_g2_2
T_12_21_wire_logic_cluster/lc_1/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_3/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_1/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g3_1
T_13_22_input_2_4
T_13_22_wire_logic_cluster/lc_4/in_2

End 

Net : buf_device_acadc_6
T_19_18_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_45
T_19_10_sp4_v_t_41
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_4/in_3

End 

Net : acadc_skipcnt_12
T_17_24_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_42
T_18_21_lc_trk_g3_2
T_18_21_input_2_7
T_18_21_wire_logic_cluster/lc_7/in_2

T_17_24_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g1_3
T_17_24_wire_logic_cluster/lc_3/in_1

End 

Net : comm_length_1
T_20_14_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g3_2
T_20_14_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g3_2
T_20_14_wire_logic_cluster/lc_1/in_0

End 

Net : buf_device_acadc_7
T_18_18_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_38
T_18_11_sp4_v_t_46
T_17_13_lc_trk_g0_0
T_17_13_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data4_8
T_25_26_wire_bram/ram/RDATA_4
T_25_25_sp12_v_t_22
T_25_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_45
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_4/in_1

End 

Net : buf_adcdata4_20
T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_22_9_sp4_h_l_9
T_25_9_sp4_v_t_39
T_25_10_lc_trk_g3_7
T_25_10_wire_bram/ram/WDATA_4

T_16_9_wire_logic_cluster/lc_6/out
T_16_7_sp4_v_t_41
T_13_11_sp4_h_l_4
T_14_11_lc_trk_g3_4
T_14_11_input_2_3
T_14_11_wire_logic_cluster/lc_3/in_2

T_16_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g3_6
T_16_9_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata3_9
T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_26_21_sp4_h_l_10
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g0_2
T_25_25_wire_bram/ram/WDATA_10

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_22_21_lc_trk_g0_6
T_22_21_wire_logic_cluster/lc_7/in_1

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata4_15
T_16_18_wire_logic_cluster/lc_0/out
T_13_18_sp12_h_l_0
T_22_18_sp4_h_l_11
T_25_18_sp4_v_t_46
T_25_19_lc_trk_g2_6
T_25_19_wire_bram/ram/WDATA_12

T_16_18_wire_logic_cluster/lc_0/out
T_13_18_sp12_h_l_0
T_12_6_sp12_v_t_23
T_12_15_lc_trk_g3_7
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata4_14
T_15_19_wire_logic_cluster/lc_5/out
T_15_19_sp12_h_l_1
T_23_19_sp4_h_l_8
T_26_19_sp4_v_t_45
T_25_20_lc_trk_g3_5
T_25_20_wire_bram/ram/WDATA_4

T_15_19_wire_logic_cluster/lc_5/out
T_13_19_sp4_h_l_7
T_12_19_lc_trk_g0_7
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata2_15
T_20_20_wire_logic_cluster/lc_4/out
T_21_20_sp12_h_l_0
T_22_20_sp4_h_l_3
T_25_16_sp4_v_t_44
T_25_19_lc_trk_g0_4
T_25_19_wire_bram/ram/WDATA_8

T_20_20_wire_logic_cluster/lc_4/out
T_21_20_sp12_h_l_0
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_4/in_1

End 

Net : n4146
T_10_11_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_47
T_7_13_sp4_h_l_3
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_0_7
T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_13_16_sp4_h_l_10
T_16_12_sp4_v_t_41
T_17_12_sp4_h_l_9
T_21_12_sp4_h_l_9
T_22_12_lc_trk_g3_1
T_22_12_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_5_17_sp12_h_l_0
T_12_17_sp4_h_l_9
T_16_17_sp4_h_l_0
T_19_13_sp4_v_t_37
T_18_14_lc_trk_g2_5
T_18_14_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_4/out
T_5_17_sp12_h_l_0
T_12_17_sp4_h_l_9
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_5_17_sp12_h_l_0
T_12_17_sp4_h_l_9
T_16_17_sp4_h_l_9
T_19_17_sp4_v_t_39
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_4/out
T_5_17_sp12_h_l_0
T_12_17_sp4_h_l_9
T_16_17_sp4_h_l_9
T_19_17_sp4_v_t_39
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_8
T_21_20_sp4_h_l_4
T_21_20_lc_trk_g0_1
T_21_20_wire_logic_cluster/lc_7/in_0

End 

Net : n16383_cascade_
T_14_12_wire_logic_cluster/lc_1/ltout
T_14_12_wire_logic_cluster/lc_2/in_2

End 

Net : n15381
T_22_12_wire_logic_cluster/lc_7/out
T_20_12_sp12_h_l_1
T_8_12_sp12_h_l_1
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_1/in_0

End 

Net : buf_data1_6
T_8_12_wire_bram/ram/RDATA_6
T_8_12_sp4_h_l_7
T_11_8_sp4_v_t_36
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_1/in_1

End 

Net : secclk_cnt_22
T_7_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_0/in_3

T_7_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_6/in_1

End 

Net : n14044
T_21_18_wire_logic_cluster/lc_4/cout
T_21_18_wire_logic_cluster/lc_5/in_3

Net : n8_adj_1233_cascade_
T_17_21_wire_logic_cluster/lc_5/ltout
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : n15188
T_22_19_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_42
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : data_idxvec_4
T_21_18_wire_logic_cluster/lc_4/out
T_22_17_sp4_v_t_41
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_3/in_0

T_21_18_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g2_4
T_21_18_input_2_4
T_21_18_wire_logic_cluster/lc_4/in_2

End 

Net : secclk_cnt_21
T_7_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_10
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_5/in_1

End 

Net : raw_buf1_N_775
T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_27_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_26_14_sp4_v_t_41
T_26_10_sp4_v_t_41
T_26_6_sp4_v_t_41
T_25_8_lc_trk_g0_4
T_25_8_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_27_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_26_14_sp4_v_t_41
T_26_10_sp4_v_t_41
T_25_12_lc_trk_g0_4
T_25_12_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_27_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_26_22_sp4_v_t_41
T_23_26_sp4_h_l_9
T_25_26_lc_trk_g2_4
T_25_26_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_27_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_26_14_sp4_v_t_41
T_25_16_lc_trk_g0_4
T_25_16_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_27_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_26_22_sp4_v_t_41
T_25_24_lc_trk_g0_4
T_25_24_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_22_14_sp4_v_t_45
T_22_10_sp4_v_t_41
T_23_10_sp4_h_l_9
T_25_10_lc_trk_g2_4
T_25_10_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_27_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_23_22_sp4_h_l_9
T_25_22_lc_trk_g2_4
T_25_22_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_27_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_25_20_lc_trk_g0_4
T_25_20_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_22_14_sp4_v_t_45
T_23_14_sp4_h_l_8
T_25_14_lc_trk_g3_5
T_25_14_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_16_18_sp4_h_l_6
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_8_14_sp4_h_l_1
T_8_14_lc_trk_g0_4
T_8_14_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_17_15_sp4_v_t_38
T_14_15_sp4_h_l_3
T_10_15_sp4_h_l_3
T_9_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_bram/ram/WE

T_17_18_wire_logic_cluster/lc_7/out
T_15_18_sp12_h_l_1
T_23_18_sp4_h_l_8
T_25_18_lc_trk_g3_5
T_25_18_wire_bram/ram/WE

End 

Net : buf_data2_12
T_25_22_wire_bram/ram/RDATA_0
T_15_22_sp12_h_l_1
T_17_22_sp4_h_l_2
T_13_22_sp4_h_l_10
T_12_18_sp4_v_t_38
T_12_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_0/in_0

End 

Net : n8525_cascade_
T_20_15_wire_logic_cluster/lc_1/ltout
T_20_15_wire_logic_cluster/lc_2/in_2

End 

Net : n15171_cascade_
T_17_18_wire_logic_cluster/lc_6/ltout
T_17_18_wire_logic_cluster/lc_7/in_2

End 

Net : n4060_cascade_
T_12_15_wire_logic_cluster/lc_0/ltout
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : n15637
T_22_15_wire_logic_cluster/lc_6/out
T_22_12_sp4_v_t_36
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_1/in_3

End 

Net : comm_state_3_N_402_3
T_21_16_wire_logic_cluster/lc_5/out
T_22_15_lc_trk_g2_5
T_22_15_wire_logic_cluster/lc_6/in_3

T_21_16_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_47
T_21_14_lc_trk_g2_2
T_21_14_input_2_0
T_21_14_wire_logic_cluster/lc_0/in_2

End 

Net : n4221
T_20_20_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_38
T_21_17_sp4_h_l_3
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.n10448
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_sp4_h_l_5
T_16_14_sp4_h_l_1
T_18_14_lc_trk_g3_4
T_18_14_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_0/in_0

End 

Net : adc_state_1_adj_1079
T_12_23_wire_logic_cluster/lc_3/out
T_13_20_sp4_v_t_47
T_14_20_sp4_h_l_3
T_14_20_lc_trk_g1_6
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_5/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_7/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_38
T_13_22_sp4_h_l_3
T_14_22_lc_trk_g2_3
T_14_22_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_13_20_sp4_v_t_47
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_1/in_1

T_12_23_wire_logic_cluster/lc_3/out
T_13_20_sp4_v_t_47
T_14_20_sp4_h_l_3
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_43
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_3/out
T_13_20_sp4_v_t_47
T_14_20_sp4_h_l_3
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_4/in_1

T_12_23_wire_logic_cluster/lc_3/out
T_13_20_sp4_v_t_47
T_12_21_lc_trk_g3_7
T_12_21_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data1_13
T_25_21_wire_bram/ram/RDATA_14
T_24_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data3_9
T_25_25_wire_bram/ram/RDATA_10
T_25_25_sp12_h_l_1
T_13_25_sp12_h_l_1
T_12_13_sp12_v_t_22
T_12_14_sp4_v_t_44
T_13_14_sp4_h_l_9
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : secclk_cnt_19
T_7_15_wire_logic_cluster/lc_3/out
T_8_15_sp4_h_l_6
T_10_15_lc_trk_g2_3
T_10_15_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_3/in_1

End 

Net : acadc_skipcnt_8
T_17_23_wire_logic_cluster/lc_7/out
T_17_23_sp4_h_l_3
T_19_23_lc_trk_g2_6
T_19_23_wire_logic_cluster/lc_6/in_0

T_17_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata4_22
T_15_9_wire_logic_cluster/lc_2/out
T_15_8_sp4_v_t_36
T_16_8_sp4_h_l_1
T_20_8_sp4_h_l_1
T_24_8_sp4_h_l_4
T_25_8_lc_trk_g2_4
T_25_8_wire_bram/ram/WDATA_4

T_15_9_wire_logic_cluster/lc_2/out
T_15_8_sp4_v_t_36
T_16_8_sp4_h_l_1
T_18_8_lc_trk_g2_4
T_18_8_input_2_4
T_18_8_wire_logic_cluster/lc_4/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata4_17
T_16_18_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_37
T_18_17_sp4_h_l_0
T_22_17_sp4_h_l_3
T_26_17_sp4_h_l_3
T_25_17_lc_trk_g1_3
T_25_17_wire_bram/ram/WDATA_12

T_16_18_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_41
T_13_14_sp4_h_l_4
T_12_10_sp4_v_t_41
T_11_13_lc_trk_g3_1
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_2/in_1

End 

Net : n14043
T_21_18_wire_logic_cluster/lc_3/cout
T_21_18_wire_logic_cluster/lc_4/in_3

Net : buf_data3_10
T_25_24_wire_bram/ram/RDATA_2
T_25_24_sp12_h_l_1
T_24_12_sp12_v_t_22
T_13_12_sp12_h_l_1
T_15_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_6/in_3

End 

Net : acadc_skipcnt_14
T_17_24_wire_logic_cluster/lc_5/out
T_16_24_sp4_h_l_2
T_19_20_sp4_v_t_45
T_18_21_lc_trk_g3_5
T_18_21_wire_logic_cluster/lc_5/in_1

T_17_24_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/in_1

End 

Net : n4150_cascade_
T_10_14_wire_logic_cluster/lc_0/ltout
T_10_14_wire_logic_cluster/lc_1/in_2

End 

Net : n4103_cascade_
T_11_12_wire_logic_cluster/lc_0/ltout
T_11_12_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data2_21
T_25_9_wire_bram/ram/RDATA_8
T_23_9_sp12_h_l_1
T_11_9_sp12_h_l_1
T_13_9_sp4_h_l_2
T_12_9_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_0/in_0

End 

Net : buf_data1_2
T_25_12_wire_bram/ram/RDATA_6
T_21_12_sp12_h_l_1
T_9_12_sp12_h_l_1
T_11_12_sp4_h_l_2
T_10_12_sp4_v_t_39
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_0/in_0

End 

Net : data_idxvec_7
T_21_18_wire_logic_cluster/lc_7/out
T_21_16_sp4_v_t_43
T_18_16_sp4_h_l_0
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_1/in_0

T_21_18_wire_logic_cluster/lc_7/out
T_21_18_lc_trk_g3_7
T_21_18_wire_logic_cluster/lc_7/in_1

End 

Net : n15176
T_19_14_wire_logic_cluster/lc_1/out
T_15_14_sp12_h_l_1
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_3/in_1

T_19_14_wire_logic_cluster/lc_1/out
T_15_14_sp12_h_l_1
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_4/in_3

End 

Net : n4215
T_20_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g2_3
T_20_21_wire_logic_cluster/lc_6/in_1

End 

Net : buf_dds_0
T_20_15_wire_logic_cluster/lc_5/out
T_12_15_sp12_h_l_1
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_12_15_sp12_h_l_1
T_19_15_lc_trk_g1_1
T_19_15_input_2_0
T_19_15_wire_logic_cluster/lc_0/in_2

T_20_15_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_5/in_1

End 

Net : n14_adj_1207
T_18_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_22_16_sp12_h_l_1
T_22_16_sp4_h_l_0
T_21_16_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_4/in_1

T_18_16_wire_logic_cluster/lc_5/out
T_19_15_sp4_v_t_43
T_20_19_sp4_h_l_0
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_4/in_0

End 

Net : n19_adj_1151_cascade_
T_20_13_wire_logic_cluster/lc_4/ltout
T_20_13_wire_logic_cluster/lc_5/in_2

End 

Net : n15463
T_20_13_wire_logic_cluster/lc_0/out
T_20_13_lc_trk_g3_0
T_20_13_wire_logic_cluster/lc_4/in_1

End 

Net : data_idxvec_15
T_21_19_wire_logic_cluster/lc_7/out
T_22_20_lc_trk_g2_7
T_22_20_input_2_5
T_22_20_wire_logic_cluster/lc_5/in_2

T_21_19_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g2_7
T_21_19_input_2_7
T_21_19_wire_logic_cluster/lc_7/in_2

End 

Net : n4145
T_10_11_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_44
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_3/in_0

End 

Net : n16446_cascade_
T_13_11_wire_logic_cluster/lc_1/ltout
T_13_11_wire_logic_cluster/lc_2/in_2

End 

Net : n15411
T_12_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g0_5
T_13_11_wire_logic_cluster/lc_1/in_0

End 

Net : n14042
T_21_18_wire_logic_cluster/lc_2/cout
T_21_18_wire_logic_cluster/lc_3/in_3

Net : n14_adj_1211
T_18_14_wire_logic_cluster/lc_3/out
T_18_13_sp12_v_t_22
T_18_18_sp4_v_t_40
T_19_18_sp4_h_l_5
T_22_18_sp4_v_t_47
T_21_19_lc_trk_g3_7
T_21_19_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_43
T_18_14_sp4_v_t_43
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_43
T_18_14_sp4_v_t_43
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_2/in_1

End 

Net : n6
T_16_13_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_1/in_0

End 

Net : n61
T_15_20_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_45
T_15_14_sp4_v_t_45
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : n4218
T_21_23_wire_logic_cluster/lc_4/out
T_22_22_lc_trk_g3_4
T_22_22_wire_logic_cluster/lc_4/in_1

End 

Net : buf_adcdata3_21
T_21_16_wire_logic_cluster/lc_4/out
T_22_16_sp12_h_l_0
T_21_16_sp4_h_l_1
T_20_16_sp4_v_t_36
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_4/in_0

T_21_16_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_45
T_22_12_sp4_h_l_1
T_25_8_sp4_v_t_42
T_25_9_lc_trk_g2_2
T_25_9_wire_bram/ram/WDATA_10

T_21_16_wire_logic_cluster/lc_4/out
T_22_16_sp12_h_l_0
T_21_16_sp4_h_l_1
T_21_16_lc_trk_g0_4
T_21_16_input_2_4
T_21_16_wire_logic_cluster/lc_4/in_2

End 

Net : n60_adj_1157
T_19_17_wire_logic_cluster/lc_4/out
T_20_17_sp12_h_l_0
T_8_17_sp12_h_l_0
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_5/in_0

End 

Net : n16395_cascade_
T_11_16_wire_logic_cluster/lc_5/ltout
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : n15396
T_19_14_wire_logic_cluster/lc_2/out
T_14_14_sp12_h_l_0
T_13_14_sp4_h_l_1
T_12_14_sp4_v_t_42
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_5/in_0

End 

Net : comm_buf_0_3
T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_16_17_sp4_h_l_10
T_19_13_sp4_v_t_47
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_7/out
T_12_18_sp12_h_l_1
T_23_6_sp12_v_t_22
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_6
T_22_21_lc_trk_g2_3
T_22_21_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_16_21_sp4_h_l_4
T_18_21_lc_trk_g2_1
T_18_21_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_16_17_sp4_h_l_10
T_18_17_lc_trk_g3_7
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : buf_device_acadc_5
T_19_20_wire_logic_cluster/lc_6/out
T_17_20_sp4_h_l_9
T_20_16_sp4_v_t_38
T_17_16_sp4_h_l_9
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_2/in_3

T_19_20_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_6/in_3

End 

Net : n15691
T_17_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_1
T_14_16_sp4_v_t_36
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : n13_cascade_
T_20_14_wire_logic_cluster/lc_4/ltout
T_20_14_wire_logic_cluster/lc_5/in_2

End 

Net : n22_adj_1078
T_22_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_5
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_5/in_1

End 

Net : M_OSR1
T_17_20_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_44
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/in_1

T_17_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_4/in_3

T_17_20_wire_logic_cluster/lc_4/out
T_18_20_sp12_h_l_0
T_29_20_sp12_v_t_23
T_29_26_sp4_v_t_39
T_26_30_sp4_h_l_2
T_25_30_sp4_v_t_39
T_25_33_lc_trk_g1_7
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : buf_dds_11
T_22_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_47
T_19_19_sp4_h_l_4
T_15_19_sp4_h_l_7
T_14_15_sp4_v_t_37
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_0/in_1

T_22_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_47
T_22_15_sp4_v_t_47
T_19_15_sp4_h_l_4
T_18_15_lc_trk_g0_4
T_18_15_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_1/out
T_22_21_lc_trk_g1_1
T_22_21_wire_logic_cluster/lc_1/in_1

End 

Net : n14_adj_1205
T_18_14_wire_logic_cluster/lc_5/out
T_18_7_sp12_v_t_22
T_19_19_sp12_h_l_1
T_21_19_lc_trk_g0_6
T_21_19_wire_logic_cluster/lc_7/in_1

T_18_14_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_43
T_16_17_sp4_h_l_11
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_7/in_0

End 

Net : n16386
T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_3/in_0

End 

Net : n15448
T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g0_1
T_11_14_wire_logic_cluster/lc_6/in_1

End 

Net : n16389_cascade_
T_11_14_wire_logic_cluster/lc_3/ltout
T_11_14_wire_logic_cluster/lc_4/in_2

End 

Net : acadc_skipcnt_1
T_17_23_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_37
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_7/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data3_8
T_25_26_wire_bram/ram/RDATA_2
T_25_26_sp12_h_l_1
T_24_14_sp12_v_t_22
T_13_14_sp12_h_l_1
T_13_14_sp4_h_l_0
T_14_14_lc_trk_g3_0
T_14_14_wire_logic_cluster/lc_1/in_0

End 

Net : n14_adj_1197
T_20_16_wire_logic_cluster/lc_5/out
T_12_16_sp12_h_l_1
T_20_16_sp4_h_l_8
T_23_16_sp4_v_t_45
T_22_18_lc_trk_g0_3
T_22_18_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_43
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_6_1
T_15_14_wire_logic_cluster/lc_7/out
T_15_13_sp4_v_t_46
T_12_13_sp4_h_l_5
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_4/in_0

End 

Net : comm_buf_10_6
T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : n4107_cascade_
T_11_13_wire_logic_cluster/lc_2/ltout
T_11_13_wire_logic_cluster/lc_3/in_2

End 

Net : n4057_cascade_
T_12_15_wire_logic_cluster/lc_6/ltout
T_12_15_wire_logic_cluster/lc_7/in_2

End 

Net : buf_data2_17
T_25_17_wire_bram/ram/RDATA_8
T_24_17_sp4_h_l_6
T_20_17_sp4_h_l_6
T_16_17_sp4_h_l_2
T_15_13_sp4_v_t_39
T_12_13_sp4_h_l_8
T_11_13_lc_trk_g0_0
T_11_13_wire_logic_cluster/lc_2/in_0

End 

Net : buf_data2_15
T_25_19_wire_bram/ram/RDATA_8
T_25_19_sp4_h_l_3
T_21_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_16_15_sp4_v_t_41
T_13_15_sp4_h_l_4
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_6/in_0

End 

Net : n14041
T_21_18_wire_logic_cluster/lc_1/cout
T_21_18_wire_logic_cluster/lc_2/in_3

Net : adc_state_0_adj_1080
T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_11_23_sp4_h_l_5
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_14_22_lc_trk_g0_0
T_14_22_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_37
T_11_22_sp4_h_l_5
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_16_20_sp4_h_l_3
T_20_20_sp4_h_l_3
T_23_16_sp4_v_t_44
T_24_16_sp4_h_l_9
T_23_16_lc_trk_g1_1
T_23_16_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_16_20_sp4_h_l_3
T_20_20_sp4_h_l_3
T_23_16_sp4_v_t_44
T_24_16_sp4_h_l_9
T_23_16_lc_trk_g1_1
T_23_16_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_17_16_sp4_v_t_36
T_18_16_sp4_h_l_6
T_22_16_sp4_h_l_6
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_17_16_sp4_v_t_36
T_18_16_sp4_h_l_6
T_22_16_sp4_h_l_6
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_16_20_sp4_h_l_3
T_20_20_sp4_h_l_3
T_23_16_sp4_v_t_44
T_24_16_sp4_h_l_9
T_23_16_lc_trk_g1_1
T_23_16_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_16_20_sp4_h_l_3
T_20_20_sp4_h_l_3
T_23_16_sp4_v_t_44
T_24_16_sp4_h_l_9
T_23_16_lc_trk_g1_1
T_23_16_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_22_20_sp4_h_l_9
T_25_16_sp4_v_t_38
T_25_12_sp4_v_t_38
T_24_15_lc_trk_g2_6
T_24_15_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_16_20_sp4_h_l_3
T_20_20_sp4_h_l_3
T_23_16_sp4_v_t_44
T_23_17_lc_trk_g3_4
T_23_17_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_16_20_sp4_h_l_3
T_20_20_sp4_h_l_3
T_23_20_sp4_v_t_38
T_22_21_lc_trk_g2_6
T_22_21_input_2_0
T_22_21_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_24_20_sp4_h_l_11
T_23_20_sp4_v_t_40
T_23_21_lc_trk_g2_0
T_23_21_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_13_20_sp4_v_t_42
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_17_16_sp4_v_t_36
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_16_20_sp4_h_l_3
T_20_20_sp4_h_l_3
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_17_16_sp4_v_t_36
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_13_20_sp4_v_t_42
T_13_22_lc_trk_g2_7
T_13_22_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_13_20_sp4_v_t_42
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_13_20_sp4_v_t_42
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_17_21_lc_trk_g2_4
T_17_21_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_13_16_sp4_v_t_43
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_22_20_sp4_h_l_9
T_21_20_sp4_v_t_38
T_21_22_lc_trk_g2_3
T_21_22_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_13_20_sp4_v_t_42
T_12_21_lc_trk_g3_2
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_16_20_sp4_h_l_3
T_20_20_sp4_h_l_3
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_37
T_15_18_sp4_h_l_5
T_18_14_sp4_v_t_40
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_37
T_15_18_sp4_h_l_5
T_18_14_sp4_v_t_40
T_18_17_lc_trk_g1_0
T_18_17_input_2_7
T_18_17_wire_logic_cluster/lc_7/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_14_20_sp4_h_l_1
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_11_17_lc_trk_g2_0
T_11_17_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_11_23_sp4_h_l_5
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_11_23_sp4_h_l_5
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_14_15_sp4_v_t_36
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_12_20_lc_trk_g0_0
T_12_20_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_11_19_sp4_h_l_5
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_37
T_11_22_sp4_h_l_5
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_18_sp4_v_t_37
T_11_22_sp4_h_l_5
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_11_19_sp4_h_l_5
T_12_19_lc_trk_g3_5
T_12_19_input_2_2
T_12_19_wire_logic_cluster/lc_2/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_11_17_lc_trk_g2_0
T_11_17_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_0/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp12_h_l_0
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_5
T_12_20_lc_trk_g0_0
T_12_20_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_41
T_15_22_lc_trk_g0_1
T_15_22_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_13_23_lc_trk_g1_5
T_13_23_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_44
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_7/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g2_4
T_15_21_input_2_2
T_15_21_wire_logic_cluster/lc_2/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g2_4
T_15_21_wire_logic_cluster/lc_1/in_3

End 

Net : n8332
T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_16_17_sp4_v_t_47
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_6
T_24_13_sp4_v_t_37
T_23_16_lc_trk_g2_5
T_23_16_input_2_7
T_23_16_wire_logic_cluster/lc_7/in_2

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_16_17_sp4_v_t_47
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_6
T_24_13_sp4_v_t_37
T_24_15_lc_trk_g2_0
T_24_15_wire_logic_cluster/lc_5/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_16_17_sp4_v_t_47
T_13_17_sp4_h_l_10
T_9_17_sp4_h_l_6
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_4/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_11_23_sp12_h_l_0
T_22_23_sp12_v_t_23
T_22_23_sp4_v_t_45
T_22_19_sp4_v_t_45
T_22_20_lc_trk_g3_5
T_22_20_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_16_17_sp4_v_t_47
T_13_17_sp4_h_l_10
T_9_17_sp4_h_l_6
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_16_17_sp4_v_t_47
T_17_17_sp4_h_l_3
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_7/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_16_17_sp4_v_t_47
T_13_17_sp4_h_l_10
T_15_17_lc_trk_g3_7
T_15_17_wire_logic_cluster/lc_6/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_16_17_sp4_v_t_47
T_17_17_sp4_h_l_3
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_11_23_sp12_h_l_0
T_18_23_sp4_h_l_9
T_21_19_sp4_v_t_38
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_11_23_sp12_h_l_0
T_18_23_sp4_h_l_9
T_21_19_sp4_v_t_38
T_21_20_lc_trk_g2_6
T_21_20_wire_logic_cluster/lc_5/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_17_21_sp4_h_l_7
T_21_21_sp4_h_l_10
T_23_21_lc_trk_g2_7
T_23_21_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_12_17_sp4_v_t_37
T_13_17_sp4_h_l_0
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_4/in_1

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_12_17_sp4_v_t_37
T_13_17_sp4_h_l_0
T_15_17_lc_trk_g2_5
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_44
T_12_18_sp4_v_t_40
T_12_14_sp4_v_t_40
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_44
T_12_18_sp4_v_t_40
T_12_14_sp4_v_t_40
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_44
T_12_18_sp4_v_t_40
T_9_18_sp4_h_l_5
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_5/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_17_21_sp4_h_l_7
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_17_21_sp4_h_l_7
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_44
T_12_18_sp4_v_t_40
T_12_19_lc_trk_g2_0
T_12_19_wire_logic_cluster/lc_2/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_1/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_12_17_sp4_v_t_41
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_44
T_12_18_sp4_v_t_40
T_12_19_lc_trk_g2_0
T_12_19_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_13_20_sp4_h_l_6
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_7/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_13_20_sp4_h_l_6
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_5/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_4
T_13_21_lc_trk_g1_1
T_13_21_wire_logic_cluster/lc_7/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_5/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g0_6
T_12_22_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g0_6
T_13_23_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g0_6
T_12_22_wire_logic_cluster/lc_3/in_3

End 

Net : acadc_skipcnt_4
T_17_23_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_43
T_17_20_lc_trk_g2_3
T_17_20_input_2_7
T_17_20_wire_logic_cluster/lc_7/in_2

T_17_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_3/in_1

End 

Net : n16431
T_13_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_41
T_11_14_sp4_h_l_9
T_11_14_lc_trk_g1_4
T_11_14_wire_logic_cluster/lc_4/in_1

End 

Net : n16428
T_14_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_4/in_3

End 

Net : buf_data2_1
T_25_13_wire_bram/ram/RDATA_8
T_15_13_sp12_h_l_1
T_3_13_sp12_h_l_1
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_5/in_3

End 

Net : n4307
T_9_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : n8302_cascade_
T_7_21_wire_logic_cluster/lc_3/ltout
T_7_21_wire_logic_cluster/lc_4/in_2

End 

Net : n10640
T_19_13_wire_logic_cluster/lc_3/out
T_19_12_sp12_v_t_22
T_19_11_sp4_v_t_46
T_20_15_sp4_h_l_5
T_16_15_sp4_h_l_1
T_12_15_sp4_h_l_4
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_19_13_wire_logic_cluster/lc_3/out
T_19_12_sp12_v_t_22
T_19_11_sp4_v_t_46
T_20_15_sp4_h_l_5
T_16_15_sp4_h_l_1
T_12_15_sp4_h_l_4
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/s_r

T_19_13_wire_logic_cluster/lc_3/out
T_19_10_sp4_v_t_46
T_16_14_sp4_h_l_4
T_12_14_sp4_h_l_4
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_19_13_wire_logic_cluster/lc_3/out
T_19_10_sp4_v_t_46
T_16_14_sp4_h_l_4
T_12_14_sp4_h_l_4
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/s_r

End 

Net : comm_buf_7_1
T_14_14_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_46
T_11_13_sp4_h_l_11
T_12_13_lc_trk_g3_3
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

End 

Net : n15153
T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_11_15_sp12_h_l_1
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_40
T_23_21_lc_trk_g0_5
T_23_21_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_11_15_sp12_h_l_1
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_39
T_24_19_sp4_v_t_40
T_23_21_lc_trk_g0_5
T_23_21_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_11_15_sp12_h_l_1
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_39
T_23_17_lc_trk_g1_2
T_23_17_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_11_15_sp12_h_l_1
T_17_15_sp4_h_l_6
T_21_15_sp4_h_l_2
T_24_15_sp4_v_t_39
T_24_17_lc_trk_g3_2
T_24_17_wire_logic_cluster/lc_5/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_11_27_sp12_h_l_1
T_17_27_sp4_h_l_6
T_20_23_sp4_v_t_43
T_19_24_lc_trk_g3_3
T_19_24_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_46
T_11_23_sp4_h_l_11
T_15_23_sp4_h_l_2
T_19_23_sp4_h_l_5
T_22_19_sp4_v_t_40
T_21_20_lc_trk_g3_0
T_21_20_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_46
T_11_23_sp4_h_l_11
T_15_23_sp4_h_l_7
T_19_23_sp4_h_l_3
T_23_23_sp4_h_l_11
T_24_23_lc_trk_g2_3
T_24_23_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_1/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_2
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_7/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_46
T_11_23_sp4_h_l_11
T_14_19_sp4_v_t_46
T_13_22_lc_trk_g3_6
T_13_22_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_46
T_11_23_sp4_h_l_11
T_14_19_sp4_v_t_46
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_43
T_11_22_sp4_h_l_0
T_15_22_sp4_h_l_8
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_5/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_10_18_lc_trk_g2_1
T_10_18_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_16_sp4_v_t_44
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_43
T_11_22_sp4_h_l_0
T_15_22_sp4_h_l_8
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_15_sp12_v_t_22
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_6/in_1

End 

Net : adc_state_1
T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_sp4_h_l_9
T_13_20_sp4_v_t_44
T_12_22_lc_trk_g2_1
T_12_22_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_5/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_0/in_3

End 

Net : DTRIG_N_957
T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_7/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g0_1
T_11_20_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g1_1
T_10_21_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g0_1
T_11_20_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g1_1
T_10_21_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_input_2_6
T_10_20_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_22_sp4_h_l_10
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g1_1
T_10_21_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_1/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g0_1
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_input_2_2
T_10_20_wire_logic_cluster/lc_2/in_2

End 

Net : n4814
T_17_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_0/in_3

End 

Net : CLOCK_DDS.n9
T_19_16_wire_logic_cluster/lc_3/out
T_19_7_sp12_v_t_22
T_19_6_sp4_v_t_46
T_20_10_sp4_h_l_11
T_21_10_lc_trk_g3_3
T_21_10_wire_logic_cluster/lc_0/cen

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_23_16_sp4_h_l_2
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_1/cen

End 

Net : buf_adcdata2_22
T_24_17_wire_logic_cluster/lc_6/out
T_25_15_sp4_v_t_40
T_25_11_sp4_v_t_45
T_25_7_sp4_v_t_46
T_25_8_lc_trk_g2_6
T_25_8_wire_bram/ram/WDATA_0

T_24_17_wire_logic_cluster/lc_6/out
T_24_17_lc_trk_g3_6
T_24_17_wire_logic_cluster/lc_6/in_3

End 

Net : dds_state_0
T_24_16_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_40
T_25_17_sp4_h_l_11
T_21_17_sp4_h_l_11
T_20_13_sp4_v_t_41
T_19_16_lc_trk_g3_1
T_19_16_wire_logic_cluster/lc_3/in_1

T_24_16_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_40
T_25_17_sp4_h_l_11
T_21_17_sp4_h_l_11
T_20_13_sp4_v_t_41
T_19_16_lc_trk_g3_1
T_19_16_wire_logic_cluster/lc_1/in_1

T_24_16_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_40
T_25_17_sp4_h_l_11
T_21_17_sp4_h_l_11
T_20_13_sp4_v_t_41
T_19_16_lc_trk_g3_1
T_19_16_input_2_2
T_19_16_wire_logic_cluster/lc_2/in_2

T_24_16_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_40
T_25_17_sp4_h_l_11
T_21_17_sp4_h_l_11
T_17_17_sp4_h_l_7
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_0/in_3

T_24_16_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_40
T_25_17_sp4_h_l_11
T_21_17_sp4_h_l_11
T_20_13_sp4_v_t_41
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_3/in_1

T_24_16_wire_logic_cluster/lc_0/out
T_25_14_sp4_v_t_44
T_22_14_sp4_h_l_9
T_18_14_sp4_h_l_0
T_17_10_sp4_v_t_37
T_17_11_lc_trk_g2_5
T_17_11_wire_logic_cluster/lc_2/in_1

T_24_16_wire_logic_cluster/lc_0/out
T_21_16_sp12_h_l_0
T_9_16_sp12_h_l_0
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_4/in_1

T_24_16_wire_logic_cluster/lc_0/out
T_25_14_sp4_v_t_44
T_25_10_sp4_v_t_44
T_22_10_sp4_h_l_3
T_21_10_lc_trk_g0_3
T_21_10_wire_logic_cluster/lc_0/in_3

T_24_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_0/in_1

End 

Net : n5_adj_1282
T_20_14_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g1_3
T_20_14_wire_logic_cluster/lc_6/in_0

End 

Net : n4203
T_20_20_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g0_1
T_20_21_wire_logic_cluster/lc_7/in_0

End 

Net : acadc_skipcnt_0
T_17_22_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_0/in_1

T_17_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_45
T_18_20_sp4_h_l_8
T_18_20_lc_trk_g0_5
T_18_20_wire_logic_cluster/lc_5/in_0

End 

Net : buf_data4_9
T_25_25_wire_bram/ram/RDATA_12
T_25_22_sp4_v_t_46
T_22_22_sp4_h_l_5
T_18_22_sp4_h_l_8
T_17_18_sp4_v_t_45
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_2
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_1/in_3

End 

Net : n14030
T_7_15_wire_logic_cluster/lc_5/cout
T_7_15_wire_logic_cluster/lc_6/in_3

End 

Net : n14040
T_21_18_wire_logic_cluster/lc_0/cout
T_21_18_wire_logic_cluster/lc_1/in_3

Net : n13980
T_17_24_wire_logic_cluster/lc_5/cout
T_17_24_wire_logic_cluster/lc_6/in_3

End 

Net : secclk_cnt_0
T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_0_4
T_14_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_2
T_17_16_sp4_h_l_2
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_5/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_sp12_h_l_1
T_21_16_lc_trk_g1_1
T_21_16_input_2_0
T_21_16_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_sp12_h_l_1
T_22_16_sp4_h_l_8
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_2
T_17_16_sp4_h_l_2
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_2
T_12_16_sp4_v_t_39
T_13_20_sp4_h_l_2
T_17_20_sp4_h_l_5
T_20_20_sp4_v_t_47
T_19_22_lc_trk_g0_1
T_19_22_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_sp12_h_l_1
T_22_16_sp4_h_l_8
T_18_16_sp4_h_l_8
T_17_16_sp4_v_t_39
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_43
T_16_19_sp4_h_l_6
T_19_19_sp4_v_t_43
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_sp12_h_l_1
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_43
T_15_19_sp4_v_t_43
T_15_20_lc_trk_g2_3
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : buf_dds_14
T_18_19_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_39
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_1/out
T_18_8_sp12_v_t_22
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_4/in_3

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : n15387
T_18_14_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_11_14_sp4_h_l_2
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_3/in_3

End 

Net : adc_state_1_adj_1116
T_16_24_wire_logic_cluster/lc_0/out
T_16_22_sp4_v_t_45
T_13_22_sp4_h_l_2
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_4/in_3

T_16_24_wire_logic_cluster/lc_0/out
T_16_21_sp4_v_t_40
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_2/in_3

T_16_24_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g3_0
T_15_23_wire_logic_cluster/lc_6/in_1

T_16_24_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_3/in_0

T_16_24_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g2_0
T_15_24_wire_logic_cluster/lc_3/in_3

T_16_24_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_2/in_3

T_16_24_wire_logic_cluster/lc_0/out
T_15_24_sp4_h_l_8
T_14_20_sp4_v_t_36
T_13_23_lc_trk_g2_4
T_13_23_wire_logic_cluster/lc_5/in_3

T_16_24_wire_logic_cluster/lc_0/out
T_16_22_sp4_v_t_45
T_13_22_sp4_h_l_2
T_13_22_lc_trk_g1_7
T_13_22_wire_logic_cluster/lc_1/in_3

T_16_24_wire_logic_cluster/lc_0/out
T_16_21_sp4_v_t_40
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_1/in_0

T_16_24_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g3_0
T_15_23_wire_logic_cluster/lc_4/in_1

T_16_24_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_4/in_3

T_16_24_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g3_0
T_15_23_wire_logic_cluster/lc_5/in_0

End 

Net : n15144
T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_14_17_sp4_v_t_40
T_14_13_sp4_v_t_36
T_14_9_sp4_v_t_41
T_15_9_sp4_h_l_4
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_6/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_14_17_sp4_v_t_40
T_14_13_sp4_v_t_36
T_14_9_sp4_v_t_41
T_15_9_sp4_h_l_4
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_14_17_sp4_v_t_40
T_14_13_sp4_v_t_36
T_11_13_sp4_h_l_7
T_10_9_sp4_v_t_37
T_10_11_lc_trk_g2_0
T_10_11_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_14_17_sp4_v_t_40
T_14_13_sp4_v_t_36
T_11_13_sp4_h_l_7
T_10_9_sp4_v_t_37
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_14_17_sp4_v_t_40
T_14_13_sp4_v_t_36
T_11_13_sp4_h_l_7
T_10_9_sp4_v_t_37
T_9_11_lc_trk_g1_0
T_9_11_input_2_3
T_9_11_wire_logic_cluster/lc_3/in_2

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_15_14_sp4_v_t_37
T_15_10_sp4_v_t_45
T_15_11_lc_trk_g3_5
T_15_11_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_15_14_sp4_v_t_37
T_15_10_sp4_v_t_45
T_15_11_lc_trk_g3_5
T_15_11_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_47
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_12_18_sp4_h_l_9
T_11_14_sp4_v_t_44
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_47
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_47
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_6/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_15_14_sp4_v_t_37
T_15_10_sp4_v_t_45
T_15_11_lc_trk_g3_5
T_15_11_wire_logic_cluster/lc_7/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_47
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_2/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_47
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_12_22_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_6/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_12_22_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_14_17_sp4_v_t_40
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_12_18_sp4_h_l_9
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_16_18_sp4_h_l_2
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_16_18_sp4_h_l_2
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_12_22_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_1/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_16_18_sp4_h_l_2
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_1/in_3

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_5/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_4/in_1

End 

Net : n13_adj_1032
T_21_15_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_2/in_0

End 

Net : buf_data1_7
T_8_11_wire_bram/ram/RDATA_14
T_8_11_sp4_h_l_7
T_10_11_lc_trk_g2_2
T_10_11_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VAC2.n15595
T_13_20_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_3/in_3

End 

Net : acadc_skipcnt_11
T_17_24_wire_logic_cluster/lc_2/out
T_18_20_sp4_v_t_40
T_18_21_lc_trk_g3_0
T_18_21_input_2_5
T_18_21_wire_logic_cluster/lc_5/in_2

T_17_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VAC2.n16
T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_0/in_1

End 

Net : secclk_cnt_16
T_7_15_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_37
T_6_14_lc_trk_g2_5
T_6_14_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g3_0
T_7_15_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata3_10
T_23_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_24_lc_trk_g3_3
T_25_24_wire_bram/ram/WDATA_2

T_23_17_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g0_6
T_23_16_wire_logic_cluster/lc_5/in_1

T_23_17_wire_logic_cluster/lc_6/out
T_23_17_lc_trk_g0_6
T_23_17_input_2_6
T_23_17_wire_logic_cluster/lc_6/in_2

End 

Net : n14114_cascade_
T_6_14_wire_logic_cluster/lc_1/ltout
T_6_14_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata4_3
T_9_11_wire_logic_cluster/lc_6/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_lc_trk_g0_4
T_25_11_wire_bram/ram/WDATA_12

T_9_11_wire_logic_cluster/lc_6/out
T_8_11_sp12_h_l_0
T_13_11_lc_trk_g1_4
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata1_18
T_12_16_wire_logic_cluster/lc_1/out
T_8_16_sp12_h_l_1
T_20_16_sp12_h_l_1
T_25_16_lc_trk_g1_5
T_25_16_wire_bram/ram/WDATA_6

T_12_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g2_1
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata2_16
T_13_18_wire_logic_cluster/lc_2/out
T_8_18_sp12_h_l_0
T_20_18_sp12_h_l_0
T_25_18_lc_trk_g0_4
T_25_18_wire_bram/ram/WDATA_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata4_21
T_15_11_wire_logic_cluster/lc_2/out
T_15_9_sp12_v_t_23
T_16_9_sp12_h_l_0
T_25_9_lc_trk_g0_4
T_25_9_wire_bram/ram/WDATA_12

T_15_11_wire_logic_cluster/lc_2/out
T_15_8_sp4_v_t_44
T_12_12_sp4_h_l_2
T_11_12_lc_trk_g0_2
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_2/in_1

End 

Net : n26_adj_1180
T_6_14_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g3_5
T_6_14_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata3_16
T_15_17_wire_logic_cluster/lc_1/out
T_15_6_sp12_v_t_22
T_16_18_sp12_h_l_1
T_25_18_lc_trk_g1_5
T_25_18_wire_bram/ram/WDATA_2

T_15_17_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_46
T_16_19_sp4_v_t_42
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_1/in_3

End 

Net : n15633_cascade_
T_14_16_wire_logic_cluster/lc_0/ltout
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata2_9
T_23_22_wire_logic_cluster/lc_0/out
T_23_22_sp4_h_l_5
T_27_22_sp4_h_l_8
T_26_22_sp4_v_t_45
T_25_25_lc_trk_g3_5
T_25_25_wire_bram/ram/WDATA_8

T_23_22_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g3_0
T_23_22_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_6_2
T_15_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_10
T_12_13_sp4_h_l_1
T_11_13_sp4_v_t_42
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata3_5
T_11_18_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_41
T_9_15_sp4_h_l_10
T_8_11_sp4_v_t_38
T_8_13_lc_trk_g3_3
T_8_13_wire_bram/ram/WDATA_10

T_11_18_wire_logic_cluster/lc_0/out
T_11_14_sp4_v_t_37
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata3_6
T_11_18_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_46
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_2
T_8_12_lc_trk_g0_2
T_8_12_wire_bram/ram/WDATA_2

T_11_18_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_39
T_11_10_sp4_v_t_40
T_10_11_lc_trk_g3_0
T_10_11_input_2_1
T_10_11_wire_logic_cluster/lc_1/in_2

T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_wire_logic_cluster/lc_1/in_3

End 

Net : n8_adj_1178_cascade_
T_18_20_wire_logic_cluster/lc_0/ltout
T_18_20_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata3_15
T_21_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_9
T_23_16_sp4_h_l_5
T_26_16_sp4_v_t_47
T_25_19_lc_trk_g3_7
T_25_19_wire_bram/ram/WDATA_10

T_21_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_9
T_19_16_lc_trk_g0_4
T_19_16_wire_logic_cluster/lc_5/in_1

T_21_16_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata3_22
T_23_16_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_43
T_23_8_sp4_v_t_44
T_24_8_sp4_h_l_2
T_25_8_lc_trk_g2_2
T_25_8_wire_bram/ram/WDATA_2

T_23_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g1_3
T_23_16_wire_logic_cluster/lc_0/in_0

T_23_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g1_3
T_23_16_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata1_4
T_10_18_wire_logic_cluster/lc_7/out
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_6_14_sp4_h_l_8
T_8_14_lc_trk_g3_5
T_8_14_wire_bram/ram/WDATA_6

T_10_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data4_12
T_25_22_wire_bram/ram/RDATA_4
T_19_22_sp12_h_l_1
T_18_10_sp12_v_t_22
T_18_15_sp4_v_t_40
T_15_15_sp4_h_l_5
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata3_11
T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_23_19_sp4_v_t_36
T_24_23_sp4_h_l_1
T_25_23_lc_trk_g3_1
T_25_23_wire_bram/ram/WDATA_10

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_20_19_sp4_h_l_6
T_22_19_lc_trk_g2_3
T_22_19_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g3_2
T_23_16_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata3_7
T_10_18_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_46
T_10_11_sp4_v_t_39
T_7_11_sp4_h_l_2
T_8_11_lc_trk_g2_2
T_8_11_wire_bram/ram/WDATA_10

T_10_18_wire_logic_cluster/lc_3/out
T_10_9_sp12_v_t_22
T_10_11_lc_trk_g3_5
T_10_11_input_2_6
T_10_11_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata3_17
T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_22_17_sp12_h_l_0
T_25_17_lc_trk_g0_0
T_25_17_wire_bram/ram/WDATA_10

T_15_17_wire_logic_cluster/lc_2/out
T_16_17_sp4_h_l_4
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data4_10
T_25_24_wire_bram/ram/RDATA_4
T_19_24_sp12_h_l_1
T_18_12_sp12_v_t_22
T_18_15_sp4_v_t_42
T_15_15_sp4_h_l_7
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data3_11
T_25_23_wire_bram/ram/RDATA_10
T_17_23_sp12_h_l_1
T_16_11_sp12_v_t_22
T_16_10_sp4_v_t_46
T_13_14_sp4_h_l_11
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata1_2
T_23_17_wire_logic_cluster/lc_3/out
T_24_16_sp4_v_t_39
T_24_12_sp4_v_t_47
T_25_12_sp4_h_l_3
T_25_12_lc_trk_g0_6
T_25_12_wire_bram/ram/WDATA_6

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_lc_trk_g1_3
T_23_17_wire_logic_cluster/lc_3/in_1

End 

Net : comm_length_2
T_20_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_6/in_0

T_20_13_wire_logic_cluster/lc_5/out
T_18_13_sp4_h_l_7
T_14_13_sp4_h_l_7
T_13_13_sp4_v_t_36
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_1/in_3

T_20_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_input_2_0
T_20_13_wire_logic_cluster/lc_0/in_2

T_20_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_4/in_0

End 

Net : n14_adj_1168
T_19_13_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_38
T_19_14_sp4_v_t_46
T_16_18_sp4_h_l_11
T_20_18_sp4_h_l_2
T_21_18_lc_trk_g3_2
T_21_18_wire_logic_cluster/lc_7/in_0

T_19_13_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_38
T_19_14_sp4_v_t_46
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_0/in_0

End 

Net : n16380
T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : n15450
T_13_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_7/in_0

End 

Net : secclk_cnt_13
T_7_14_wire_logic_cluster/lc_5/out
T_6_14_sp4_h_l_2
T_6_14_lc_trk_g0_7
T_6_14_input_2_5
T_6_14_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_5/in_1

End 

Net : n14_adj_1210
T_20_16_wire_logic_cluster/lc_6/out
T_19_16_sp12_h_l_0
T_18_16_sp12_v_t_23
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_5/in_0

T_20_16_wire_logic_cluster/lc_6/out
T_19_16_sp4_h_l_4
T_22_16_sp4_v_t_44
T_21_19_lc_trk_g3_4
T_21_19_wire_logic_cluster/lc_1/in_0

End 

Net : n15593_cascade_
T_12_17_wire_logic_cluster/lc_1/ltout
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : n84_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : n16479_cascade_
T_14_15_wire_logic_cluster/lc_1/ltout
T_14_15_wire_logic_cluster/lc_2/in_2

End 

Net : n15400
T_14_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_7/in_0

End 

Net : n14029
T_7_15_wire_logic_cluster/lc_4/cout
T_7_15_wire_logic_cluster/lc_5/in_3

Net : n16476
T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_1/in_1

End 

Net : n13979
T_17_24_wire_logic_cluster/lc_4/cout
T_17_24_wire_logic_cluster/lc_5/in_3

Net : secclk_cnt_1
T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g1_1
T_6_14_input_2_0
T_6_14_wire_logic_cluster/lc_0/in_2

End 

Net : n10823
T_19_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_16_16_sp4_v_t_44
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_16_16_sp4_v_t_44
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_16_16_sp4_v_t_44
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_10
T_14_16_sp4_h_l_10
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : comm_length_3
T_20_13_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g1_3
T_20_13_input_2_6
T_20_13_wire_logic_cluster/lc_6/in_2

T_20_13_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g1_3
T_20_13_wire_logic_cluster/lc_1/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g0_3
T_20_13_wire_logic_cluster/lc_2/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g0_3
T_20_13_wire_logic_cluster/lc_3/in_0

End 

Net : n4206
T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_22_lc_trk_g1_5
T_22_22_wire_logic_cluster/lc_5/in_1

End 

Net : buf_dds_3
T_21_15_wire_logic_cluster/lc_4/out
T_20_15_sp4_h_l_0
T_23_15_sp4_v_t_40
T_22_19_lc_trk_g1_5
T_22_19_wire_logic_cluster/lc_4/in_0

T_21_15_wire_logic_cluster/lc_4/out
T_20_15_sp4_h_l_0
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_4/in_0

End 

Net : n15412
T_13_12_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

End 

Net : n16425_cascade_
T_12_13_wire_logic_cluster/lc_5/ltout
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : n16422
T_16_14_wire_logic_cluster/lc_0/out
T_16_10_sp4_v_t_37
T_13_14_sp4_h_l_5
T_12_10_sp4_v_t_47
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_5/in_3

End 

Net : n15162_cascade_
T_12_23_wire_logic_cluster/lc_5/ltout
T_12_23_wire_logic_cluster/lc_6/in_2

End 

Net : n7485_cascade_
T_20_19_wire_logic_cluster/lc_4/ltout
T_20_19_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata1_8
T_19_24_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_37
T_20_26_sp4_h_l_0
T_24_26_sp4_h_l_3
T_25_26_lc_trk_g3_3
T_25_26_wire_bram/ram/WDATA_6

T_19_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g1_4
T_19_24_wire_logic_cluster/lc_4/in_1

End 

Net : n15391
T_12_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g0_7
T_13_11_wire_logic_cluster/lc_2/in_3

End 

Net : comm_buf_10_2
T_15_15_wire_logic_cluster/lc_0/out
T_16_11_sp4_v_t_36
T_13_11_sp4_h_l_1
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_1/in_0

End 

Net : n16413_cascade_
T_12_12_wire_logic_cluster/lc_0/ltout
T_12_12_wire_logic_cluster/lc_1/in_2

End 

Net : n16410
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : buf_data4_0
T_25_14_wire_bram/ram/RDATA_4
T_19_14_sp12_h_l_1
T_19_14_sp4_h_l_0
T_15_14_sp4_h_l_8
T_14_10_sp4_v_t_36
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_7/in_0

End 

Net : n15424
T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_12_12_sp4_v_t_44
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_4/in_3

End 

Net : n16392_cascade_
T_11_16_wire_logic_cluster/lc_4/ltout
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : n15475
T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : M_OSR0
T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_10_sp12_v_t_22
T_18_22_sp12_h_l_1
T_29_22_sp12_v_t_22
T_29_25_sp4_v_t_42
T_29_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_26_33_lc_trk_g1_5
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : n4208
T_22_21_wire_logic_cluster/lc_7/out
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_6/in_0

End 

Net : CLOCK_DDS.n9_adj_1021
T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_0/cen

End 

Net : M_FLT1
T_18_21_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_37
T_15_19_sp4_h_l_0
T_14_15_sp4_v_t_40
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_0/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_4/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_41
T_19_24_sp4_v_t_37
T_19_28_sp4_v_t_37
T_19_32_sp4_v_t_37
T_19_33_lc_trk_g0_5
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n4220_cascade_
T_22_21_wire_logic_cluster/lc_4/ltout
T_22_21_wire_logic_cluster/lc_5/in_2

End 

Net : n14028
T_7_15_wire_logic_cluster/lc_3/cout
T_7_15_wire_logic_cluster/lc_4/in_3

Net : n10566
T_19_14_wire_logic_cluster/lc_7/out
T_19_11_sp4_v_t_38
T_16_15_sp4_h_l_8
T_20_15_sp4_h_l_4
T_16_15_sp4_h_l_4
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_19_14_wire_logic_cluster/lc_7/out
T_19_11_sp4_v_t_38
T_16_15_sp4_h_l_8
T_20_15_sp4_h_l_4
T_16_15_sp4_h_l_4
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_19_14_wire_logic_cluster/lc_7/out
T_17_14_sp4_h_l_11
T_21_14_sp4_h_l_7
T_20_10_sp4_v_t_37
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_5/s_r

T_19_14_wire_logic_cluster/lc_7/out
T_17_14_sp4_h_l_11
T_21_14_sp4_h_l_7
T_20_10_sp4_v_t_37
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_5/s_r

T_19_14_wire_logic_cluster/lc_7/out
T_17_14_sp4_h_l_11
T_20_10_sp4_v_t_40
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_5/s_r

T_19_14_wire_logic_cluster/lc_7/out
T_17_14_sp4_h_l_11
T_20_10_sp4_v_t_40
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_5/s_r

T_19_14_wire_logic_cluster/lc_7/out
T_17_14_sp4_h_l_11
T_20_10_sp4_v_t_40
T_20_12_lc_trk_g3_5
T_20_12_wire_logic_cluster/lc_5/s_r

T_19_14_wire_logic_cluster/lc_7/out
T_17_14_sp4_h_l_11
T_20_10_sp4_v_t_40
T_20_12_lc_trk_g3_5
T_20_12_wire_logic_cluster/lc_5/s_r

End 

Net : secclk_cnt_2
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g1_2
T_7_13_wire_logic_cluster/lc_2/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_5/in_3

End 

Net : n13978
T_17_24_wire_logic_cluster/lc_3/cout
T_17_24_wire_logic_cluster/lc_4/in_3

Net : n8_adj_1221_cascade_
T_18_18_wire_logic_cluster/lc_0/ltout
T_18_18_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata3_14
T_22_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_8
T_20_17_sp4_v_t_36
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_1/in_3

T_22_21_wire_logic_cluster/lc_0/out
T_23_21_sp4_h_l_0
T_26_17_sp4_v_t_43
T_25_20_lc_trk_g3_3
T_25_20_wire_bram/ram/WDATA_2

T_22_21_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g2_0
T_22_21_wire_logic_cluster/lc_0/in_0

End 

Net : n15690
T_20_17_wire_logic_cluster/lc_3/out
T_14_17_sp12_h_l_1
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data4_13
T_25_21_wire_bram/ram/RDATA_12
T_25_17_sp4_v_t_43
T_25_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_18_13_sp4_h_l_9
T_17_13_sp4_v_t_38
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_1/in_3

End 

Net : n14_adj_1208
T_23_17_wire_logic_cluster/lc_2/out
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_5
T_22_17_sp4_v_t_47
T_21_19_lc_trk_g0_1
T_21_19_wire_logic_cluster/lc_3/in_0

T_23_17_wire_logic_cluster/lc_2/out
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_5
T_22_17_sp4_v_t_47
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_4/in_0

End 

Net : dds_state_2
T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_3/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_1/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_2/in_3

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_4/in_3

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_3/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_17_16_sp4_h_l_0
T_13_16_sp4_h_l_0
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_4/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_4/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_1/in_1

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_3/in_1

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_1/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_7/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_input_2_2
T_18_15_wire_logic_cluster/lc_2/in_2

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_0/in_1

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_2/in_1

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_4/in_1

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_6/in_1

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_0/in_1

T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_12_sp4_v_t_37
T_19_15_lc_trk_g2_5
T_19_15_input_2_5
T_19_15_wire_logic_cluster/lc_5/in_2

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_5/in_3

T_20_10_wire_logic_cluster/lc_6/out
T_19_10_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_7/in_3

T_20_10_wire_logic_cluster/lc_6/out
T_20_7_sp4_v_t_36
T_17_11_sp4_h_l_1
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_2/in_0

T_20_10_wire_logic_cluster/lc_6/out
T_20_10_lc_trk_g3_6
T_20_10_wire_logic_cluster/lc_6/in_1

T_20_10_wire_logic_cluster/lc_6/out
T_21_10_lc_trk_g1_6
T_21_10_wire_logic_cluster/lc_0/in_1

End 

Net : n10_adj_1172
T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_24_5_sp12_v_t_23
T_24_16_lc_trk_g3_3
T_24_16_input_2_0
T_24_16_wire_logic_cluster/lc_0/in_2

End 

Net : n14_adj_1213
T_19_13_wire_logic_cluster/lc_6/out
T_19_10_sp4_v_t_36
T_19_14_sp4_v_t_44
T_20_18_sp4_h_l_3
T_21_18_lc_trk_g2_3
T_21_18_wire_logic_cluster/lc_5/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_45
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_9_0
T_16_13_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_43
T_13_11_sp4_h_l_0
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_5/in_0

End 

Net : DTRIG_N_957_adj_1150
T_16_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_10
T_14_22_lc_trk_g1_2
T_14_22_wire_logic_cluster/lc_4/in_1

T_16_22_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_47
T_15_23_lc_trk_g3_7
T_15_23_wire_logic_cluster/lc_6/in_0

T_16_22_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_5/in_1

T_16_22_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_47
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_47
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g0_1
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_16_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_10
T_14_22_sp4_v_t_41
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_5/in_1

T_16_22_wire_logic_cluster/lc_1/out
T_12_22_sp12_h_l_1
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_1/in_1

T_16_22_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_47
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_47
T_15_23_lc_trk_g3_7
T_15_23_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_1/in_1

End 

Net : buf_dds_1
T_22_18_wire_logic_cluster/lc_7/out
T_22_13_sp12_v_t_22
T_22_21_lc_trk_g2_1
T_22_21_wire_logic_cluster/lc_7/in_0

T_22_18_wire_logic_cluster/lc_7/out
T_21_18_sp4_h_l_6
T_20_14_sp4_v_t_43
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_1/in_3

T_22_18_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g2_7
T_22_18_input_2_7
T_22_18_wire_logic_cluster/lc_7/in_2

End 

Net : buf_data3_15
T_25_19_wire_bram/ram/RDATA_10
T_25_18_sp4_v_t_42
T_25_14_sp4_v_t_47
T_22_14_sp4_h_l_4
T_18_14_sp4_h_l_4
T_14_14_sp4_h_l_7
T_14_14_lc_trk_g1_2
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : buf_data3_18
T_25_16_wire_bram/ram/RDATA_2
T_24_16_sp4_h_l_2
T_20_16_sp4_h_l_10
T_16_16_sp4_h_l_10
T_12_16_sp4_h_l_1
T_15_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/in_3

End 

Net : buf_data4_11
T_25_23_wire_bram/ram/RDATA_12
T_25_19_sp4_v_t_43
T_22_19_sp4_h_l_0
T_18_19_sp4_h_l_8
T_17_15_sp4_v_t_36
T_14_15_sp4_h_l_7
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data3_12
T_25_22_wire_bram/ram/RDATA_2
T_25_18_sp4_v_t_47
T_22_18_sp4_h_l_4
T_18_18_sp4_h_l_7
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_14_14_lc_trk_g0_3
T_14_14_wire_logic_cluster/lc_4/in_3

End 

Net : buf_data3_14
T_25_20_wire_bram/ram/RDATA_2
T_26_18_sp4_v_t_38
T_23_18_sp4_h_l_3
T_19_18_sp4_h_l_11
T_18_14_sp4_v_t_46
T_15_14_sp4_h_l_5
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_2/in_3

End 

Net : comm_buf_10_0
T_15_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_0
T_13_11_sp4_v_t_37
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_3/in_1

End 

Net : dds_state_1
T_21_10_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_45
T_21_12_sp4_v_t_46
T_18_16_sp4_h_l_11
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_3/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_45
T_21_12_sp4_v_t_46
T_18_16_sp4_h_l_11
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_1/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_45
T_21_12_sp4_v_t_46
T_18_16_sp4_h_l_11
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_2/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_3/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_45
T_21_12_sp4_v_t_46
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_7
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_7/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_0
T_21_10_sp4_v_t_43
T_18_14_sp4_h_l_6
T_17_14_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_21_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_0
T_21_10_sp4_v_t_43
T_18_14_sp4_h_l_6
T_17_14_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_21_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_0
T_21_10_sp4_v_t_43
T_18_14_sp4_h_l_6
T_17_14_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_21_10_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_45
T_21_12_sp4_v_t_46
T_18_16_sp4_h_l_11
T_22_16_sp4_h_l_7
T_24_16_lc_trk_g3_2
T_24_16_wire_logic_cluster/lc_0/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_45
T_21_12_sp4_v_t_46
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_7
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_6/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_45
T_21_12_sp4_v_t_46
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_7
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_4/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_0/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_2/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_4/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_6/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_1/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_3/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_45
T_21_12_sp4_v_t_46
T_18_16_sp4_h_l_11
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_0/in_0

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_21_7_sp4_v_t_45
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_5/s_r

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_1/in_1

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_7/in_1

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_0/in_1

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_4/in_1

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g1_0
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g1_0
T_18_15_input_2_7
T_18_15_wire_logic_cluster/lc_7/in_2

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_11_sp4_h_l_11
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_2/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_5/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_2/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_40
T_21_11_sp4_v_t_40
T_18_15_sp4_h_l_5
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_6/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g3_0
T_20_10_wire_logic_cluster/lc_6/in_3

End 

Net : comm_buf_8_0
T_15_12_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_46
T_12_11_sp4_h_l_5
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_5/in_1

End 

Net : data_idxvec_6
T_21_18_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_44
T_18_21_sp4_h_l_2
T_20_21_lc_trk_g3_7
T_20_21_wire_logic_cluster/lc_4/in_0

T_21_18_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g2_6
T_21_18_input_2_6
T_21_18_wire_logic_cluster/lc_6/in_2

End 

Net : n14_adj_1209
T_20_16_wire_logic_cluster/lc_7/out
T_21_15_sp4_v_t_47
T_22_19_sp4_h_l_4
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_2/in_0

T_20_16_wire_logic_cluster/lc_7/out
T_21_15_sp4_v_t_47
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g2_3
T_19_19_wire_logic_cluster/lc_1/in_0

End 

Net : n13977
T_17_24_wire_logic_cluster/lc_2/cout
T_17_24_wire_logic_cluster/lc_3/in_3

Net : n14027
T_7_15_wire_logic_cluster/lc_2/cout
T_7_15_wire_logic_cluster/lc_3/in_3

Net : secclk_cnt_3
T_7_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_3/in_3

End 

Net : n28
T_6_14_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g3_4
T_6_14_wire_logic_cluster/lc_1/in_0

End 

Net : buf_data4_3
T_25_11_wire_bram/ram/RDATA_12
T_19_11_sp12_h_l_1
T_19_11_sp4_h_l_0
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data3_23
T_25_7_wire_bram/ram/RDATA_10
T_17_7_sp12_h_l_1
T_16_7_sp12_v_t_22
T_16_10_sp4_v_t_42
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data3_16
T_25_18_wire_bram/ram/RDATA_2
T_17_18_sp12_h_l_1
T_16_6_sp12_v_t_22
T_16_11_sp4_v_t_40
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_6/in_1

End 

Net : secclk_cnt_18
T_7_15_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g2_2
T_6_14_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_2/in_1

End 

Net : n1
T_19_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_45
T_20_17_sp4_h_l_8
T_23_17_sp4_v_t_36
T_22_18_lc_trk_g2_4
T_22_18_wire_logic_cluster/lc_7/in_1

T_19_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_45
T_20_17_sp4_h_l_2
T_23_17_sp4_v_t_39
T_22_21_lc_trk_g1_2
T_22_21_input_2_1
T_22_21_wire_logic_cluster/lc_1/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_19_16_sp4_v_t_40
T_16_20_sp4_h_l_5
T_20_20_sp4_h_l_8
T_20_20_lc_trk_g1_5
T_20_20_wire_logic_cluster/lc_5/in_1

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_19_16_sp4_v_t_40
T_19_20_sp4_v_t_40
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_3/in_1

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_19_16_sp4_v_t_40
T_16_20_sp4_h_l_10
T_16_20_lc_trk_g1_7
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_19_16_sp4_v_t_40
T_16_20_sp4_h_l_10
T_15_20_lc_trk_g0_2
T_15_20_input_2_6
T_15_20_wire_logic_cluster/lc_6/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_19_16_sp4_v_t_40
T_19_19_lc_trk_g0_0
T_19_19_input_2_6
T_19_19_wire_logic_cluster/lc_6/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_19_16_sp4_v_t_40
T_19_19_lc_trk_g0_0
T_19_19_input_2_2
T_19_19_wire_logic_cluster/lc_2/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_19_16_sp4_v_t_40
T_19_18_lc_trk_g2_5
T_19_18_input_2_1
T_19_18_wire_logic_cluster/lc_1/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_44
T_20_13_sp4_v_t_37
T_20_15_lc_trk_g3_0
T_20_15_input_2_5
T_20_15_wire_logic_cluster/lc_5/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_19_16_sp4_v_t_40
T_18_19_lc_trk_g3_0
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_22_16_lc_trk_g3_0
T_22_16_input_2_5
T_22_16_wire_logic_cluster/lc_5/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_44
T_20_13_sp4_v_t_37
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_6/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_44
T_20_13_sp4_v_t_37
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_4/in_3

End 

Net : comm_buf_0_1
T_12_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_4
T_17_17_sp4_h_l_0
T_20_13_sp4_v_t_43
T_20_16_lc_trk_g0_3
T_20_16_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_7_sp12_v_t_23
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_37
T_14_20_sp4_h_l_6
T_18_20_sp4_h_l_6
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_37
T_14_20_sp4_h_l_6
T_18_20_sp4_h_l_9
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_37
T_14_20_sp4_h_l_6
T_18_20_sp4_h_l_9
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_37
T_14_20_sp4_h_l_6
T_15_20_lc_trk_g2_6
T_15_20_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_37
T_14_20_sp4_h_l_6
T_16_20_lc_trk_g3_3
T_16_20_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data4_15
T_25_19_wire_bram/ram/RDATA_12
T_26_15_sp4_v_t_42
T_27_15_sp4_h_l_0
T_23_15_sp4_h_l_0
T_19_15_sp4_h_l_0
T_15_15_sp4_h_l_0
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : comm_buf_4_7
T_12_15_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_38
T_13_12_sp4_h_l_8
T_13_12_lc_trk_g0_5
T_13_12_wire_logic_cluster/lc_4/in_3

End 

Net : comm_length_0
T_20_14_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_7/in_0

T_20_14_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g3_6
T_20_14_wire_logic_cluster/lc_6/in_1

End 

Net : data_idxvec_13
T_21_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_2
T_20_19_lc_trk_g0_7
T_20_19_wire_logic_cluster/lc_0/in_1

T_21_19_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_5/in_1

End 

Net : secclk_cnt_7
T_7_13_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g1_7
T_6_14_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_7/in_1

End 

Net : n15447_cascade_
T_11_14_wire_logic_cluster/lc_5/ltout
T_11_14_wire_logic_cluster/lc_6/in_2

End 

Net : n14_adj_1202
T_20_17_wire_logic_cluster/lc_1/out
T_20_15_sp4_v_t_47
T_21_19_sp4_h_l_10
T_21_19_lc_trk_g0_7
T_21_19_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g1_1
T_19_18_wire_logic_cluster/lc_2/in_0

End 

Net : n4301
T_9_11_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data3_0
T_25_14_wire_bram/ram/RDATA_2
T_24_14_sp4_h_l_2
T_20_14_sp4_h_l_5
T_16_14_sp4_h_l_8
T_15_10_sp4_v_t_36
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_7/in_0

End 

Net : secclk_cnt_11
T_7_14_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g3_3
T_6_14_input_2_4
T_6_14_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data4_20
T_25_10_wire_bram/ram/RDATA_4
T_25_9_sp12_v_t_22
T_14_9_sp12_h_l_1
T_13_9_sp12_v_t_22
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : comm_buf_2_6
T_9_13_wire_logic_cluster/lc_1/out
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_42
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_5/in_0

End 

Net : buf_data4_16
T_25_18_wire_bram/ram/RDATA_4
T_25_15_sp4_v_t_46
T_22_15_sp4_h_l_11
T_18_15_sp4_h_l_7
T_17_11_sp4_v_t_37
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_7/in_0

End 

Net : n15423
T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g3_1
T_11_16_input_2_4
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : n16473
T_11_11_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_6/in_1

End 

Net : data_idxvec_3
T_21_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_3
T_22_18_sp4_v_t_38
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_2/in_0

T_21_18_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g3_3
T_21_18_wire_logic_cluster/lc_3/in_1

End 

Net : n7_adj_1238_cascade_
T_11_11_wire_logic_cluster/lc_6/ltout
T_11_11_wire_logic_cluster/lc_7/in_2

End 

Net : n16470_cascade_
T_11_11_wire_logic_cluster/lc_0/ltout
T_11_11_wire_logic_cluster/lc_1/in_2

End 

Net : n16485
T_13_12_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_46
T_10_11_sp4_h_l_5
T_11_11_lc_trk_g3_5
T_11_11_wire_logic_cluster/lc_7/in_1

End 

Net : n16482_cascade_
T_13_12_wire_logic_cluster/lc_6/ltout
T_13_12_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata1_15
T_14_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_26_19_sp12_h_l_1
T_25_19_lc_trk_g1_1
T_25_19_wire_bram/ram/WDATA_14

T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_5/in_3

End 

Net : buf_data3_19
T_25_15_wire_bram/ram/RDATA_10
T_17_15_sp12_h_l_1
T_17_15_sp4_h_l_0
T_16_11_sp4_v_t_37
T_15_13_lc_trk_g0_0
T_15_13_wire_logic_cluster/lc_4/in_0

End 

Net : n15460_cascade_
T_20_13_wire_logic_cluster/lc_1/ltout
T_20_13_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_6_3
T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_12_12_sp4_h_l_5
T_13_12_lc_trk_g2_5
T_13_12_wire_logic_cluster/lc_2/in_3

End 

Net : n19_cascade_
T_20_13_wire_logic_cluster/lc_2/ltout
T_20_13_wire_logic_cluster/lc_3/in_2

End 

Net : n27_adj_1173
T_6_13_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g1_3
T_6_14_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_6
T_7_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g3_6
T_6_13_wire_logic_cluster/lc_3/in_0

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_6/in_1

End 

Net : secclk_cnt_4
T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_4/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_4/in_3

End 

Net : data_idxvec_11
T_21_19_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_47
T_22_17_lc_trk_g2_7
T_22_17_input_2_7
T_22_17_wire_logic_cluster/lc_7/in_2

T_21_19_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g1_3
T_21_19_wire_logic_cluster/lc_3/in_1

End 

Net : n13976
T_17_24_wire_logic_cluster/lc_1/cout
T_17_24_wire_logic_cluster/lc_2/in_3

Net : n14026
T_7_15_wire_logic_cluster/lc_1/cout
T_7_15_wire_logic_cluster/lc_2/in_3

Net : M_DCSEL
T_16_20_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_47
T_18_17_sp4_h_l_3
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_2/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_10_20_sp12_h_l_1
T_9_20_sp12_v_t_22
T_9_29_sp4_v_t_36
T_5_33_span4_horz_r_0
T_8_33_lc_trk_g1_4
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_adcdata3_0
T_23_16_wire_logic_cluster/lc_1/out
T_23_5_sp12_v_t_22
T_12_17_sp12_h_l_1
T_11_5_sp12_v_t_22
T_11_8_sp4_v_t_42
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_24_14_sp4_h_l_10
T_25_14_lc_trk_g2_2
T_25_14_wire_bram/ram/WDATA_2

T_23_16_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g3_1
T_23_16_wire_logic_cluster/lc_1/in_1

End 

Net : buf_data4_21
T_25_9_wire_bram/ram/RDATA_12
T_25_9_sp4_h_l_11
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data4_23
T_25_7_wire_bram/ram/RDATA_12
T_25_4_sp4_v_t_46
T_22_8_sp4_h_l_11
T_18_8_sp4_h_l_2
T_17_8_sp4_v_t_39
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data4_17
T_25_17_wire_bram/ram/RDATA_12
T_25_14_sp4_v_t_46
T_22_14_sp4_h_l_5
T_18_14_sp4_h_l_5
T_17_10_sp4_v_t_47
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_4/in_1

End 

Net : n16404_cascade_
T_12_13_wire_logic_cluster/lc_0/ltout
T_12_13_wire_logic_cluster/lc_1/in_2

End 

Net : n10522_cascade_
T_6_14_wire_logic_cluster/lc_2/ltout
T_6_14_wire_logic_cluster/lc_3/in_2

End 

Net : n16407_cascade_
T_12_13_wire_logic_cluster/lc_1/ltout
T_12_13_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data3_17
T_25_17_wire_bram/ram/RDATA_10
T_17_17_sp12_h_l_1
T_16_5_sp12_v_t_22
T_16_10_sp4_v_t_40
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_7/in_3

End 

Net : buf_data3_20
T_25_10_wire_bram/ram/RDATA_2
T_17_10_sp12_h_l_1
T_16_10_sp12_v_t_22
T_16_11_sp4_v_t_44
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data3_22
T_25_8_wire_bram/ram/RDATA_2
T_17_8_sp12_h_l_1
T_16_8_sp12_v_t_22
T_16_11_sp4_v_t_42
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_14
T_7_14_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g2_6
T_6_13_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g1_6
T_7_14_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_0_2
T_14_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_41
T_16_14_sp4_h_l_9
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_8
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_39
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_8
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_39
T_20_17_sp4_v_t_39
T_20_21_sp4_v_t_39
T_19_22_lc_trk_g2_7
T_19_22_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_8
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_39
T_20_17_sp4_v_t_39
T_20_20_lc_trk_g0_7
T_20_20_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_8
T_17_17_sp4_h_l_8
T_20_13_sp4_v_t_39
T_20_17_sp4_v_t_39
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g0_0
T_14_17_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_8
T_16_17_sp4_v_t_36
T_16_21_lc_trk_g0_1
T_16_21_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_sp4_h_l_8
T_16_17_sp4_v_t_36
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data4_14
T_25_20_wire_bram/ram/RDATA_4
T_25_17_sp4_v_t_46
T_22_17_sp4_h_l_5
T_18_17_sp4_h_l_5
T_17_13_sp4_v_t_40
T_16_15_lc_trk_g0_5
T_16_15_input_2_1
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : buf_dds_2
T_22_16_wire_logic_cluster/lc_5/out
T_23_16_lc_trk_g0_5
T_23_16_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_43
T_20_15_sp4_h_l_6
T_19_15_lc_trk_g1_6
T_19_15_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/in_1

End 

Net : n4207
T_23_16_wire_logic_cluster/lc_5/out
T_24_15_sp4_v_t_43
T_21_15_sp4_h_l_0
T_20_15_sp4_v_t_43
T_19_17_lc_trk_g1_6
T_19_17_input_2_5
T_19_17_wire_logic_cluster/lc_5/in_2

End 

Net : buf_data3_21
T_25_9_wire_bram/ram/RDATA_10
T_17_9_sp12_h_l_1
T_17_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_11_2
T_14_13_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_38
T_14_11_lc_trk_g0_3
T_14_11_input_2_1
T_14_11_wire_logic_cluster/lc_1/in_2

End 

Net : secclk_cnt_10
T_7_14_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g3_2
T_6_13_input_2_3
T_6_13_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_2/in_1

End 

Net : buf_dds_6
T_16_20_wire_logic_cluster/lc_2/out
T_11_20_sp12_h_l_0
T_20_20_lc_trk_g1_4
T_20_20_input_2_1
T_20_20_wire_logic_cluster/lc_1/in_2

T_16_20_wire_logic_cluster/lc_2/out
T_16_19_sp4_v_t_36
T_16_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_19_15_lc_trk_g2_4
T_19_15_wire_logic_cluster/lc_7/in_3

T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_11_1
T_14_13_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_40
T_15_14_sp4_h_l_11
T_16_14_lc_trk_g3_3
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

End 

Net : buf_data4_2
T_25_12_wire_bram/ram/RDATA_4
T_26_9_sp4_v_t_47
T_23_13_sp4_h_l_10
T_19_13_sp4_h_l_10
T_15_13_sp4_h_l_10
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_7_2
T_14_14_wire_logic_cluster/lc_6/out
T_5_14_sp12_h_l_0
T_11_14_lc_trk_g0_7
T_11_14_wire_logic_cluster/lc_1/in_0

End 

Net : n4302
T_9_11_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_5/in_1

End 

Net : n9694
T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_16_14_sp4_v_t_44
T_16_10_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_16_14_sp4_v_t_44
T_16_10_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_5/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_13_22_sp4_h_l_11
T_12_18_sp4_v_t_41
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_6/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_5/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_7/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_16_14_sp4_v_t_44
T_16_10_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_4/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_13_22_sp4_h_l_11
T_12_18_sp4_v_t_41
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_13_22_sp4_h_l_11
T_12_18_sp4_v_t_41
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_13_22_sp4_h_l_11
T_12_18_sp4_v_t_41
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_13_22_sp4_h_l_11
T_12_18_sp4_v_t_41
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_21_lc_trk_g3_2
T_9_21_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_4/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_9_10_sp12_v_t_22
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_4/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_7/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_46
T_16_15_sp4_v_t_42
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_46
T_16_15_sp4_v_t_42
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_4/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_13_sp12_v_t_22
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_46
T_13_19_sp4_h_l_11
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_13_sp12_v_t_22
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_13_sp12_v_t_22
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_5/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_10_22_sp12_h_l_1
T_11_22_lc_trk_g1_5
T_11_22_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_6/in_3

End 

Net : n15156_cascade_
T_16_22_wire_logic_cluster/lc_2/ltout
T_16_22_wire_logic_cluster/lc_3/in_2

End 

Net : comm_buf_5_7
T_9_12_wire_logic_cluster/lc_7/out
T_7_12_sp12_h_l_1
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : n14_adj_1198
T_18_14_wire_logic_cluster/lc_6/out
T_18_14_sp4_h_l_1
T_21_14_sp4_v_t_36
T_21_18_sp4_v_t_41
T_21_20_lc_trk_g2_4
T_21_20_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_6/out
T_18_14_sp4_h_l_1
T_21_14_sp4_v_t_36
T_21_18_lc_trk_g0_1
T_21_18_wire_logic_cluster/lc_1/in_0

End 

Net : n14_adj_1196
T_18_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_9
T_21_16_sp4_v_t_39
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_4/in_0

T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_19_19_sp4_h_l_1
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.iclk_N_802
T_18_12_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_37
T_19_10_sp4_h_l_5
T_23_10_sp4_h_l_5
T_22_10_lc_trk_g1_5
T_22_10_wire_logic_cluster/lc_5/s_r

End 

Net : n13975
T_17_24_wire_logic_cluster/lc_0/cout
T_17_24_wire_logic_cluster/lc_1/in_3

Net : n14025
T_7_15_wire_logic_cluster/lc_0/cout
T_7_15_wire_logic_cluster/lc_1/in_3

Net : secclk_cnt_5
T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g0_5
T_6_14_wire_logic_cluster/lc_0/in_3

End 

Net : data_idxvec_12
T_21_19_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_44
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_0/in_3

T_21_19_wire_logic_cluster/lc_4/out
T_21_19_lc_trk_g2_4
T_21_19_input_2_4
T_21_19_wire_logic_cluster/lc_4/in_2

End 

Net : buf_data4_22
T_25_8_wire_bram/ram/RDATA_4
T_25_8_sp4_h_l_11
T_24_8_sp4_v_t_40
T_21_12_sp4_h_l_5
T_17_12_sp4_h_l_5
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data3_3
T_25_11_wire_bram/ram/RDATA_10
T_24_11_sp4_h_l_2
T_20_11_sp4_h_l_10
T_16_11_sp4_h_l_6
T_15_11_sp4_v_t_43
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VAC3.n9514_cascade_
T_14_22_wire_logic_cluster/lc_2/ltout
T_14_22_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VAC3.n10744
T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_12_21_sp4_h_l_8
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_12_21_sp4_h_l_8
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_12_21_sp4_h_l_8
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_12_21_sp4_h_l_8
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_12_21_sp4_h_l_8
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_12_21_sp4_h_l_8
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_12_21_sp4_h_l_8
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_12_21_sp4_h_l_8
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

End 

Net : n14_adj_1206
T_18_19_wire_logic_cluster/lc_0/out
T_18_19_sp4_h_l_5
T_22_19_sp4_h_l_1
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_6/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_41
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata4_6
T_9_18_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_36
T_9_11_sp4_v_t_36
T_8_12_lc_trk_g2_4
T_8_12_wire_bram/ram/WDATA_4

T_9_18_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_36
T_9_11_sp4_v_t_36
T_10_11_sp4_h_l_1
T_9_11_lc_trk_g1_1
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

T_9_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata2_21
T_24_13_wire_logic_cluster/lc_7/out
T_25_12_sp4_v_t_47
T_25_8_sp4_v_t_43
T_25_9_lc_trk_g3_3
T_25_9_wire_bram/ram/WDATA_8

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_lc_trk_g1_7
T_24_13_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata1_5
T_9_17_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_43
T_9_11_sp4_v_t_44
T_8_13_lc_trk_g0_2
T_8_13_wire_bram/ram/WDATA_14

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata2_10
T_21_22_wire_logic_cluster/lc_0/out
T_22_22_sp4_h_l_0
T_25_22_sp4_v_t_37
T_25_24_lc_trk_g2_0
T_25_24_wire_bram/ram/WDATA_0

T_21_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata2_1
T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_25_12_sp4_v_t_39
T_25_13_lc_trk_g3_7
T_25_13_wire_bram/ram/WDATA_8

T_23_12_wire_logic_cluster/lc_5/out
T_23_12_lc_trk_g3_5
T_23_12_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata4_5
T_9_18_wire_logic_cluster/lc_2/out
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_40
T_8_13_lc_trk_g1_5
T_8_13_wire_bram/ram/WDATA_12

T_9_18_wire_logic_cluster/lc_2/out
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_40
T_9_12_lc_trk_g2_0
T_9_12_input_2_2
T_9_12_wire_logic_cluster/lc_2/in_2

T_9_18_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g1_2
T_9_18_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata4_4
T_10_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_14_lc_trk_g1_5
T_8_14_wire_bram/ram/WDATA_4

T_10_11_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_0/in_1

T_10_11_wire_logic_cluster/lc_0/out
T_10_11_lc_trk_g1_0
T_10_11_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata1_7
T_9_18_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_37
T_9_10_sp4_v_t_38
T_8_11_lc_trk_g2_6
T_8_11_wire_bram/ram/WDATA_14

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata2_23
T_24_12_wire_logic_cluster/lc_7/out
T_25_10_sp4_v_t_42
T_25_6_sp4_v_t_38
T_25_7_lc_trk_g2_6
T_25_7_wire_bram/ram/WDATA_8

T_24_12_wire_logic_cluster/lc_7/out
T_24_12_lc_trk_g1_7
T_24_12_wire_logic_cluster/lc_7/in_3

End 

Net : buf_data3_1
T_25_13_wire_bram/ram/RDATA_10
T_17_13_sp12_h_l_1
T_17_13_sp4_h_l_0
T_16_9_sp4_v_t_40
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_6/in_3

End 

Net : buf_data3_7
T_8_11_wire_bram/ram/RDATA_10
T_8_11_sp12_h_l_1
T_16_11_sp4_h_l_8
T_15_11_sp4_v_t_45
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_0/in_3

End 

Net : buf_data4_18
T_25_16_wire_bram/ram/RDATA_4
T_26_12_sp4_v_t_42
T_23_12_sp4_h_l_1
T_19_12_sp4_h_l_9
T_15_12_sp4_h_l_0
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_3/in_3

End 

Net : n15402
T_18_16_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_44
T_15_15_sp4_h_l_9
T_14_15_lc_trk_g0_1
T_14_15_wire_logic_cluster/lc_1/in_0

End 

Net : n15147
T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_17_17_sp4_v_t_41
T_18_17_sp4_h_l_4
T_21_13_sp4_v_t_47
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_17_17_sp4_v_t_41
T_18_17_sp4_h_l_4
T_21_13_sp4_v_t_47
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_4/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_16_22_sp4_h_l_11
T_20_22_sp4_h_l_7
T_23_18_sp4_v_t_42
T_23_14_sp4_v_t_42
T_23_16_lc_trk_g2_7
T_23_16_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_16_22_sp4_h_l_11
T_20_22_sp4_h_l_7
T_23_18_sp4_v_t_42
T_23_14_sp4_v_t_42
T_23_16_lc_trk_g2_7
T_23_16_wire_logic_cluster/lc_3/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_17_17_sp4_v_t_41
T_18_17_sp4_h_l_4
T_22_17_sp4_h_l_0
T_23_17_lc_trk_g2_0
T_23_17_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_16_22_sp4_h_l_11
T_20_22_sp4_h_l_7
T_23_18_sp4_v_t_42
T_23_14_sp4_v_t_42
T_23_16_lc_trk_g2_7
T_23_16_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_18_21_sp4_h_l_1
T_21_17_sp4_v_t_36
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_16_22_sp4_h_l_11
T_20_22_sp4_h_l_7
T_23_18_sp4_v_t_42
T_22_20_lc_trk_g0_7
T_22_20_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_18_21_sp4_h_l_1
T_22_21_sp4_h_l_1
T_22_21_lc_trk_g1_4
T_22_21_wire_logic_cluster/lc_0/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_45
T_11_14_sp4_v_t_46
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_45
T_11_14_sp4_v_t_46
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_3/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_15_18_sp4_v_t_38
T_15_14_sp4_v_t_43
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_45
T_12_18_sp4_h_l_8
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_0/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_17_17_sp4_v_t_41
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_4/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_3
T_17_17_sp4_v_t_44
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_5/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_38
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_38
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_38
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_15_18_sp4_v_t_38
T_15_14_sp4_v_t_43
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_45
T_12_18_sp4_h_l_8
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_3
T_17_17_sp4_v_t_44
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_13_19_sp4_v_t_39
T_13_15_sp4_v_t_47
T_13_16_lc_trk_g2_7
T_13_16_wire_logic_cluster/lc_3/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_16_22_sp4_h_l_3
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_14_21_sp4_h_l_3
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_5/in_0

End 

Net : buf_adcdata4_13
T_15_21_wire_logic_cluster/lc_4/out
T_16_21_sp12_h_l_0
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_16_21_sp12_h_l_0
T_25_21_lc_trk_g0_4
T_25_21_wire_bram/ram/WDATA_12

T_15_21_wire_logic_cluster/lc_4/out
T_16_21_sp12_h_l_0
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_4/in_3

End 

Net : n15344
T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_15_22_sp4_h_l_0
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_5/s_r

End 

Net : n4204
T_20_19_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_38
T_21_19_sp4_v_t_43
T_21_21_lc_trk_g2_6
T_21_21_wire_logic_cluster/lc_1/in_1

End 

Net : n10
T_6_15_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g0_1
T_6_14_wire_logic_cluster/lc_2/in_1

End 

Net : secclk_cnt_17
T_7_15_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_5_1
T_9_14_wire_logic_cluster/lc_0/out
T_9_14_sp4_h_l_5
T_12_10_sp4_v_t_46
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_3_9_0_
T_7_15_wire_logic_cluster/carry_in_mux/cout
T_7_15_wire_logic_cluster/lc_0/in_3

Net : bfn_13_18_0_
T_17_24_wire_logic_cluster/carry_in_mux/cout
T_17_24_wire_logic_cluster/lc_0/in_3

Net : comm_buf_6_4
T_15_13_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_38
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_6_5
T_15_13_wire_logic_cluster/lc_2/out
T_15_11_sp12_v_t_23
T_4_11_sp12_h_l_0
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_2_0
T_10_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_7
T_13_8_sp4_v_t_36
T_12_11_lc_trk_g2_4
T_12_11_wire_logic_cluster/lc_7/in_1

End 

Net : comm_buf_0_5
T_13_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_9
T_21_17_sp4_h_l_5
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_9_sp4_v_t_44
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_9
T_21_17_sp4_h_l_0
T_20_17_sp4_v_t_37
T_20_21_sp4_v_t_38
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_7/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_9
T_21_17_sp4_h_l_0
T_20_17_sp4_v_t_37
T_19_20_lc_trk_g2_5
T_19_20_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_9
T_21_17_sp4_h_l_0
T_20_17_sp4_v_t_37
T_19_19_lc_trk_g1_0
T_19_19_input_2_7
T_19_19_wire_logic_cluster/lc_7/in_2

T_13_17_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata3_12
T_22_20_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_45
T_23_22_sp4_h_l_8
T_25_22_lc_trk_g3_5
T_25_22_wire_bram/ram/WDATA_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_45
T_19_18_sp4_h_l_2
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_4/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g2_0
T_22_20_input_2_0
T_22_20_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata3_13
T_21_20_wire_logic_cluster/lc_1/out
T_22_17_sp4_v_t_43
T_23_21_sp4_h_l_6
T_25_21_lc_trk_g3_3
T_25_21_wire_bram/ram/WDATA_10

T_21_20_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g3_1
T_20_19_wire_logic_cluster/lc_1/in_3

T_21_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata2_7
T_9_15_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_41
T_6_11_sp4_h_l_10
T_8_11_lc_trk_g3_7
T_8_11_wire_bram/ram/WDATA_8

T_9_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g0_2
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata2_6
T_9_15_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_42
T_6_12_sp4_h_l_7
T_8_12_lc_trk_g2_2
T_8_12_wire_bram/ram/WDATA_0

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g2_1
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata2_5
T_9_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_45
T_6_13_sp4_h_l_2
T_8_13_lc_trk_g3_7
T_8_13_wire_bram/ram/WDATA_8

T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata2_11
T_22_24_wire_logic_cluster/lc_3/out
T_22_23_sp4_v_t_38
T_23_23_sp4_h_l_3
T_25_23_lc_trk_g2_6
T_25_23_wire_bram/ram/WDATA_8

T_22_24_wire_logic_cluster/lc_3/out
T_22_24_lc_trk_g1_3
T_22_24_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata2_12
T_23_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_44
T_24_22_sp4_h_l_3
T_25_22_lc_trk_g3_3
T_25_22_wire_bram/ram/WDATA_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_19_lc_trk_g1_6
T_23_19_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata1_14
T_21_20_wire_logic_cluster/lc_3/out
T_21_20_sp4_h_l_11
T_25_20_sp4_h_l_11
T_25_20_lc_trk_g0_6
T_25_20_wire_bram/ram/WDATA_6

T_21_20_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata2_18
T_23_18_wire_logic_cluster/lc_1/out
T_24_16_sp4_v_t_46
T_25_16_sp4_h_l_11
T_25_16_lc_trk_g0_6
T_25_16_wire_bram/ram/WDATA_0

T_23_18_wire_logic_cluster/lc_1/out
T_23_18_lc_trk_g0_1
T_23_18_input_2_1
T_23_18_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata2_20
T_24_12_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_41
T_25_10_sp4_h_l_4
T_25_10_lc_trk_g1_1
T_25_10_wire_bram/ram/WDATA_0

T_24_12_wire_logic_cluster/lc_6/out
T_24_12_lc_trk_g3_6
T_24_12_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata3_4
T_10_17_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_38
T_7_14_sp4_h_l_9
T_8_14_lc_trk_g3_1
T_8_14_wire_bram/ram/WDATA_2

T_10_17_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_38
T_11_14_sp4_h_l_8
T_10_14_lc_trk_g0_0
T_10_14_input_2_4
T_10_14_wire_logic_cluster/lc_4/in_2

T_10_17_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g1_7
T_10_17_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata1_12
T_23_21_wire_logic_cluster/lc_7/out
T_23_18_sp4_v_t_38
T_24_22_sp4_h_l_9
T_25_22_lc_trk_g3_1
T_25_22_wire_bram/ram/WDATA_6

T_23_21_wire_logic_cluster/lc_7/out
T_23_21_lc_trk_g1_7
T_23_21_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata2_19
T_23_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_46
T_25_15_sp4_h_l_11
T_25_15_lc_trk_g0_6
T_25_15_wire_bram/ram/WDATA_8

T_23_17_wire_logic_cluster/lc_1/out
T_23_17_lc_trk_g1_1
T_23_17_wire_logic_cluster/lc_1/in_1

End 

Net : buf_data3_2
T_25_12_wire_bram/ram/RDATA_2
T_17_12_sp12_h_l_1
T_5_12_sp12_h_l_1
T_15_12_lc_trk_g1_6
T_15_12_wire_logic_cluster/lc_5/in_0

End 

Net : n16440_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : n15399_cascade_
T_14_15_wire_logic_cluster/lc_6/ltout
T_14_15_wire_logic_cluster/lc_7/in_2

End 

Net : n16443
T_11_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_4_1
T_10_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_0
T_12_11_sp4_v_t_43
T_12_13_lc_trk_g3_6
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : comm_buf_5_4
T_9_12_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_43
T_11_13_sp4_h_l_0
T_14_13_sp4_v_t_37
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_10_5
T_16_16_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_10_7
T_15_15_wire_logic_cluster/lc_3/out
T_9_15_sp12_h_l_1
T_11_15_sp4_h_l_2
T_14_11_sp4_v_t_39
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_4/in_1

End 

Net : n16494_cascade_
T_14_12_wire_logic_cluster/lc_4/ltout
T_14_12_wire_logic_cluster/lc_5/in_2

End 

Net : n16497
T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data2_6
T_8_12_wire_bram/ram/RDATA_0
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_4/in_0

End 

Net : buf_control_5
T_19_19_wire_logic_cluster/lc_7/out
T_19_16_sp4_v_t_38
T_19_17_lc_trk_g2_6
T_19_17_input_2_4
T_19_17_wire_logic_cluster/lc_4/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g1_7
T_19_19_wire_logic_cluster/lc_7/in_1

End 

Net : secclk_cnt_9
T_7_14_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_1/in_1

End 

Net : n14_adj_1215
T_23_18_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_44
T_20_15_sp4_h_l_9
T_21_15_lc_trk_g3_1
T_21_15_input_2_4
T_21_15_wire_logic_cluster/lc_4/in_2

T_23_18_wire_logic_cluster/lc_2/out
T_18_18_sp12_h_l_0
T_21_18_lc_trk_g1_0
T_21_18_wire_logic_cluster/lc_3/in_0

End 

Net : buf_data4_6
T_8_12_wire_bram/ram/RDATA_4
T_8_9_sp4_v_t_46
T_9_13_sp4_h_l_11
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_5/in_0

End 

Net : comm_buf_8_6
T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_11_12_sp4_h_l_3
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_6/in_1

End 

Net : bit_cnt_0
T_13_16_wire_logic_cluster/lc_7/out
T_13_16_sp4_h_l_3
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_sp4_h_l_3
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_3/in_1

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_sp4_h_l_3
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_2/in_1

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_sp4_h_l_3
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g2_5
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_sp4_h_l_3
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data3_13
T_25_21_wire_bram/ram/RDATA_10
T_25_14_sp12_v_t_22
T_14_14_sp12_h_l_1
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data4_1
T_25_13_wire_bram/ram/RDATA_12
T_19_13_sp12_h_l_1
T_7_13_sp12_h_l_1
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data4_19
T_25_15_wire_bram/ram/RDATA_12
T_19_15_sp12_h_l_1
T_7_15_sp12_h_l_1
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_7_3
T_14_14_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g0_1
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data1_5
T_8_13_wire_bram/ram/RDATA_14
T_8_10_sp4_v_t_42
T_9_14_sp4_h_l_1
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_6/in_0

End 

Net : n4147_cascade_
T_10_14_wire_logic_cluster/lc_6/ltout
T_10_14_wire_logic_cluster/lc_7/in_2

End 

Net : n8576
T_24_14_wire_logic_cluster/lc_3/out
T_24_13_sp4_v_t_38
T_21_13_sp4_h_l_9
T_20_9_sp4_v_t_39
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_3/out
T_24_13_sp4_v_t_38
T_21_13_sp4_h_l_9
T_20_9_sp4_v_t_39
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_3/out
T_24_14_sp4_h_l_11
T_20_14_sp4_h_l_7
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_1/cen

T_24_14_wire_logic_cluster/lc_3/out
T_24_14_sp4_h_l_11
T_20_14_sp4_h_l_7
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_1/cen

End 

Net : n15397
T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_5/in_1

End 

Net : n15451_cascade_
T_14_12_wire_logic_cluster/lc_6/ltout
T_14_12_wire_logic_cluster/lc_7/in_2

End 

Net : n8561
T_17_14_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_46
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_46
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_0/cen

End 

Net : buf_data4_4
T_8_14_wire_bram/ram/RDATA_4
T_8_13_sp4_v_t_38
T_9_13_sp4_h_l_3
T_13_13_sp4_h_l_3
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data3_4
T_8_14_wire_bram/ram/RDATA_2
T_9_12_sp4_v_t_38
T_10_12_sp4_h_l_3
T_14_12_sp4_h_l_6
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_3/in_1

End 

Net : bit_cnt_1
T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_17_18_sp4_h_l_5
T_20_14_sp4_v_t_40
T_19_16_lc_trk_g0_5
T_19_16_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_1/in_3

End 

Net : n15640
T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_24_16_lc_trk_g1_3
T_24_16_wire_logic_cluster/lc_0/in_0

End 

Net : buf_dds_13
T_20_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_2/out
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_3/in_3

T_20_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data2_7
T_8_11_wire_bram/ram/RDATA_8
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_7/in_3

End 

Net : acadc_skipcnt_6
T_17_23_wire_logic_cluster/lc_5/out
T_18_19_sp4_v_t_46
T_18_20_lc_trk_g3_6
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

T_17_23_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_5/in_1

End 

Net : buf_data4_7
T_8_11_wire_bram/ram/RDATA_12
T_8_11_sp4_h_l_11
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_14_13_lc_trk_g1_2
T_14_13_wire_logic_cluster/lc_6/in_3

End 

Net : buf_dds_5
T_20_15_wire_logic_cluster/lc_2/out
T_20_13_sp12_v_t_23
T_20_19_lc_trk_g3_4
T_20_19_input_2_1
T_20_19_wire_logic_cluster/lc_1/in_2

T_20_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g3_2
T_19_15_wire_logic_cluster/lc_6/in_3

End 

Net : data_count_2
T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2
T_25_8_upADDR_2
T_25_8_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_20_22_sp12_v_t_23
T_9_22_sp12_h_l_0
T_8_10_sp12_v_t_23
T_8_14_lc_trk_g3_0
T_8_14_input0_5
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_20_22_sp12_v_t_23
T_9_22_sp12_h_l_0
T_8_10_sp12_v_t_23
T_8_14_lc_trk_g3_0
T_8_14_input0_5
T_8_14_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_20_24_lc_trk_g1_2
T_20_24_wire_logic_cluster/lc_2/in_1

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2

T_20_24_wire_logic_cluster/lc_2/out
T_21_23_sp4_v_t_37
T_22_23_sp4_h_l_5
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2

End 

Net : data_count_3
T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3
T_25_8_upADDR_3
T_25_8_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_20_23_sp12_v_t_22
T_9_23_sp12_h_l_1
T_8_11_sp12_v_t_22
T_8_10_sp4_v_t_46
T_8_14_lc_trk_g1_3
T_8_14_input0_4
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_20_23_sp12_v_t_22
T_9_23_sp12_h_l_1
T_8_11_sp12_v_t_22
T_8_10_sp4_v_t_46
T_8_14_lc_trk_g1_3
T_8_14_input0_4
T_8_14_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_3/in_1

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3

T_20_24_wire_logic_cluster/lc_3/out
T_21_23_sp4_v_t_39
T_22_23_sp4_h_l_2
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3

End 

Net : comm_buf_9_6
T_16_12_wire_logic_cluster/lc_1/out
T_12_12_sp12_h_l_1
T_12_12_lc_trk_g0_2
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

End 

Net : buf_data3_5
T_8_13_wire_bram/ram/RDATA_10
T_8_12_sp4_v_t_42
T_9_12_sp4_h_l_7
T_13_12_sp4_h_l_7
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data1_4
T_8_14_wire_bram/ram/RDATA_6
T_4_14_sp12_h_l_1
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_4/in_0

End 

Net : n4148_cascade_
T_10_14_wire_logic_cluster/lc_4/ltout
T_10_14_wire_logic_cluster/lc_5/in_2

End 

Net : n8272
T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_12_19_sp4_h_l_9
T_15_19_sp4_v_t_39
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_12_19_sp4_h_l_9
T_15_19_sp4_v_t_39
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_12_19_sp4_h_l_9
T_15_19_sp4_v_t_39
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_12_19_sp4_h_l_9
T_15_19_sp4_v_t_39
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_12_19_sp4_h_l_9
T_16_19_sp4_h_l_5
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_12_19_sp4_h_l_9
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_37
T_11_18_sp4_h_l_0
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_11_16_sp4_h_l_8
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_12_19_sp4_h_l_9
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_37
T_11_18_sp4_h_l_0
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_37
T_11_18_sp4_h_l_0
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_12_19_sp4_h_l_9
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_37
T_11_18_sp4_h_l_0
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_8
T_15_20_sp4_h_l_4
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_11_16_sp4_h_l_8
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_11_16_sp4_h_l_8
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_11_16_sp4_h_l_8
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_41
T_11_22_lc_trk_g0_1
T_11_22_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_45
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_44
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g3_4
T_11_21_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g3_4
T_11_21_wire_logic_cluster/lc_4/in_3

End 

Net : n15168_cascade_
T_10_20_wire_logic_cluster/lc_3/ltout
T_10_20_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_11_0
T_14_13_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_3/in_0

End 

Net : n4216
T_21_21_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_0/in_0

End 

Net : data_count_1
T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1
T_25_8_upADDR_1
T_25_8_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_21_sp12_v_t_22
T_9_21_sp12_h_l_1
T_8_9_sp12_v_t_22
T_8_14_lc_trk_g2_6
T_8_14_input0_6
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_21_sp12_v_t_22
T_9_21_sp12_h_l_1
T_8_9_sp12_v_t_22
T_8_14_lc_trk_g2_6
T_8_14_input0_6
T_8_14_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_24_lc_trk_g3_1
T_20_24_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_22_sp4_v_t_47
T_21_26_sp4_h_l_4
T_25_26_sp4_h_l_7
T_25_26_lc_trk_g0_2
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1

End 

Net : data_count_5
T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5
T_25_8_upADDR_5
T_25_8_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_17_sp12_v_t_22
T_9_17_sp12_h_l_1
T_9_17_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_14_lc_trk_g2_0
T_8_14_input0_2
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_17_sp12_v_t_22
T_9_17_sp12_h_l_1
T_9_17_sp4_h_l_0
T_8_13_sp4_v_t_40
T_8_14_lc_trk_g2_0
T_8_14_input0_2
T_8_14_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5

T_20_24_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g1_5
T_20_24_wire_logic_cluster/lc_5/in_1

T_20_24_wire_logic_cluster/lc_5/out
T_20_22_sp4_v_t_39
T_21_26_sp4_h_l_8
T_25_26_sp4_h_l_4
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5

End 

Net : data_count_8
T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8
T_25_8_upADDR_8
T_25_8_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_21_sp12_v_t_23
T_9_21_sp12_h_l_0
T_8_9_sp12_v_t_23
T_8_14_lc_trk_g2_7
T_8_14_input2_7
T_8_14_wire_bram/ram/WADDR_8
T_8_12_upADDR_8
T_8_12_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_21_sp12_v_t_23
T_9_21_sp12_h_l_0
T_8_9_sp12_v_t_23
T_8_14_lc_trk_g2_7
T_8_14_input2_7
T_8_14_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_40
T_21_26_sp4_h_l_5
T_25_26_sp4_h_l_8
T_25_26_lc_trk_g0_5
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8

T_20_25_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_0/in_1

End 

Net : data_count_0
T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0
T_25_8_upADDR_0
T_25_8_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_12_sp12_v_t_23
T_9_24_sp12_h_l_0
T_8_12_sp12_v_t_23
T_8_14_lc_trk_g3_4
T_8_14_input0_7
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_lc_trk_g3_0
T_20_24_wire_logic_cluster/lc_0/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_20_12_sp12_v_t_23
T_9_24_sp12_h_l_0
T_8_12_sp12_v_t_23
T_8_14_lc_trk_g3_4
T_8_14_input0_7
T_8_14_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_22_sp4_v_t_45
T_21_26_sp4_h_l_2
T_25_26_sp4_h_l_10
T_25_26_lc_trk_g0_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0

End 

Net : data_count_7
T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7
T_25_8_upADDR_7
T_25_8_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_19_sp12_v_t_22
T_9_19_sp12_h_l_1
T_8_7_sp12_v_t_22
T_8_14_lc_trk_g2_2
T_8_14_input0_0
T_8_14_wire_bram/ram/WADDR_7
T_8_12_upADDR_7
T_8_12_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_19_sp12_v_t_22
T_9_19_sp12_h_l_1
T_8_7_sp12_v_t_22
T_8_14_lc_trk_g2_2
T_8_14_input0_0
T_8_14_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_43
T_21_26_sp4_h_l_0
T_25_26_sp4_h_l_0
T_25_26_lc_trk_g1_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7

T_20_24_wire_logic_cluster/lc_7/out
T_20_24_lc_trk_g3_7
T_20_24_wire_logic_cluster/lc_7/in_1

End 

Net : data_count_6
T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6
T_25_8_upADDR_6
T_25_8_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_8_6_sp12_v_t_23
T_8_12_sp4_v_t_39
T_8_14_lc_trk_g3_2
T_8_14_input0_1
T_8_14_wire_bram/ram/WADDR_6
T_8_12_upADDR_6
T_8_12_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_8_6_sp12_v_t_23
T_8_12_sp4_v_t_39
T_8_14_lc_trk_g3_2
T_8_14_input0_1
T_8_14_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_22_sp4_v_t_41
T_21_26_sp4_h_l_10
T_25_26_sp4_h_l_1
T_25_26_lc_trk_g1_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6

T_20_24_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g1_6
T_20_24_wire_logic_cluster/lc_6/in_1

End 

Net : data_count_4
T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4
T_25_8_upADDR_4
T_25_8_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_13_24_sp12_h_l_0
T_12_12_sp12_v_t_23
T_12_18_sp4_v_t_39
T_12_14_sp4_v_t_39
T_9_14_sp4_h_l_2
T_8_14_lc_trk_g1_2
T_8_14_input0_3
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_13_24_sp12_h_l_0
T_12_12_sp12_v_t_23
T_12_18_sp4_v_t_39
T_12_14_sp4_v_t_39
T_9_14_sp4_h_l_2
T_8_14_lc_trk_g1_2
T_8_14_input0_3
T_8_14_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_20_24_lc_trk_g3_4
T_20_24_wire_logic_cluster/lc_4/in_1

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_7
T_26_26_sp4_h_l_3
T_25_26_lc_trk_g0_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4

End 

Net : n4814_cascade_
T_17_15_wire_logic_cluster/lc_1/ltout
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : n8129
T_24_15_wire_logic_cluster/lc_1/out
T_25_15_sp4_h_l_2
T_24_11_sp4_v_t_42
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

End 

Net : n12649
T_20_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_40
T_20_13_lc_trk_g2_0
T_20_13_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_40
T_20_13_lc_trk_g2_0
T_20_13_input_2_4
T_20_13_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_7_4
T_14_14_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_3/in_0

End 

Net : comm_buf_0_6
T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_13_16_sp4_h_l_9
T_16_12_sp4_v_t_38
T_13_12_sp4_h_l_3
T_12_12_lc_trk_g1_3
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_19_16_sp4_h_l_7
T_22_16_sp4_v_t_37
T_22_20_lc_trk_g0_0
T_22_20_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_19_16_sp4_h_l_7
T_22_16_sp4_v_t_37
T_22_17_lc_trk_g2_5
T_22_17_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_19_sp4_h_l_9
T_19_15_sp4_v_t_44
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_3_0
T_11_13_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_7/in_0

End 

Net : n25_cascade_
T_6_14_wire_logic_cluster/lc_0/ltout
T_6_14_wire_logic_cluster/lc_1/in_2

End 

Net : n13965
T_20_23_wire_logic_cluster/lc_6/cout
T_20_23_wire_logic_cluster/lc_7/in_3

End 

Net : n14023
T_7_14_wire_logic_cluster/lc_6/cout
T_7_14_wire_logic_cluster/lc_7/in_3

Net : n13973
T_17_23_wire_logic_cluster/lc_6/cout
T_17_23_wire_logic_cluster/lc_7/in_3

Net : secclk_cnt_15
T_7_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_7/in_1

End 

Net : n16455
T_14_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_2/in_1

End 

Net : n16452_cascade_
T_14_15_wire_logic_cluster/lc_4/ltout
T_14_15_wire_logic_cluster/lc_5/in_2

End 

Net : data_idxvec_5
T_21_18_wire_logic_cluster/lc_5/out
T_21_17_sp4_v_t_42
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_6/in_1

T_21_18_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_2_1
T_10_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_40
T_11_13_sp4_h_l_5
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_0/in_0

End 

Net : secclk_cnt_8
T_7_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_0/in_1

End 

Net : n4303_cascade_
T_9_12_wire_logic_cluster/lc_2/ltout
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : n4304_cascade_
T_9_12_wire_logic_cluster/lc_0/ltout
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data3_6
T_8_12_wire_bram/ram/RDATA_2
T_9_12_sp4_h_l_10
T_13_12_sp4_h_l_10
T_15_12_lc_trk_g2_7
T_15_12_wire_logic_cluster/lc_1/in_0

End 

Net : buf_control_4
T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_3

End 

Net : data_idxvec_0
T_21_17_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g0_0
T_21_18_input_2_0
T_21_18_wire_logic_cluster/lc_0/in_2

T_21_17_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g1_0
T_21_17_wire_logic_cluster/lc_1/in_0

End 

Net : n16416_cascade_
T_11_11_wire_logic_cluster/lc_4/ltout
T_11_11_wire_logic_cluster/lc_5/in_2

End 

Net : n16419_cascade_
T_11_11_wire_logic_cluster/lc_5/ltout
T_11_11_wire_logic_cluster/lc_6/in_2

End 

Net : comm_buf_5_3
T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_12_14_sp4_v_t_41
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : n4205
T_18_18_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_45
T_18_16_lc_trk_g2_0
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_9_adj_1067
T_7_16_wire_logic_cluster/lc_2/out
T_7_14_sp12_v_t_23
T_8_14_sp12_h_l_0
T_20_14_sp12_h_l_0
T_25_14_sp4_h_l_7
T_24_10_sp4_v_t_42
T_23_12_lc_trk_g0_7
T_23_12_input_2_5
T_23_12_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g0_2
T_7_16_input_2_2
T_7_16_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_9_2
T_16_12_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_39
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g1_0
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : n60
T_23_16_wire_logic_cluster/lc_0/out
T_24_16_sp4_h_l_0
T_20_16_sp4_h_l_3
T_16_16_sp4_h_l_6
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_5/in_1

End 

Net : comm_spi.bit_cnt_3
T_21_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_4/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_5/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_3/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_18_13_sp12_h_l_0
T_18_13_lc_trk_g0_3
T_18_13_wire_logic_cluster/lc_0/in_3

End 

Net : n16509
T_13_12_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_input_2_2
T_12_11_wire_logic_cluster/lc_2/in_2

End 

Net : n16506_cascade_
T_13_12_wire_logic_cluster/lc_0/ltout
T_13_12_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_8_2
T_15_12_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_42
T_12_11_sp4_h_l_7
T_13_11_lc_trk_g3_7
T_13_11_input_2_4
T_13_11_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_7_5
T_14_14_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_46
T_11_11_sp4_h_l_11
T_11_11_lc_trk_g0_6
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

End 

Net : n10394
T_22_14_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g2_4
T_21_14_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_0/in_0

End 

Net : CLOCK_DDS.n9759
T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_19_15_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_0/cen

End 

Net : buf_device_acadc_4
T_17_17_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_4/in_3

End 

Net : buf_data2_4
T_8_14_wire_bram/ram/RDATA_0
T_9_11_sp4_v_t_39
T_9_12_lc_trk_g3_7
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

End 

Net : n8117
T_24_14_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_23_13_lc_trk_g2_2
T_23_13_wire_logic_cluster/lc_0/cen

End 

Net : n14022
T_7_14_wire_logic_cluster/lc_5/cout
T_7_14_wire_logic_cluster/lc_6/in_3

Net : n4202
T_19_16_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g0_5
T_19_17_input_2_7
T_19_17_wire_logic_cluster/lc_7/in_2

End 

Net : n13972
T_17_23_wire_logic_cluster/lc_5/cout
T_17_23_wire_logic_cluster/lc_6/in_3

Net : buf_dds_7
T_19_19_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_41
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_5/in_0

T_19_19_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_41
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_10_1
T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_0/in_1

End 

Net : n13964
T_20_23_wire_logic_cluster/lc_5/cout
T_20_23_wire_logic_cluster/lc_6/in_3

Net : buf_control_6
T_22_17_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g2_2
T_23_16_input_2_0
T_23_16_wire_logic_cluster/lc_0/in_2

T_22_17_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g0_2
T_22_17_input_2_2
T_22_17_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_3_6
T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_9_5
T_16_12_wire_logic_cluster/lc_0/out
T_16_12_sp4_h_l_5
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_7/in_3

End 

Net : comm_buf_9_3
T_13_15_wire_logic_cluster/lc_0/out
T_10_15_sp12_h_l_0
T_9_15_sp4_h_l_1
T_12_15_sp4_v_t_43
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_3/in_3

End 

Net : n14_adj_1035_cascade_
T_7_21_wire_logic_cluster/lc_1/ltout
T_7_21_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_5_2
T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_5/in_3

End 

Net : adc_state_0_adj_1117
T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_4_sp12_v_t_22
T_15_5_sp4_v_t_44
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_7/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_4_sp12_v_t_22
T_15_5_sp4_v_t_44
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_4/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_3/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_4_sp12_v_t_22
T_15_5_sp4_v_t_44
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_11_lc_trk_g2_1
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_4_sp12_v_t_22
T_15_5_sp4_v_t_44
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_11_lc_trk_g2_1
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_4_sp12_v_t_22
T_15_5_sp4_v_t_44
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_0/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_4_sp12_v_t_22
T_15_5_sp4_v_t_44
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_2/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_3/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_7/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_20_lc_trk_g0_6
T_9_20_wire_logic_cluster/lc_5/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_20_lc_trk_g0_6
T_9_20_wire_logic_cluster/lc_7/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_20_lc_trk_g0_6
T_9_20_wire_logic_cluster/lc_3/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_20_lc_trk_g0_6
T_9_20_input_2_6
T_9_20_wire_logic_cluster/lc_6/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_20_lc_trk_g0_6
T_9_20_input_2_4
T_9_20_wire_logic_cluster/lc_4/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_20_lc_trk_g0_6
T_9_20_input_2_2
T_9_20_wire_logic_cluster/lc_2/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_18_lc_trk_g2_6
T_9_18_input_2_2
T_9_18_wire_logic_cluster/lc_2/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_15_sp4_v_t_41
T_11_11_sp4_v_t_37
T_8_11_sp4_h_l_0
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_3/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_6/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_sp4_v_t_43
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_4/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_4_sp12_v_t_22
T_15_5_sp4_v_t_44
T_16_9_sp4_h_l_9
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_6/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_15_sp4_v_t_41
T_11_11_sp4_v_t_37
T_8_11_sp4_h_l_0
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_0/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_15_sp4_v_t_41
T_11_11_sp4_v_t_37
T_8_11_sp4_h_l_0
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_6/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g0_5
T_16_23_input_2_3
T_16_23_wire_logic_cluster/lc_3/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_4_16_sp12_h_l_1
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_4/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_3/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_7/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_13_21_sp4_h_l_9
T_12_17_sp4_v_t_44
T_12_13_sp4_v_t_44
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_2/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_8_19_sp4_h_l_0
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_2/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_8_19_sp4_h_l_0
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_6/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_8_19_sp4_h_l_0
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_4/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_8_19_sp4_h_l_0
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_7/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_13_21_sp4_h_l_9
T_9_21_sp4_h_l_5
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_2/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_13_21_sp4_h_l_9
T_9_21_sp4_h_l_5
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_7/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_43
T_13_22_sp4_h_l_0
T_9_22_sp4_h_l_0
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_1/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_13_21_sp4_h_l_9
T_12_17_sp4_v_t_39
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_1/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_16_17_sp4_v_t_43
T_13_17_sp4_h_l_6
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_7/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_4_sp12_v_t_22
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_2/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_8_19_sp4_h_l_0
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_1/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_8_19_sp4_h_l_0
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_5/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_8_19_sp4_h_l_0
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_3/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_16_17_sp4_v_t_43
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_3/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_5/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_7/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_16_17_sp4_v_t_43
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_4/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_43
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_1/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_43
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_5/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_16_17_sp4_v_t_43
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_6/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_16_17_sp4_v_t_43
T_16_18_lc_trk_g2_3
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_43
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g3_7
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_2/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_10
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_7/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_43
T_13_22_sp4_h_l_0
T_13_22_lc_trk_g0_5
T_13_22_input_2_1
T_13_22_wire_logic_cluster/lc_1/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_16_17_sp4_v_t_43
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_0/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_38
T_16_17_sp4_v_t_43
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_2/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_6/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_4
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_4/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_12_19_sp4_h_l_10
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_1/in_3

T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_19_lc_trk_g3_2
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_15_23_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_47
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_4/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_14_23_sp4_h_l_2
T_13_23_lc_trk_g1_2
T_13_23_wire_logic_cluster/lc_5/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_4/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_4/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_5/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_5/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g2_5
T_16_24_wire_logic_cluster/lc_0/in_1

T_15_23_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_1/in_3

End 

Net : comm_buf_3_1
T_11_13_wire_logic_cluster/lc_3/out
T_5_13_sp12_h_l_1
T_12_13_lc_trk_g1_1
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

End 

Net : buf_data4_5
T_8_13_wire_bram/ram/RDATA_12
T_9_13_sp4_h_l_6
T_13_13_sp4_h_l_6
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_4/in_3

End 

Net : trig_dds
T_20_15_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g1_4
T_19_16_input_2_3
T_19_16_wire_logic_cluster/lc_3/in_2

T_20_15_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_4/out
T_13_15_sp12_h_l_0
T_19_15_lc_trk_g0_7
T_19_15_input_2_3
T_19_15_wire_logic_cluster/lc_3/in_2

T_20_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g2_4
T_20_15_input_2_4
T_20_15_wire_logic_cluster/lc_4/in_2

End 

Net : n14021
T_7_14_wire_logic_cluster/lc_4/cout
T_7_14_wire_logic_cluster/lc_5/in_3

Net : n13963
T_20_23_wire_logic_cluster/lc_4/cout
T_20_23_wire_logic_cluster/lc_5/in_3

Net : n13971
T_17_23_wire_logic_cluster/lc_4/cout
T_17_23_wire_logic_cluster/lc_5/in_3

Net : buf_adcdata2_4
T_9_16_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_bram/ram/WDATA_0

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata1_10
T_24_23_wire_logic_cluster/lc_3/out
T_25_22_sp4_v_t_39
T_25_24_lc_trk_g2_2
T_25_24_wire_bram/ram/WDATA_6

T_24_23_wire_logic_cluster/lc_3/out
T_24_23_lc_trk_g1_3
T_24_23_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata1_13
T_23_21_wire_logic_cluster/lc_0/out
T_23_21_sp4_h_l_5
T_25_21_lc_trk_g2_0
T_25_21_wire_bram/ram/WDATA_14

T_23_21_wire_logic_cluster/lc_0/out
T_23_21_sp4_h_l_5
T_23_21_lc_trk_g0_0
T_23_21_input_2_0
T_23_21_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata1_16
T_24_17_wire_logic_cluster/lc_5/out
T_25_16_sp4_v_t_43
T_25_18_lc_trk_g2_6
T_25_18_wire_bram/ram/WDATA_6

T_24_17_wire_logic_cluster/lc_5/out
T_24_17_lc_trk_g3_5
T_24_17_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata2_14
T_24_19_wire_logic_cluster/lc_5/out
T_25_18_sp4_v_t_43
T_25_20_lc_trk_g2_6
T_25_20_wire_bram/ram/WDATA_0

T_24_19_wire_logic_cluster/lc_5/out
T_24_19_lc_trk_g3_5
T_24_19_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata2_13
T_23_21_wire_logic_cluster/lc_6/out
T_23_21_sp4_h_l_1
T_25_21_lc_trk_g2_4
T_25_21_wire_bram/ram/WDATA_8

T_23_21_wire_logic_cluster/lc_6/out
T_23_21_lc_trk_g1_6
T_23_21_wire_logic_cluster/lc_6/in_1

End 

Net : adc_state_0
T_11_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_4/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_15_20_sp12_h_l_1
T_25_20_sp4_h_l_10
T_24_20_sp4_v_t_41
T_23_21_lc_trk_g3_1
T_23_21_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_15_20_sp12_h_l_1
T_25_20_sp4_h_l_10
T_24_16_sp4_v_t_47
T_23_17_lc_trk_g3_7
T_23_17_wire_logic_cluster/lc_3/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_15_20_sp12_h_l_1
T_25_20_sp4_h_l_10
T_24_16_sp4_v_t_38
T_24_17_lc_trk_g2_6
T_24_17_wire_logic_cluster/lc_5/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_15_20_sp12_h_l_1
T_25_20_sp4_h_l_10
T_24_20_sp4_v_t_41
T_23_21_lc_trk_g3_1
T_23_21_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_15_20_sp12_h_l_1
T_25_20_sp4_h_l_10
T_24_20_sp4_v_t_41
T_24_23_lc_trk_g1_1
T_24_23_wire_logic_cluster/lc_3/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_15_20_sp12_h_l_1
T_21_20_sp4_h_l_6
T_20_20_sp4_v_t_37
T_19_24_lc_trk_g1_0
T_19_24_wire_logic_cluster/lc_4/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_3/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_16_sp4_v_t_46
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_16_sp4_v_t_46
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_2/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_2/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_4/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_15_20_sp12_h_l_1
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g0_7
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_16_sp4_v_t_46
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_4/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_16_sp4_v_t_38
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_3/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_12_16_sp4_h_l_10
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_3_20_sp12_h_l_1
T_15_20_sp12_h_l_1
T_21_20_lc_trk_g0_6
T_21_20_wire_logic_cluster/lc_3/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_2/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_4/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_11_15_sp4_v_t_47
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_6/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_11_15_sp4_v_t_47
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_4/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_11_15_sp4_v_t_47
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_6/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_11_15_sp4_v_t_47
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_11_15_sp4_v_t_47
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_2/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_18_sp4_h_l_7
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_18_sp4_h_l_7
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_4/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_16_sp4_v_t_41
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_5/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_15_21_lc_trk_g2_7
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_18_sp4_h_l_7
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_2/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_18_sp4_h_l_7
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_18_sp4_h_l_7
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_18_sp4_h_l_7
T_12_18_lc_trk_g0_2
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_22_sp4_h_l_8
T_12_22_lc_trk_g1_5
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_12_19_sp4_h_l_0
T_12_19_lc_trk_g1_5
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_10_20_sp4_h_l_2
T_9_16_sp4_v_t_42
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_20_sp4_h_l_2
T_13_20_sp4_v_t_39
T_13_22_lc_trk_g2_2
T_13_22_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_20_sp4_h_l_2
T_9_16_sp4_v_t_39
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_11_15_sp4_v_t_47
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_18_sp4_h_l_7
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_7/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_22_sp4_h_l_8
T_14_22_lc_trk_g3_5
T_14_22_wire_logic_cluster/lc_1/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_18_sp4_h_l_7
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_3/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_42
T_11_22_lc_trk_g1_2
T_11_22_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_3/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g0_5
T_10_21_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_5/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_4/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_2/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g0_5
T_11_21_input_2_3
T_11_21_wire_logic_cluster/lc_3/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_2/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_4/in_3

End 

Net : comm_buf_6_0
T_15_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_4
T_13_10_sp4_v_t_41
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_0/in_1

End 

Net : n15171
T_17_18_wire_logic_cluster/lc_6/out
T_17_12_sp12_v_t_23
T_18_24_sp12_h_l_0
T_18_24_lc_trk_g0_3
T_18_24_wire_logic_cluster/lc_6/in_1

End 

Net : buf_dds_4
T_19_19_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_41
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_4/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_19_13_sp12_v_t_23
T_19_15_lc_trk_g3_4
T_19_15_wire_logic_cluster/lc_5/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_10_3
T_15_15_wire_logic_cluster/lc_1/out
T_15_12_sp4_v_t_42
T_12_16_sp4_h_l_7
T_11_16_lc_trk_g1_7
T_11_16_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_4_4
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_7
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_6/in_3

End 

Net : comm_buf_7_7
T_14_14_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_40
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_6/in_0

End 

Net : n15241_cascade_
T_22_13_wire_logic_cluster/lc_5/ltout
T_22_13_wire_logic_cluster/lc_6/in_2

End 

Net : comm_buf_3_3
T_13_14_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_47
T_10_16_sp4_h_l_10
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_4_5
T_12_15_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_38
T_12_10_sp4_v_t_38
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_2_3
T_10_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_3
T_11_14_sp4_v_t_45
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_8_3
T_15_12_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_40
T_12_15_sp4_h_l_5
T_11_15_sp4_v_t_46
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_3/in_1

End 

Net : bit_cnt_3
T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_8_5
T_15_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_7/in_1

End 

Net : n13970
T_17_23_wire_logic_cluster/lc_3/cout
T_17_23_wire_logic_cluster/lc_4/in_3

Net : n14020
T_7_14_wire_logic_cluster/lc_3/cout
T_7_14_wire_logic_cluster/lc_4/in_3

Net : n15388_cascade_
T_11_14_wire_logic_cluster/lc_2/ltout
T_11_14_wire_logic_cluster/lc_3/in_2

End 

Net : n13962
T_20_23_wire_logic_cluster/lc_3/cout
T_20_23_wire_logic_cluster/lc_4/in_3

Net : comm_buf_11_3
T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_12_16_sp4_h_l_5
T_11_16_lc_trk_g1_5
T_11_16_input_2_2
T_11_16_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_11_5
T_14_13_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g2_4
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

End 

Net : bit_cnt_2
T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : n8133
T_19_14_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data2_5
T_8_13_wire_bram/ram/RDATA_8
T_9_12_lc_trk_g2_7
T_9_12_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_31_adj_1045
T_11_17_wire_logic_cluster/lc_3/out
T_11_16_sp4_v_t_38
T_12_16_sp4_h_l_8
T_16_16_sp4_h_l_8
T_19_12_sp4_v_t_45
T_20_12_sp4_h_l_1
T_24_12_sp4_h_l_4
T_24_12_lc_trk_g0_1
T_24_12_input_2_7
T_24_12_wire_logic_cluster/lc_7/in_2

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : M_POW
T_16_19_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_40
T_14_17_sp4_h_l_11
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_16_19_wire_logic_cluster/lc_6/out
T_7_19_sp12_h_l_0
T_6_19_sp12_v_t_23
T_7_31_sp12_h_l_0
T_12_31_sp4_h_l_7
T_11_31_sp4_v_t_36
T_11_33_lc_trk_g0_1
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : comm_buf_5_5
T_9_12_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_38
T_10_11_sp4_h_l_8
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_1/in_3

End 

Net : n14019
T_7_14_wire_logic_cluster/lc_2/cout
T_7_14_wire_logic_cluster/lc_3/in_3

Net : n13961
T_20_23_wire_logic_cluster/lc_2/cout
T_20_23_wire_logic_cluster/lc_3/in_3

Net : n13969
T_17_23_wire_logic_cluster/lc_2/cout
T_17_23_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC2.bit_cnt_6
T_13_19_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g0_6
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VAC2.n15596
T_14_20_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VAC2.bit_cnt_4
T_13_19_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VAC4.n10783
T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/s_r

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/s_r

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/s_r

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/s_r

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/s_r

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/s_r

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/s_r

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VAC4.n9631_cascade_
T_15_24_wire_logic_cluster/lc_3/ltout
T_15_24_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC2.bit_cnt_3
T_13_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VAC2.bit_cnt_0
T_13_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g1_0
T_13_20_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_10_adj_1066
T_7_16_wire_logic_cluster/lc_7/out
T_5_16_sp12_h_l_1
T_17_16_sp12_h_l_1
T_21_16_sp4_h_l_4
T_24_12_sp4_v_t_41
T_24_13_lc_trk_g2_1
T_24_13_input_2_3
T_24_13_wire_logic_cluster/lc_3/in_2

T_7_16_wire_logic_cluster/lc_7/out
T_7_16_sp4_h_l_3
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_3/in_1

T_7_16_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g2_7
T_7_16_input_2_7
T_7_16_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_22
T_14_19_wire_logic_cluster/lc_2/out
T_14_9_sp12_v_t_23
T_15_21_sp12_h_l_0
T_18_21_sp4_h_l_5
T_21_17_sp4_v_t_46
T_21_20_lc_trk_g1_6
T_21_20_input_2_3
T_21_20_wire_logic_cluster/lc_3/in_2

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_2/in_0

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VAC2.bit_cnt_5
T_13_19_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_8_4
T_15_12_wire_logic_cluster/lc_3/out
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_40
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_5/in_0

End 

Net : n14018
T_7_14_wire_logic_cluster/lc_1/cout
T_7_14_wire_logic_cluster/lc_2/in_3

Net : n13960
T_20_23_wire_logic_cluster/lc_1/cout
T_20_23_wire_logic_cluster/lc_2/in_3

Net : n13968
T_17_23_wire_logic_cluster/lc_1/cout
T_17_23_wire_logic_cluster/lc_2/in_3

Net : secclk_cnt_20
T_7_15_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_11_4
T_14_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_38
T_14_15_lc_trk_g1_6
T_14_15_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_4_2
T_10_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_VAC2.bit_cnt_2
T_13_19_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_2/in_1

End 

Net : n16521_cascade_
T_12_12_wire_logic_cluster/lc_3/ltout
T_12_12_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_2_7
T_9_13_wire_logic_cluster/lc_3/out
T_9_12_sp12_v_t_22
T_10_12_sp12_h_l_1
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_7_6
T_14_14_wire_logic_cluster/lc_2/out
T_14_12_sp12_v_t_23
T_3_12_sp12_h_l_0
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : n15382_cascade_
T_14_12_wire_logic_cluster/lc_0/ltout
T_14_12_wire_logic_cluster/lc_1/in_2

End 

Net : n16518_cascade_
T_12_12_wire_logic_cluster/lc_2/ltout
T_12_12_wire_logic_cluster/lc_3/in_2

End 

Net : n15403_cascade_
T_14_15_wire_logic_cluster/lc_0/ltout
T_14_15_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_4_0
T_10_15_wire_logic_cluster/lc_2/out
T_10_15_sp4_h_l_9
T_13_11_sp4_v_t_38
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_3_4
T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_12_12_sp4_h_l_4
T_15_12_sp4_v_t_44
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_11_7
T_14_13_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_41
T_14_12_lc_trk_g3_1
T_14_12_input_2_4
T_14_12_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_2_5
T_10_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_38
T_11_11_sp4_h_l_8
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_6_7
T_15_13_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VAC3.n9514
T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

End 

Net : comm_buf_7_0
T_14_14_wire_logic_cluster/lc_1/out
T_14_10_sp4_v_t_39
T_13_12_lc_trk_g0_2
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VAC4.n15619_cascade_
T_15_23_wire_logic_cluster/lc_4/ltout
T_15_23_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VAC4.bit_cnt_6
T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_1/in_0

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g1_6
T_14_23_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VAC4.n15354
T_15_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_4/in_3

End 

Net : comm_buf_4_3
T_10_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_1/in_1

End 

Net : n15156
T_16_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_36
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_5/in_3

End 

Net : n13967
T_17_23_wire_logic_cluster/lc_0/cout
T_17_23_wire_logic_cluster/lc_1/in_3

Net : n13959
T_20_23_wire_logic_cluster/lc_0/cout
T_20_23_wire_logic_cluster/lc_1/in_3

Net : n14017
T_7_14_wire_logic_cluster/lc_0/cout
T_7_14_wire_logic_cluster/lc_1/in_3

Net : n15408
T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g1_3
T_22_14_input_2_0
T_22_14_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VAC4.bit_cnt_4
T_14_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VAC4.n15330_cascade_
T_15_23_wire_logic_cluster/lc_0/ltout
T_15_23_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VAC4.bit_cnt_3
T_14_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_0/in_1

T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_8_adj_1104
T_11_17_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_40
T_13_19_sp4_h_l_5
T_17_19_sp4_h_l_1
T_21_19_sp4_h_l_9
T_24_15_sp4_v_t_44
T_23_16_lc_trk_g3_4
T_23_16_input_2_1
T_23_16_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_40
T_12_18_lc_trk_g1_0
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_24
T_10_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_7
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_9
T_25_15_sp4_v_t_44
T_24_17_lc_trk_g2_1
T_24_17_input_2_5
T_24_17_wire_logic_cluster/lc_5/in_2

T_10_19_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_42
T_11_16_sp4_h_l_0
T_12_16_lc_trk_g2_0
T_12_16_wire_logic_cluster/lc_6/in_0

T_10_19_wire_logic_cluster/lc_1/out
T_10_19_lc_trk_g0_1
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_5_0
T_9_14_wire_logic_cluster/lc_2/out
T_10_14_sp4_h_l_4
T_13_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_1/in_3

End 

Net : n14_adj_1202_cascade_
T_20_17_wire_logic_cluster/lc_1/ltout
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VAC1.n15553
T_10_21_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VAC1.n15360_cascade_
T_10_21_wire_logic_cluster/lc_6/ltout
T_10_21_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VAC1.bit_cnt_4
T_10_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g3_4
T_10_22_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VAC1.n15338_cascade_
T_10_21_wire_logic_cluster/lc_5/ltout
T_10_21_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VAC1.bit_cnt_3
T_10_22_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_5/in_1

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g1_3
T_10_22_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_6_6
T_15_13_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_46
T_13_11_sp4_h_l_11
T_12_11_sp4_v_t_40
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : buf_control_0
T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_input_2_2
T_15_20_wire_logic_cluster/lc_2/in_2

T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC4.bit_cnt_1
T_14_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g1_1
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_1/in_1

End 

Net : n10363
T_22_16_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g0_6
T_22_17_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g0_6
T_22_17_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g2_6
T_22_16_input_2_2
T_22_16_wire_logic_cluster/lc_2/in_2

T_22_16_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g0_6
T_22_17_input_2_6
T_22_17_wire_logic_cluster/lc_6/in_2

T_22_16_wire_logic_cluster/lc_6/out
T_23_17_lc_trk_g2_6
T_23_17_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_10
T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_17_19_sp4_h_l_6
T_21_19_sp4_h_l_2
T_24_15_sp4_v_t_45
T_23_17_lc_trk_g0_3
T_23_17_input_2_3
T_23_17_wire_logic_cluster/lc_3/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_10
T_10_19_sp4_h_l_6
T_13_15_sp4_v_t_43
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g0_1
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_9_7
T_16_12_wire_logic_cluster/lc_2/out
T_11_12_sp12_h_l_0
T_14_12_lc_trk_g1_0
T_14_12_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_VAC1.bit_cnt_1
T_10_22_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g0_1
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_1/in_1

End 

Net : comm_spi.iclk_N_801
T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_26_13_sp4_h_l_5
T_27_13_lc_trk_g3_5
T_27_13_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VAC4.bit_cnt_2
T_14_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g1_2
T_14_23_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_3_8_0_
T_7_14_wire_logic_cluster/carry_in_mux/cout
T_7_14_wire_logic_cluster/lc_0/in_3

Net : bfn_16_19_0_
T_20_25_wire_logic_cluster/carry_in_mux/cout
T_20_25_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_16_17_0_
T_20_23_wire_logic_cluster/carry_in_mux/cout
T_20_23_wire_logic_cluster/lc_0/in_3

Net : bfn_13_17_0_
T_17_23_wire_logic_cluster/carry_in_mux/cout
T_17_23_wire_logic_cluster/lc_0/in_3

Net : ADC_VAC1.bit_cnt_2
T_10_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g1_2
T_10_22_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VAC1.n9312_cascade_
T_10_21_wire_logic_cluster/lc_3/ltout
T_10_21_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC1.n10667
T_10_21_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

T_10_21_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

T_10_21_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

T_10_21_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

T_10_21_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

T_10_21_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

T_10_21_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

T_10_21_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_rdadctmp_17_adj_1059
T_11_23_wire_logic_cluster/lc_2/out
T_11_21_sp12_v_t_23
T_12_21_sp12_h_l_0
T_23_21_sp12_v_t_23
T_23_22_lc_trk_g3_7
T_23_22_input_2_0
T_23_22_wire_logic_cluster/lc_0/in_2

T_11_23_wire_logic_cluster/lc_2/out
T_6_23_sp12_h_l_0
T_13_23_lc_trk_g0_0
T_13_23_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g0_2
T_11_23_input_2_2
T_11_23_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_16_adj_1096
T_13_23_wire_logic_cluster/lc_3/out
T_13_22_sp12_v_t_22
T_14_22_sp12_h_l_1
T_14_22_sp4_h_l_0
T_15_22_lc_trk_g2_0
T_15_22_input_2_6
T_15_22_wire_logic_cluster/lc_6/in_2

T_13_23_wire_logic_cluster/lc_3/out
T_13_22_sp12_v_t_22
T_14_22_sp12_h_l_1
T_21_22_lc_trk_g1_1
T_21_22_wire_logic_cluster/lc_4/in_0

T_13_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g2_3
T_13_23_input_2_3
T_13_23_wire_logic_cluster/lc_3/in_2

End 

Net : comm_buf_2_4
T_10_14_wire_logic_cluster/lc_5/out
T_11_14_sp4_h_l_10
T_14_14_sp4_v_t_38
T_14_15_lc_trk_g3_6
T_14_15_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata4_7
T_9_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g3_3
T_8_11_wire_bram/ram/WDATA_12

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_7/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata2_2
T_24_13_wire_logic_cluster/lc_3/out
T_25_12_lc_trk_g3_3
T_25_12_wire_bram/ram/WDATA_0

T_24_13_wire_logic_cluster/lc_3/out
T_24_13_lc_trk_g3_3
T_24_13_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.imosi_N_791
T_23_12_wire_logic_cluster/lc_4/out
T_23_4_sp12_v_t_23
T_23_10_lc_trk_g2_4
T_23_10_wire_logic_cluster/lc_5/s_r

End 

Net : n6791_cascade_
T_18_19_wire_logic_cluster/lc_6/ltout
T_18_19_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VAC1.n9312
T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

T_10_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_38
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

End 

Net : n15328_cascade_
T_18_24_wire_logic_cluster/lc_5/ltout
T_18_24_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_23_adj_1089
T_16_21_wire_logic_cluster/lc_2/out
T_14_21_sp4_h_l_1
T_17_17_sp4_v_t_36
T_18_17_sp4_h_l_6
T_21_13_sp4_v_t_43
T_21_16_lc_trk_g1_3
T_21_16_input_2_6
T_21_16_wire_logic_cluster/lc_6/in_2

T_16_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g2_2
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_10_4
T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_input_2_4
T_14_15_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_30_adj_1046
T_23_18_wire_logic_cluster/lc_7/out
T_21_18_sp4_h_l_11
T_17_18_sp4_h_l_7
T_13_18_sp4_h_l_10
T_12_14_sp4_v_t_47
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_3/in_1

T_23_18_wire_logic_cluster/lc_7/out
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_6/in_0

T_23_18_wire_logic_cluster/lc_7/out
T_23_18_lc_trk_g2_7
T_23_18_input_2_7
T_23_18_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VAC4.n9631
T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

T_15_24_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/cen

End 

Net : cmd_rdadctmp_16
T_11_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_45
T_13_21_sp4_h_l_8
T_17_21_sp4_h_l_4
T_20_21_sp4_v_t_41
T_19_24_lc_trk_g3_1
T_19_24_input_2_4
T_19_24_wire_logic_cluster/lc_4/in_2

T_11_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_45
T_13_21_sp4_h_l_8
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g2_6
T_11_22_input_2_6
T_11_22_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_18_adj_1058
T_13_23_wire_logic_cluster/lc_0/out
T_10_23_sp12_h_l_0
T_21_23_sp12_v_t_23
T_21_21_sp4_v_t_47
T_21_22_lc_trk_g3_7
T_21_22_input_2_0
T_21_22_wire_logic_cluster/lc_0/in_2

T_13_23_wire_logic_cluster/lc_0/out
T_10_23_sp12_h_l_0
T_18_23_lc_trk_g1_3
T_18_23_wire_logic_cluster/lc_2/in_0

T_13_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g2_0
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

End 

Net : n15162
T_12_23_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_47
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_4/in_3

End 

Net : comm_buf_8_7
T_15_12_wire_logic_cluster/lc_0/out
T_15_12_sp4_h_l_5
T_14_12_lc_trk_g1_5
T_14_12_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VAC1.bit_cnt_6
T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g1_6
T_10_22_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_28_adj_1121
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_sp4_h_l_3
T_12_18_sp4_h_l_3
T_15_14_sp4_v_t_44
T_15_10_sp4_v_t_44
T_15_11_lc_trk_g2_4
T_15_11_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_47
T_17_8_sp4_v_t_47
T_16_9_lc_trk_g3_7
T_16_9_input_2_6
T_16_9_wire_logic_cluster/lc_6/in_2

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VAC4.bit_cnt_0
T_14_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_1/in_1

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g3_0
T_14_23_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_18
T_15_22_wire_logic_cluster/lc_2/out
T_16_19_sp4_v_t_45
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_4
T_25_23_sp4_h_l_4
T_24_23_lc_trk_g1_4
T_24_23_input_2_3
T_24_23_wire_logic_cluster/lc_3/in_2

T_15_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g0_2
T_15_22_input_2_2
T_15_22_wire_logic_cluster/lc_2/in_2

T_15_22_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC1.bit_cnt_0
T_10_22_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_6/in_1

T_10_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VAC1.bit_cnt_5
T_10_22_wire_logic_cluster/lc_5/out
T_10_20_sp4_v_t_39
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_7/in_1

T_10_22_wire_logic_cluster/lc_5/out
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_5/in_1

End 

Net : buf_control_3
T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

End 

Net : n14015
T_7_13_wire_logic_cluster/lc_6/cout
T_7_13_wire_logic_cluster/lc_7/in_3

Net : ADC_VAC1.n13987
T_10_22_wire_logic_cluster/lc_6/cout
T_10_22_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC3.n14001
T_14_21_wire_logic_cluster/lc_6/cout
T_14_21_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC4.n14008
T_14_23_wire_logic_cluster/lc_6/cout
T_14_23_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC2.n13994
T_13_19_wire_logic_cluster/lc_6/cout
T_13_19_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC3.bit_cnt_0
T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_2/in_1

End 

Net : n13957
T_20_22_wire_logic_cluster/lc_6/cout
T_20_22_wire_logic_cluster/lc_7/in_3

Net : n13948
T_20_24_wire_logic_cluster/lc_6/cout
T_20_24_wire_logic_cluster/lc_7/in_3

Net : ADC_VAC4.bit_cnt_7
T_14_23_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g1_7
T_15_23_wire_logic_cluster/lc_1/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_16_adj_1060
T_9_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_0
T_11_15_sp4_v_t_40
T_11_19_sp4_v_t_40
T_11_23_lc_trk_g1_5
T_11_23_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_4/out
T_10_14_sp4_v_t_41
T_11_18_sp4_h_l_4
T_12_18_lc_trk_g2_4
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_input_2_4
T_9_15_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n10472
T_17_10_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_41
T_18_11_sp4_v_t_42
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_0/in_0

T_17_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VAC1.bit_cnt_7
T_10_22_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_6/in_3

T_10_22_wire_logic_cluster/lc_7/out
T_10_22_lc_trk_g1_7
T_10_22_wire_logic_cluster/lc_7/in_1

End 

Net : n15168
T_10_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_13_adj_1099
T_10_18_wire_logic_cluster/lc_5/out
T_9_18_sp4_h_l_2
T_13_18_sp4_h_l_5
T_12_18_sp4_v_t_46
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g0_5
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

T_10_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

End 

Net : tmp_buf_15
T_18_15_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_13_sp4_v_t_45
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_6/in_0

T_18_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g0_5
T_19_15_wire_logic_cluster/lc_0/in_3

End 

Net : n14_adj_1039
T_10_20_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_19_adj_1057
T_18_23_wire_logic_cluster/lc_2/out
T_18_22_sp4_v_t_36
T_19_22_sp4_h_l_6
T_23_22_sp4_h_l_6
T_23_22_lc_trk_g1_3
T_23_22_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_22_sp4_v_t_36
T_19_22_sp4_h_l_6
T_22_22_sp4_v_t_46
T_22_24_lc_trk_g2_3
T_22_24_input_2_3
T_22_24_wire_logic_cluster/lc_3/in_2

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g2_2
T_18_23_input_2_2
T_18_23_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_29_adj_1083
T_15_21_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_41
T_12_17_sp4_h_l_10
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_6/in_0

T_15_21_wire_logic_cluster/lc_2/out
T_10_21_sp12_h_l_0
T_21_9_sp12_v_t_23
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g1_2
T_15_21_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_12_adj_1137
T_9_20_wire_logic_cluster/lc_5/out
T_10_16_sp4_v_t_46
T_10_12_sp4_v_t_42
T_10_8_sp4_v_t_38
T_10_11_lc_trk_g0_6
T_10_11_input_2_0
T_10_11_wire_logic_cluster/lc_0/in_2

T_9_20_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_47
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g2_5
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VAC1.n13986
T_10_22_wire_logic_cluster/lc_5/cout
T_10_22_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC4.n14007
T_14_23_wire_logic_cluster/lc_5/cout
T_14_23_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC3.n14000
T_14_21_wire_logic_cluster/lc_5/cout
T_14_21_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC2.n13993
T_13_19_wire_logic_cluster/lc_5/cout
T_13_19_wire_logic_cluster/lc_6/in_3

Net : n14014
T_7_13_wire_logic_cluster/lc_5/cout
T_7_13_wire_logic_cluster/lc_6/in_3

Net : n13956
T_20_22_wire_logic_cluster/lc_5/cout
T_20_22_wire_logic_cluster/lc_6/in_3

Net : n13947
T_20_24_wire_logic_cluster/lc_5/cout
T_20_24_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC3.bit_cnt_1
T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g0_1
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VAC2.bit_cnt_1
T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_3_7
T_11_12_wire_logic_cluster/lc_5/out
T_12_12_sp4_h_l_10
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VAC3.n15602_cascade_
T_14_20_wire_logic_cluster/lc_3/ltout
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC3.bit_cnt_4
T_14_21_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VAC3.n15358_cascade_
T_14_20_wire_logic_cluster/lc_2/ltout
T_14_20_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VAC3.n15334_cascade_
T_14_20_wire_logic_cluster/lc_1/ltout
T_14_20_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_3_2
T_13_14_wire_logic_cluster/lc_0/out
T_12_14_sp4_h_l_8
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VAC3.bit_cnt_3
T_14_21_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_22_adj_1090
T_21_20_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_39
T_18_22_sp4_h_l_7
T_17_18_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_2/in_1

T_21_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g3_5
T_21_20_wire_logic_cluster/lc_5/in_1

T_21_20_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g2_5
T_22_21_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_8_1
T_15_12_wire_logic_cluster/lc_6/out
T_14_12_sp4_h_l_4
T_13_12_sp4_v_t_41
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_25_adj_1051
T_12_20_wire_logic_cluster/lc_5/out
T_12_20_sp12_h_l_1
T_23_8_sp12_v_t_22
T_23_18_lc_trk_g2_5
T_23_18_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g2_5
T_12_20_input_2_5
T_12_20_wire_logic_cluster/lc_5/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : M_CS1
T_10_19_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_6/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_9_19_sp4_h_l_8
T_5_19_sp4_h_l_11
T_0_19_span4_horz_7
T_0_19_span4_vert_t_13
T_0_20_lc_trk_g0_5
T_0_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : comm_buf_9_4
T_13_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_9_1
T_16_12_wire_logic_cluster/lc_4/out
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_40
T_12_13_lc_trk_g3_0
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_20
T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_20_22_sp4_h_l_4
T_23_18_sp4_v_t_47
T_23_21_lc_trk_g0_7
T_23_21_input_2_7
T_23_21_wire_logic_cluster/lc_7/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_44
T_16_20_lc_trk_g2_1
T_16_20_input_2_1
T_16_20_wire_logic_cluster/lc_1/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadctmp_11_adj_1138
T_9_19_wire_logic_cluster/lc_5/out
T_9_15_sp4_v_t_47
T_9_11_sp4_v_t_47
T_10_11_sp4_h_l_10
T_9_11_lc_trk_g0_2
T_9_11_input_2_6
T_9_11_wire_logic_cluster/lc_6/in_2

T_9_19_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_5/in_0

T_9_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g1_5
T_9_19_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_26_adj_1123
T_16_18_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_40
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_46
T_11_15_lc_trk_g0_0
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_16_14_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_30_adj_1082
T_18_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_40
T_20_15_sp4_h_l_10
T_23_15_sp4_v_t_38
T_23_16_lc_trk_g3_6
T_23_16_input_2_3
T_23_16_wire_logic_cluster/lc_3/in_2

T_18_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_input_2_6
T_18_17_wire_logic_cluster/lc_6/in_2

T_18_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_7/in_3

End 

Net : comm_buf_3_5
T_11_12_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g1_1
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_20_adj_1092
T_24_15_wire_logic_cluster/lc_5/out
T_24_8_sp12_v_t_22
T_13_20_sp12_h_l_1
T_22_20_lc_trk_g0_5
T_22_20_input_2_1
T_22_20_wire_logic_cluster/lc_1/in_2

T_24_15_wire_logic_cluster/lc_5/out
T_24_8_sp12_v_t_22
T_13_20_sp12_h_l_1
T_22_20_lc_trk_g0_5
T_22_20_wire_logic_cluster/lc_0/in_3

T_24_15_wire_logic_cluster/lc_5/out
T_24_15_lc_trk_g0_5
T_24_15_input_2_5
T_24_15_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_17_adj_1095
T_21_22_wire_logic_cluster/lc_4/out
T_22_21_sp4_v_t_41
T_19_21_sp4_h_l_10
T_15_21_sp4_h_l_10
T_16_21_lc_trk_g3_2
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_21_22_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_40
T_22_21_sp4_h_l_10
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_4/in_1

T_21_22_wire_logic_cluster/lc_4/out
T_21_22_lc_trk_g0_4
T_21_22_input_2_4
T_21_22_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n10456
T_23_11_wire_logic_cluster/lc_0/out
T_22_11_lc_trk_g2_0
T_22_11_wire_logic_cluster/lc_5/in_3

End 

Net : n14013
T_7_13_wire_logic_cluster/lc_4/cout
T_7_13_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC4.n14006
T_14_23_wire_logic_cluster/lc_4/cout
T_14_23_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC1.n13985
T_10_22_wire_logic_cluster/lc_4/cout
T_10_22_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC3.n13999
T_14_21_wire_logic_cluster/lc_4/cout
T_14_21_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC2.n13992
T_13_19_wire_logic_cluster/lc_4/cout
T_13_19_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC3.bit_cnt_2
T_14_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : n13955
T_20_22_wire_logic_cluster/lc_4/cout
T_20_22_wire_logic_cluster/lc_5/in_3

Net : n13946
T_20_24_wire_logic_cluster/lc_4/cout
T_20_24_wire_logic_cluster/lc_5/in_3

Net : comm_spi.n10455
T_21_11_wire_logic_cluster/lc_0/out
T_22_11_lc_trk_g0_0
T_22_11_wire_logic_cluster/lc_5/in_1

End 

Net : n3
T_17_18_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC2.bit_cnt_7
T_13_19_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_input_2_0
T_13_20_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.imosi_N_792
T_24_12_wire_logic_cluster/lc_4/out
T_24_11_lc_trk_g0_4
T_24_11_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_rdadctmp_21
T_16_20_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_42
T_17_21_sp4_h_l_1
T_21_21_sp4_h_l_4
T_23_21_lc_trk_g2_1
T_23_21_wire_logic_cluster/lc_0/in_3

T_16_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_10
T_14_16_sp4_v_t_47
T_14_19_lc_trk_g1_7
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_1/in_0

End 

Net : comm_spi.n10460
T_12_10_wire_logic_cluster/lc_0/out
T_12_10_sp4_h_l_5
T_16_10_sp4_h_l_8
T_15_10_lc_trk_g1_0
T_15_10_wire_logic_cluster/lc_0/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_sp4_h_l_5
T_14_10_lc_trk_g3_0
T_14_10_wire_logic_cluster/lc_4/in_3

End 

Net : n10363_cascade_
T_22_16_wire_logic_cluster/lc_6/ltout
T_22_16_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_15_adj_1097
T_12_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_37
T_13_22_sp4_v_t_37
T_13_23_lc_trk_g2_5
T_13_23_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_37
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_2/in_1

End 

Net : n14012
T_7_13_wire_logic_cluster/lc_3/cout
T_7_13_wire_logic_cluster/lc_4/in_3

Net : ADC_VAC1.n13984
T_10_22_wire_logic_cluster/lc_3/cout
T_10_22_wire_logic_cluster/lc_4/in_3

Net : ADC_VAC3.n13998
T_14_21_wire_logic_cluster/lc_3/cout
T_14_21_wire_logic_cluster/lc_4/in_3

Net : ADC_VAC2.n13991
T_13_19_wire_logic_cluster/lc_3/cout
T_13_19_wire_logic_cluster/lc_4/in_3

Net : n13954
T_20_22_wire_logic_cluster/lc_3/cout
T_20_22_wire_logic_cluster/lc_4/in_3

Net : n13945
T_20_24_wire_logic_cluster/lc_3/cout
T_20_24_wire_logic_cluster/lc_4/in_3

Net : ADC_VAC4.n14005
T_14_23_wire_logic_cluster/lc_3/cout
T_14_23_wire_logic_cluster/lc_4/in_3

Net : comm_buf_4_6
T_12_15_wire_logic_cluster/lc_5/out
T_12_8_sp12_v_t_22
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadctmp_23_adj_1053
T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_11
T_13_21_sp4_h_l_2
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g2_7
T_19_21_input_2_7
T_19_21_wire_logic_cluster/lc_7/in_2

T_19_21_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g3_7
T_20_20_input_2_4
T_20_20_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_14_adj_1135
T_9_18_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_37
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_4/in_0

T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_input_2_4
T_9_18_wire_logic_cluster/lc_4/in_2

T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_9
T_12_19_wire_logic_cluster/lc_0/out
T_11_19_sp4_h_l_8
T_15_19_sp4_h_l_11
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_24_adj_1088
T_17_21_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_39
T_14_17_sp4_h_l_8
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_3/in_0

T_17_21_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_39
T_14_17_sp4_h_l_8
T_15_17_lc_trk_g3_0
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_17_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g2_1
T_17_21_input_2_1
T_17_21_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_22_adj_1127
T_16_21_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_41
T_17_19_sp4_h_l_4
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_36
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g0_6
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_22_adj_1054
T_23_22_wire_logic_cluster/lc_7/out
T_23_21_sp4_v_t_46
T_20_21_sp4_h_l_11
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_7/in_0

T_23_22_wire_logic_cluster/lc_7/out
T_24_19_sp4_v_t_39
T_25_19_sp4_h_l_2
T_24_19_lc_trk_g1_2
T_24_19_input_2_5
T_24_19_wire_logic_cluster/lc_5/in_2

T_23_22_wire_logic_cluster/lc_7/out
T_23_22_lc_trk_g1_7
T_23_22_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_21_adj_1128
T_14_19_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_43
T_15_21_sp4_h_l_6
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_6/in_0

T_14_19_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_43
T_15_21_sp4_h_l_6
T_15_21_lc_trk_g1_3
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

T_14_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_7/in_0

End 

Net : cmd_rdadctmp_15_adj_1134
T_9_16_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_45
T_9_8_sp4_v_t_46
T_9_11_lc_trk_g0_6
T_9_11_wire_logic_cluster/lc_3/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_9_18_lc_trk_g0_0
T_9_18_wire_logic_cluster/lc_7/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n10479
T_17_16_wire_logic_cluster/lc_0/out
T_18_14_sp4_v_t_44
T_15_14_sp4_h_l_3
T_11_14_sp4_h_l_11
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_0/out
T_17_4_sp12_v_t_23
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_0/in_1

End 

Net : n14_adj_1031_cascade_
T_12_20_wire_logic_cluster/lc_3/ltout
T_12_20_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_5_6
T_9_12_wire_logic_cluster/lc_5/out
T_10_12_sp4_h_l_10
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_rdadctmp_27_adj_1122
T_15_17_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_38
T_15_10_sp4_v_t_46
T_15_11_lc_trk_g2_6
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_11
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_11_14_sp4_v_t_47
T_10_17_lc_trk_g3_7
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g2_0
T_11_18_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_28_adj_1048
T_23_18_wire_logic_cluster/lc_4/out
T_24_14_sp4_v_t_44
T_24_10_sp4_v_t_44
T_24_12_lc_trk_g3_1
T_24_12_input_2_6
T_24_12_wire_logic_cluster/lc_6/in_2

T_23_18_wire_logic_cluster/lc_4/out
T_23_18_lc_trk_g0_4
T_23_18_wire_logic_cluster/lc_5/in_1

T_23_18_wire_logic_cluster/lc_4/out
T_23_18_lc_trk_g0_4
T_23_18_input_2_4
T_23_18_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_27_adj_1085
T_15_20_wire_logic_cluster/lc_7/out
T_13_20_sp4_h_l_11
T_16_16_sp4_v_t_40
T_16_18_lc_trk_g2_5
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g2_7
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g2_7
T_15_20_input_2_5
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_14
T_11_21_wire_logic_cluster/lc_4/out
T_10_21_sp4_h_l_0
T_13_21_sp4_v_t_40
T_13_22_lc_trk_g3_0
T_13_22_input_2_7
T_13_22_wire_logic_cluster/lc_7/in_2

T_11_21_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g0_4
T_11_21_input_2_4
T_11_21_wire_logic_cluster/lc_4/in_2

T_11_21_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadctmp_31
T_13_18_wire_logic_cluster/lc_3/out
T_14_17_sp4_v_t_39
T_14_21_sp4_v_t_47
T_14_22_lc_trk_g2_7
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_29_adj_1047
T_23_18_wire_logic_cluster/lc_5/out
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_24_13_lc_trk_g0_7
T_24_13_input_2_7
T_24_13_wire_logic_cluster/lc_7/in_2

T_23_18_wire_logic_cluster/lc_5/out
T_23_18_lc_trk_g0_5
T_23_18_input_2_5
T_23_18_wire_logic_cluster/lc_5/in_2

T_23_18_wire_logic_cluster/lc_5/out
T_23_18_lc_trk_g1_5
T_23_18_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC3.bit_cnt_6
T_14_21_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_6/in_1

End 

Net : n10_adj_1242_cascade_
T_17_18_wire_logic_cluster/lc_3/ltout
T_17_18_wire_logic_cluster/lc_4/in_2

End 

Net : n3_cascade_
T_17_18_wire_logic_cluster/lc_2/ltout
T_17_18_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_6_adj_1106
T_15_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_38
T_13_17_sp4_h_l_9
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_23
T_14_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_3
T_8_19_sp4_h_l_6
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : comm_spi.n10463
T_14_10_wire_logic_cluster/lc_4/out
T_13_10_sp4_h_l_0
T_17_10_sp4_h_l_8
T_16_10_sp4_v_t_45
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_0/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_8
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_16_adj_1133
T_9_18_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_1/in_3

T_9_18_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g2_7
T_9_18_input_2_7
T_9_18_wire_logic_cluster/lc_7/in_2

End 

Net : comm_spi.n10471
T_17_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_0/in_1

T_17_9_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_39
T_18_12_lc_trk_g1_2
T_18_12_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n10475
T_18_12_wire_logic_cluster/lc_0/out
T_18_12_sp4_h_l_5
T_17_12_sp4_v_t_46
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_0/in_1

T_18_12_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n10459
T_13_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_9
T_15_10_lc_trk_g3_4
T_15_10_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VAC2.n13990
T_13_19_wire_logic_cluster/lc_2/cout
T_13_19_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC1.n13983
T_10_22_wire_logic_cluster/lc_2/cout
T_10_22_wire_logic_cluster/lc_3/in_3

Net : n13953
T_20_22_wire_logic_cluster/lc_2/cout
T_20_22_wire_logic_cluster/lc_3/in_3

Net : n13944
T_20_24_wire_logic_cluster/lc_2/cout
T_20_24_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC3.n13997
T_14_21_wire_logic_cluster/lc_2/cout
T_14_21_wire_logic_cluster/lc_3/in_3

Net : n14011
T_7_13_wire_logic_cluster/lc_2/cout
T_7_13_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC4.n14004
T_14_23_wire_logic_cluster/lc_2/cout
T_14_23_wire_logic_cluster/lc_3/in_3

Net : comm_spi.n10480
T_18_11_wire_logic_cluster/lc_0/out
T_18_11_sp4_h_l_5
T_14_11_sp4_h_l_5
T_13_11_sp4_v_t_40
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_0/in_3

T_18_11_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_19_adj_1130
T_11_19_wire_logic_cluster/lc_5/out
T_10_19_sp4_h_l_2
T_14_19_sp4_h_l_2
T_14_19_lc_trk_g0_7
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g2_5
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g2_5
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_28_adj_1084
T_15_20_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_47
T_12_16_sp4_h_l_4
T_13_16_lc_trk_g3_4
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_15_20_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_39
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_20_adj_1129
T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_15_19_sp4_h_l_3
T_14_19_lc_trk_g0_3
T_14_19_input_2_7
T_14_19_wire_logic_cluster/lc_7/in_2

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_7/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g2_7
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_15
T_11_21_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_46
T_8_18_sp4_h_l_11
T_9_18_lc_trk_g3_3
T_9_18_input_2_0
T_9_18_wire_logic_cluster/lc_0/in_2

T_11_21_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g1_3
T_11_22_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_31_adj_1081
T_18_17_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_38
T_15_18_sp4_h_l_3
T_16_18_lc_trk_g3_3
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

T_18_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.n10434
T_14_9_wire_logic_cluster/lc_0/out
T_14_6_sp4_v_t_40
T_11_10_sp4_h_l_10
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_0/in_3

T_14_9_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g1_0
T_13_10_wire_logic_cluster/lc_2/in_3

End 

Net : comm_buf_2_2
T_10_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g1_1
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_18_adj_1094
T_23_21_wire_logic_cluster/lc_4/out
T_23_13_sp12_v_t_23
T_23_16_lc_trk_g2_3
T_23_16_wire_logic_cluster/lc_7/in_0

T_23_21_wire_logic_cluster/lc_4/out
T_23_13_sp12_v_t_23
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_6/in_3

T_23_21_wire_logic_cluster/lc_4/out
T_23_21_lc_trk_g0_4
T_23_21_input_2_4
T_23_21_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC3.bit_cnt_7
T_14_21_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VAC4.bit_cnt_5
T_14_23_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g1_5
T_14_23_wire_logic_cluster/lc_5/in_1

T_14_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g1_5
T_15_23_input_2_4
T_15_23_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC2.n13989
T_13_19_wire_logic_cluster/lc_1/cout
T_13_19_wire_logic_cluster/lc_2/in_3

Net : n13943
T_20_24_wire_logic_cluster/lc_1/cout
T_20_24_wire_logic_cluster/lc_2/in_3

Net : ADC_VAC4.n14003
T_14_23_wire_logic_cluster/lc_1/cout
T_14_23_wire_logic_cluster/lc_2/in_3

Net : ADC_VAC1.n13982
T_10_22_wire_logic_cluster/lc_1/cout
T_10_22_wire_logic_cluster/lc_2/in_3

Net : ADC_VAC3.bit_cnt_5
T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VAC3.n13996
T_14_21_wire_logic_cluster/lc_1/cout
T_14_21_wire_logic_cluster/lc_2/in_3

Net : n13952
T_20_22_wire_logic_cluster/lc_1/cout
T_20_22_wire_logic_cluster/lc_2/in_3

Net : n14010
T_7_13_wire_logic_cluster/lc_1/cout
T_7_13_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadctmp_8
T_10_19_wire_logic_cluster/lc_2/out
T_5_19_sp12_h_l_0
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_0/in_1

T_10_19_wire_logic_cluster/lc_2/out
T_5_19_sp12_h_l_0
T_14_19_lc_trk_g0_4
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_10_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g2_2
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_5_adj_1107
T_12_21_wire_logic_cluster/lc_6/out
T_11_21_sp12_h_l_0
T_15_21_lc_trk_g0_3
T_15_21_input_2_1
T_15_21_wire_logic_cluster/lc_1/in_2

T_12_21_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g2_6
T_12_21_input_2_6
T_12_21_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_7_adj_1105
T_15_17_wire_logic_cluster/lc_6/out
T_6_17_sp12_h_l_0
T_11_17_lc_trk_g0_4
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

T_15_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadctmp_28
T_12_16_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_36
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g0_4
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_1_adj_1148
T_11_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_6
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g2_7
T_11_21_input_2_7
T_11_21_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_2_adj_1110
T_12_21_wire_logic_cluster/lc_4/out
T_11_21_sp4_h_l_0
T_13_21_lc_trk_g2_5
T_13_21_wire_logic_cluster/lc_7/in_0

T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g0_4
T_12_21_input_2_4
T_12_21_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_12_adj_1100
T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_10_18_lc_trk_g2_5
T_10_18_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_13
T_10_18_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_45
T_11_21_lc_trk_g0_0
T_11_21_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_10_15_sp4_v_t_36
T_9_17_lc_trk_g0_1
T_9_17_input_2_7
T_9_17_wire_logic_cluster/lc_7/in_2

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_2_adj_1074
T_7_21_wire_logic_cluster/lc_5/out
T_7_17_sp4_v_t_47
T_7_19_lc_trk_g3_2
T_7_19_wire_logic_cluster/lc_1/in_0

T_7_21_wire_logic_cluster/lc_5/out
T_7_21_lc_trk_g2_5
T_7_21_input_2_5
T_7_21_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_25_adj_1124
T_16_19_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_39
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_4/in_0

T_16_19_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_42
T_16_19_lc_trk_g3_2
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_16_19_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_39
T_16_18_lc_trk_g3_7
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VAC2.n13988
T_13_19_wire_logic_cluster/lc_0/cout
T_13_19_wire_logic_cluster/lc_1/in_3

Net : ADC_VAC1.n13981
T_10_22_wire_logic_cluster/lc_0/cout
T_10_22_wire_logic_cluster/lc_1/in_3

Net : ADC_VAC4.n14002
T_14_23_wire_logic_cluster/lc_0/cout
T_14_23_wire_logic_cluster/lc_1/in_3

Net : n14009
T_7_13_wire_logic_cluster/lc_0/cout
T_7_13_wire_logic_cluster/lc_1/in_3

Net : ADC_VAC3.n13995
T_14_21_wire_logic_cluster/lc_0/cout
T_14_21_wire_logic_cluster/lc_1/in_3

Net : n13942
T_20_24_wire_logic_cluster/lc_0/cout
T_20_24_wire_logic_cluster/lc_1/in_3

Net : n13951
T_20_22_wire_logic_cluster/lc_0/cout
T_20_22_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadctmp_3_adj_1109
T_13_21_wire_logic_cluster/lc_7/out
T_13_19_sp4_v_t_43
T_12_21_lc_trk_g0_6
T_12_21_wire_logic_cluster/lc_5/in_1

T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_input_2_7
T_13_21_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_26_adj_1086
T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_41
T_16_20_lc_trk_g0_4
T_16_20_input_2_4
T_16_20_wire_logic_cluster/lc_4/in_2

T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_4/in_3

End 

Net : CLOCK_DDS.tmp_buf_3
T_19_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_0
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_5/in_1

End 

Net : n14_cascade_
T_16_23_wire_logic_cluster/lc_4/ltout
T_16_23_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_6_adj_1070
T_7_19_wire_logic_cluster/lc_0/out
T_7_15_sp4_v_t_37
T_7_16_lc_trk_g2_5
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_7_19_wire_logic_cluster/lc_0/out
T_7_19_lc_trk_g3_0
T_7_19_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_27_adj_1049
T_23_18_wire_logic_cluster/lc_3/out
T_24_15_sp4_v_t_47
T_23_17_lc_trk_g0_1
T_23_17_input_2_1
T_23_17_wire_logic_cluster/lc_1/in_2

T_23_18_wire_logic_cluster/lc_3/out
T_23_18_lc_trk_g0_3
T_23_18_wire_logic_cluster/lc_4/in_1

T_23_18_wire_logic_cluster/lc_3/out
T_23_18_lc_trk_g0_3
T_23_18_input_2_3
T_23_18_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_30_adj_1119
T_15_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_45
T_15_9_lc_trk_g2_0
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_input_2_4
T_15_11_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/in_3

End 

Net : CLOCK_DDS.tmp_buf_12
T_18_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_36
T_18_15_lc_trk_g3_4
T_18_15_input_2_3
T_18_15_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_20_adj_1056
T_23_22_wire_logic_cluster/lc_4/out
T_23_18_sp4_v_t_45
T_23_19_lc_trk_g3_5
T_23_19_input_2_6
T_23_19_wire_logic_cluster/lc_6/in_2

T_23_22_wire_logic_cluster/lc_4/out
T_23_22_lc_trk_g0_4
T_23_22_wire_logic_cluster/lc_5/in_1

T_23_22_wire_logic_cluster/lc_4/out
T_23_22_lc_trk_g0_4
T_23_22_input_2_4
T_23_22_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_24_adj_1052
T_12_21_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_36
T_13_18_lc_trk_g2_4
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

T_12_21_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g1_0
T_12_20_wire_logic_cluster/lc_5/in_0

T_12_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g0_0
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

End 

Net : M_CS3
T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g3_4
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_13_20_sp12_h_l_0
T_12_20_sp12_v_t_23
T_0_32_span12_horz_0
T_6_32_sp4_h_l_7
T_5_32_sp4_v_t_42
T_5_33_lc_trk_g0_2
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_CS2
T_7_21_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g1_2
T_7_21_input_2_1
T_7_21_wire_logic_cluster/lc_1/in_2

T_7_21_wire_logic_cluster/lc_2/out
T_7_20_sp4_v_t_36
T_4_24_sp4_h_l_6
T_0_24_span4_horz_19
T_0_24_span4_vert_t_15
T_0_27_lc_trk_g0_7
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_CS4
T_16_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_input_2_4
T_16_23_wire_logic_cluster/lc_4/in_2

T_16_23_wire_logic_cluster/lc_5/out
T_16_23_sp12_h_l_1
T_26_23_sp4_h_l_10
T_29_23_sp4_v_t_38
T_29_27_sp4_v_t_38
T_29_31_sp4_v_t_38
T_29_33_lc_trk_g0_3
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : comm_spi.n10476
T_18_10_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_45
T_18_12_sp4_v_t_46
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_0/in_3

T_18_10_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n10468
T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_3/in_3

T_16_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n10433
T_13_9_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_2/in_0

T_13_9_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_8_adj_1141
T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g0_3
T_9_19_input_2_3
T_9_19_wire_logic_cluster/lc_3/in_2

T_9_20_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g0_3
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_4_adj_1108
T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_6/in_0

T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_5/in_3

End 

Net : TEST_LED
T_6_14_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g0_3
T_6_14_wire_logic_cluster/lc_3/in_0

T_6_14_wire_logic_cluster/lc_3/out
T_6_13_sp12_v_t_22
T_6_1_sp12_v_t_22
T_6_2_sp4_v_t_44
T_6_0_span4_vert_13
T_2_0_span4_horz_r_2
T_4_0_lc_trk_g1_2
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : cmd_rdadctmp_0_adj_1112
T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g0_1
T_12_22_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g0_1
T_12_22_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_rdadctmp_29_adj_1120
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_27
T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_4_adj_1072
T_7_19_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g1_4
T_7_19_wire_logic_cluster/lc_3/in_0

T_7_19_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g1_4
T_7_19_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_19_adj_1093
T_23_16_wire_logic_cluster/lc_7/out
T_24_15_lc_trk_g2_7
T_24_15_wire_logic_cluster/lc_5/in_0

T_23_16_wire_logic_cluster/lc_7/out
T_23_16_lc_trk_g1_7
T_23_16_wire_logic_cluster/lc_7/in_1

T_23_16_wire_logic_cluster/lc_7/out
T_23_16_lc_trk_g1_7
T_23_16_input_2_2
T_23_16_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_11_adj_1065
T_9_16_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_6/in_0

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_1_adj_1111
T_12_22_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_4/in_0

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g0_3
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_24_adj_1125
T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_1/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_25
T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g2_6
T_12_16_input_2_6
T_12_16_wire_logic_cluster/lc_6/in_2

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g2_6
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_21_adj_1091
T_22_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g0_1
T_22_20_wire_logic_cluster/lc_1/in_0

T_22_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g2_1
T_21_20_input_2_5
T_21_20_wire_logic_cluster/lc_5/in_2

T_22_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g2_1
T_21_20_input_2_1
T_21_20_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_2_adj_1147
T_9_21_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_7/in_0

T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_input_2_2
T_9_21_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_0_adj_1149
T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_7/in_0

End 

Net : cmd_rdadctmp_25_adj_1087
T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_9_adj_1103
T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g2_3
T_11_17_input_2_7
T_11_17_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_9_adj_1140
T_9_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g1_3
T_9_19_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g1_3
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g1_3
T_9_19_input_2_2
T_9_19_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_3_adj_1146
T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g2_7
T_9_20_wire_logic_cluster/lc_6/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g2_7
T_9_20_input_2_7
T_9_20_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_7_adj_1069
T_7_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g3_5
T_7_16_wire_logic_cluster/lc_5/in_1

T_7_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g3_5
T_7_16_input_2_4
T_7_16_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_7
T_10_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_4/in_1

T_10_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_4
T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g1_7
T_10_19_wire_logic_cluster/lc_7/in_1

T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g1_7
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_0
T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g1_4
T_10_18_wire_logic_cluster/lc_4/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g1_4
T_10_18_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_0_adj_1076
T_7_21_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g1_4
T_7_21_wire_logic_cluster/lc_6/in_1

T_7_21_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g1_4
T_7_21_wire_logic_cluster/lc_4/in_3

End 

Net : CLOCK_DDS.tmp_buf_7
T_19_16_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g2_0
T_18_15_wire_logic_cluster/lc_7/in_1

End 

Net : CLOCK_DDS.tmp_buf_14
T_18_15_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_10_adj_1139
T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_4/in_1

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g3_4
T_9_19_input_2_5
T_9_19_wire_logic_cluster/lc_5/in_2

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadctmp_11_adj_1101
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_12
T_11_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g3_2
T_10_18_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_11_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g3_2
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_12_adj_1064
T_9_17_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_5/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g2_6
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

T_9_17_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g0_6
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

End 

Net : CLOCK_DDS.tmp_buf_8
T_18_15_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g0_7
T_18_15_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_13_adj_1136
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_4/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_14_adj_1062
T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_7/in_1

T_9_16_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_3/in_1

T_9_16_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_1/in_3

End 

Net : CLOCK_DDS.tmp_buf_11
T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_15_adj_1061
T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_input_2_3
T_9_15_wire_logic_cluster/lc_3/in_2

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_17
T_15_21_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g0_6
T_15_21_input_2_6
T_15_21_wire_logic_cluster/lc_6/in_2

T_15_21_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_17_adj_1132
T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_18_adj_1131
T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_5/in_1

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_3_adj_1073
T_7_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g2_1
T_7_19_wire_logic_cluster/lc_4/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g2_1
T_7_19_input_2_1
T_7_19_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_19
T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_7/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g1_7
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

T_15_21_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g1_7
T_15_22_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_5
T_10_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_6/in_1

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

End 

Net : comm_rx_buf_2
T_22_12_wire_logic_cluster/lc_5/out
T_22_12_lc_trk_g2_5
T_22_12_wire_logic_cluster/lc_4/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_22_5_sp12_v_t_22
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_3/in_3

T_22_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_47
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_3
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_47
T_19_12_sp4_h_l_3
T_22_12_sp4_v_t_45
T_19_16_sp4_h_l_1
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_3/in_0

T_22_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_47
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_3
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_5/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_23_11_sp4_v_t_43
T_20_11_sp4_h_l_0
T_16_11_sp4_h_l_3
T_15_11_sp4_v_t_44
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_5/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_23_11_sp4_v_t_43
T_20_11_sp4_h_l_0
T_16_11_sp4_h_l_3
T_15_11_sp4_v_t_44
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_1/in_0

T_22_12_wire_logic_cluster/lc_5/out
T_23_11_sp4_v_t_43
T_20_11_sp4_h_l_0
T_16_11_sp4_h_l_3
T_15_11_sp4_v_t_44
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_0/in_0

T_22_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_47
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_3
T_11_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_6/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_47
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_3
T_11_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_0/in_0

T_22_12_wire_logic_cluster/lc_5/out
T_22_5_sp12_v_t_22
T_11_17_sp12_h_l_1
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_47
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_3
T_11_12_sp4_h_l_6
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_wire_logic_cluster/lc_1/in_0

T_22_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_47
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_3
T_11_12_sp4_h_l_6
T_10_12_sp4_v_t_37
T_10_15_lc_trk_g0_5
T_10_15_wire_logic_cluster/lc_6/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_47
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_3
T_11_12_sp4_h_l_6
T_10_12_sp4_v_t_37
T_9_14_lc_trk_g0_0
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_1_adj_1075
T_7_21_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g2_6
T_7_21_wire_logic_cluster/lc_5/in_1

T_7_21_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g2_6
T_7_21_input_2_6
T_7_21_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_8_adj_1068
T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_4/in_1

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_2/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_6_adj_1143
T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g3_4
T_9_20_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g3_4
T_9_20_wire_logic_cluster/lc_2/in_1

End 

Net : DDS_MOSI1
T_13_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_6/out
T_12_16_sp12_h_l_0
T_11_4_sp12_v_t_23
T_11_0_span12_vert_7
T_11_0_lc_trk_g0_7
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : cmd_rdadctmp_23_adj_1126
T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : comm_rx_buf_1
T_22_12_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g2_6
T_22_12_wire_logic_cluster/lc_5/in_1

T_22_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_16_12_lc_trk_g0_0
T_16_12_wire_logic_cluster/lc_4/in_0

T_22_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_37
T_23_13_sp4_v_t_45
T_23_17_lc_trk_g0_0
T_23_17_wire_logic_cluster/lc_7/in_1

T_22_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_6/in_1

T_22_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_12_sp4_v_t_45
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_6/out
T_22_6_sp12_v_t_23
T_22_14_sp4_v_t_37
T_19_18_sp4_h_l_0
T_20_18_lc_trk_g2_0
T_20_18_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_36
T_19_13_sp4_h_l_6
T_15_13_sp4_h_l_6
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_0/in_3

T_22_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_12_12_sp4_h_l_1
T_15_12_sp4_v_t_43
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_7/in_1

T_22_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_12_12_sp4_h_l_1
T_15_12_sp4_v_t_43
T_14_14_lc_trk_g1_6
T_14_14_wire_logic_cluster/lc_7/in_0

T_22_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_10_12_sp4_h_l_6
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_36
T_19_13_sp4_h_l_6
T_15_13_sp4_h_l_6
T_11_13_sp4_h_l_9
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_3/in_0

T_22_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_14_12_sp4_h_l_3
T_17_12_sp4_v_t_45
T_14_16_sp4_h_l_8
T_13_16_sp4_v_t_45
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_2/in_0

T_22_12_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_36
T_19_13_sp4_h_l_6
T_15_13_sp4_h_l_6
T_11_13_sp4_h_l_9
T_10_13_sp4_v_t_38
T_10_15_lc_trk_g3_3
T_10_15_wire_logic_cluster/lc_4/in_0

T_22_12_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_36
T_19_13_sp4_h_l_6
T_15_13_sp4_h_l_6
T_11_13_sp4_h_l_9
T_10_13_sp4_v_t_38
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_0/in_0

End 

Net : comm_rx_buf_4
T_22_12_wire_logic_cluster/lc_3/out
T_22_12_lc_trk_g0_3
T_22_12_wire_logic_cluster/lc_2/in_1

T_22_12_wire_logic_cluster/lc_3/out
T_23_12_sp4_h_l_6
T_22_12_sp4_v_t_37
T_22_16_lc_trk_g0_0
T_22_16_wire_logic_cluster/lc_7/in_1

T_22_12_wire_logic_cluster/lc_3/out
T_16_12_sp12_h_l_1
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_3/in_0

T_22_12_wire_logic_cluster/lc_3/out
T_23_12_sp4_h_l_6
T_22_12_sp4_v_t_37
T_19_16_sp4_h_l_0
T_18_16_lc_trk_g1_0
T_18_16_wire_logic_cluster/lc_1/in_0

T_22_12_wire_logic_cluster/lc_3/out
T_16_12_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_13_lc_trk_g2_6
T_15_13_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_3/out
T_16_12_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_13_sp4_v_t_44
T_15_9_sp4_v_t_37
T_14_13_lc_trk_g1_0
T_14_13_wire_logic_cluster/lc_3/in_0

T_22_12_wire_logic_cluster/lc_3/out
T_16_12_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_13_sp4_v_t_44
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_2/in_0

T_22_12_wire_logic_cluster/lc_3/out
T_16_12_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_13_sp4_v_t_44
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_4/in_1

T_22_12_wire_logic_cluster/lc_3/out
T_23_12_sp4_h_l_6
T_22_12_sp4_v_t_37
T_19_16_sp4_h_l_0
T_15_16_sp4_h_l_8
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_5/in_1

T_22_12_wire_logic_cluster/lc_3/out
T_16_12_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_13_sp4_v_t_44
T_15_9_sp4_v_t_40
T_12_13_sp4_h_l_10
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_7/in_0

T_22_12_wire_logic_cluster/lc_3/out
T_23_12_sp4_h_l_6
T_22_12_sp4_v_t_37
T_19_16_sp4_h_l_0
T_15_16_sp4_h_l_8
T_14_16_sp4_v_t_39
T_14_12_sp4_v_t_47
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_3/out
T_16_12_sp12_h_l_1
T_4_12_sp12_h_l_1
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_3/out
T_16_12_sp12_h_l_1
T_15_12_sp12_v_t_22
T_15_15_sp4_v_t_42
T_12_15_sp4_h_l_1
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_1/in_0

T_22_12_wire_logic_cluster/lc_3/out
T_23_12_sp4_h_l_6
T_22_12_sp4_v_t_37
T_19_16_sp4_h_l_0
T_15_16_sp4_h_l_8
T_14_16_sp4_v_t_39
T_14_12_sp4_v_t_47
T_11_12_sp4_h_l_4
T_10_12_sp4_v_t_41
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_5/in_0

End 

Net : comm_rx_buf_5
T_22_12_wire_logic_cluster/lc_2/out
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_2/out
T_22_10_sp12_v_t_23
T_22_17_lc_trk_g2_3
T_22_17_input_2_1
T_22_17_wire_logic_cluster/lc_1/in_2

T_22_12_wire_logic_cluster/lc_2/out
T_22_12_sp4_h_l_9
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_0
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_0/in_0

T_22_12_wire_logic_cluster/lc_2/out
T_22_12_sp4_h_l_9
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_0
T_15_12_lc_trk_g2_0
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

T_22_12_wire_logic_cluster/lc_2/out
T_23_9_sp4_v_t_45
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_2/in_0

T_22_12_wire_logic_cluster/lc_2/out
T_23_9_sp4_v_t_45
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_4/in_1

T_22_12_wire_logic_cluster/lc_2/out
T_22_12_sp4_h_l_9
T_18_12_sp4_h_l_0
T_17_12_sp4_v_t_37
T_16_16_lc_trk_g1_0
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_22_12_wire_logic_cluster/lc_2/out
T_22_10_sp12_v_t_23
T_22_14_sp4_v_t_41
T_22_18_sp4_v_t_41
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_2/in_0

T_22_12_wire_logic_cluster/lc_2/out
T_23_9_sp4_v_t_45
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_4
T_15_13_sp4_v_t_47
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_3/in_3

T_22_12_wire_logic_cluster/lc_2/out
T_22_12_sp4_h_l_9
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_0
T_10_12_sp4_h_l_0
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_1/in_0

T_22_12_wire_logic_cluster/lc_2/out
T_22_12_sp4_h_l_9
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_0
T_10_12_sp4_h_l_0
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_2/out
T_22_12_sp4_h_l_9
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_0
T_13_12_sp4_v_t_37
T_12_15_lc_trk_g2_5
T_12_15_wire_logic_cluster/lc_3/in_0

T_22_12_wire_logic_cluster/lc_2/out
T_22_12_sp4_h_l_9
T_18_12_sp4_h_l_0
T_14_12_sp4_h_l_0
T_13_12_sp4_v_t_37
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_6/in_0

T_22_12_wire_logic_cluster/lc_2/out
T_23_9_sp4_v_t_45
T_20_13_sp4_h_l_1
T_16_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_11_13_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_2
T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_29
T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_0/in_3

End 

Net : comm_rx_buf_3
T_22_12_wire_logic_cluster/lc_4/out
T_22_12_lc_trk_g0_4
T_22_12_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_4/out
T_23_10_sp4_v_t_36
T_23_14_sp4_v_t_41
T_22_17_lc_trk_g3_1
T_22_17_input_2_0
T_22_17_wire_logic_cluster/lc_0/in_2

T_22_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_5
T_16_12_sp4_h_l_8
T_15_12_lc_trk_g1_0
T_15_12_wire_logic_cluster/lc_4/in_1

T_22_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_5
T_16_12_sp4_h_l_8
T_15_12_sp4_v_t_45
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_4/in_1

T_22_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_5
T_16_12_sp4_h_l_8
T_15_12_sp4_v_t_39
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_2/in_1

T_22_12_wire_logic_cluster/lc_4/out
T_23_10_sp4_v_t_36
T_23_14_sp4_v_t_41
T_23_18_sp4_v_t_41
T_23_20_lc_trk_g3_4
T_23_20_wire_logic_cluster/lc_7/in_0

T_22_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_5
T_16_12_sp4_h_l_8
T_15_12_sp4_v_t_39
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_5
T_16_12_sp4_h_l_8
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_5/in_3

T_22_12_wire_logic_cluster/lc_4/out
T_22_11_sp4_v_t_40
T_19_11_sp4_h_l_5
T_15_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_4/out
T_22_11_sp4_v_t_40
T_19_11_sp4_h_l_5
T_15_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_0/in_0

T_22_12_wire_logic_cluster/lc_4/out
T_22_11_sp4_v_t_40
T_19_11_sp4_h_l_5
T_15_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_15_sp4_v_t_46
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_7/in_0

T_22_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_5
T_16_12_sp4_h_l_8
T_12_12_sp4_h_l_11
T_11_12_sp4_v_t_40
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_3/in_0

T_22_12_wire_logic_cluster/lc_4/out
T_22_11_sp4_v_t_40
T_19_11_sp4_h_l_5
T_15_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_11_11_sp4_h_l_2
T_10_11_sp4_v_t_45
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_5
T_16_12_sp4_h_l_8
T_12_12_sp4_h_l_11
T_11_12_sp4_v_t_40
T_10_16_lc_trk_g1_5
T_10_16_wire_logic_cluster/lc_0/in_0

End 

Net : comm_rx_buf_6
T_22_12_wire_logic_cluster/lc_1/out
T_22_12_lc_trk_g0_1
T_22_12_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_1/out
T_22_9_sp12_v_t_22
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_6/in_1

T_22_12_wire_logic_cluster/lc_1/out
T_18_12_sp12_h_l_1
T_6_12_sp12_h_l_1
T_16_12_lc_trk_g0_6
T_16_12_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_1/out
T_18_12_sp12_h_l_1
T_6_12_sp12_h_l_1
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_1/in_1

T_22_12_wire_logic_cluster/lc_1/out
T_23_10_sp4_v_t_46
T_23_14_sp4_v_t_46
T_20_18_sp4_h_l_11
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_2/in_0

T_22_12_wire_logic_cluster/lc_1/out
T_22_1_sp12_v_t_22
T_11_13_sp12_h_l_1
T_15_13_lc_trk_g1_2
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

T_22_12_wire_logic_cluster/lc_1/out
T_22_12_sp4_h_l_7
T_18_12_sp4_h_l_7
T_17_12_sp4_v_t_36
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_1/in_3

T_22_12_wire_logic_cluster/lc_1/out
T_22_1_sp12_v_t_22
T_11_13_sp12_h_l_1
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_5/in_3

T_22_12_wire_logic_cluster/lc_1/out
T_23_10_sp4_v_t_46
T_20_14_sp4_h_l_4
T_16_14_sp4_h_l_7
T_12_14_sp4_h_l_10
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_2/in_1

T_22_12_wire_logic_cluster/lc_1/out
T_18_12_sp12_h_l_1
T_6_12_sp12_h_l_1
T_11_12_lc_trk_g0_5
T_11_12_wire_logic_cluster/lc_3/in_0

T_22_12_wire_logic_cluster/lc_1/out
T_23_10_sp4_v_t_46
T_20_14_sp4_h_l_4
T_16_14_sp4_h_l_7
T_15_14_sp4_v_t_36
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_6/in_0

T_22_12_wire_logic_cluster/lc_1/out
T_18_12_sp12_h_l_1
T_6_12_sp12_h_l_1
T_9_12_lc_trk_g0_1
T_9_12_wire_logic_cluster/lc_5/in_0

T_22_12_wire_logic_cluster/lc_1/out
T_22_12_sp4_h_l_7
T_18_12_sp4_h_l_7
T_14_12_sp4_h_l_7
T_13_12_sp4_v_t_42
T_12_15_lc_trk_g3_2
T_12_15_wire_logic_cluster/lc_5/in_0

T_22_12_wire_logic_cluster/lc_1/out
T_22_12_sp4_h_l_7
T_18_12_sp4_h_l_7
T_14_12_sp4_h_l_7
T_13_12_sp4_v_t_42
T_10_16_sp4_h_l_7
T_9_12_sp4_v_t_37
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_1/in_0

End 

Net : cmd_rdadctmp_30
T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_6
T_10_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g1_5
T_10_19_wire_logic_cluster/lc_5/in_1

T_10_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g1_5
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_31_adj_1118
T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_4_adj_1145
T_9_20_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_input_2_7
T_9_19_wire_logic_cluster/lc_7/in_2

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g3_6
T_9_20_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadctmp_7_adj_1142
T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_1
T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g0_0
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g0_0
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_10_adj_1102
T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

T_11_18_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g2_3
T_10_17_input_2_3
T_10_17_wire_logic_cluster/lc_3/in_2

T_11_18_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g2_3
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_13_adj_1063
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g0_5
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g0_5
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_9_16_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_14_adj_1098
T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_12_19_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g2_3
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_5_adj_1071
T_7_19_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g0_3
T_7_19_input_2_3
T_7_19_wire_logic_cluster/lc_3/in_2

T_7_19_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_26
T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_26_adj_1050
T_23_18_wire_logic_cluster/lc_0/out
T_23_18_lc_trk_g2_0
T_23_18_input_2_0
T_23_18_wire_logic_cluster/lc_0/in_2

T_23_18_wire_logic_cluster/lc_0/out
T_23_18_lc_trk_g2_0
T_23_18_wire_logic_cluster/lc_3/in_3

T_23_18_wire_logic_cluster/lc_0/out
T_23_18_lc_trk_g2_0
T_23_18_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_21_adj_1055
T_23_22_wire_logic_cluster/lc_5/out
T_23_21_lc_trk_g1_5
T_23_21_input_2_6
T_23_21_wire_logic_cluster/lc_6/in_2

T_23_22_wire_logic_cluster/lc_5/out
T_23_22_lc_trk_g1_5
T_23_22_wire_logic_cluster/lc_5/in_3

T_23_22_wire_logic_cluster/lc_5/out
T_23_22_lc_trk_g1_5
T_23_22_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_3
T_10_19_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g0_3
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

T_10_19_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g0_3
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

End 

Net : M_SCLK4
T_13_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g0_5
T_13_23_input_2_5
T_13_23_wire_logic_cluster/lc_5/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_13_23_sp12_h_l_1
T_24_23_sp12_v_t_22
T_24_26_sp4_v_t_42
T_25_30_sp4_h_l_7
T_28_30_sp4_v_t_37
T_28_33_span4_horz_r_2
T_31_33_lc_trk_g0_6
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_SCLK3
T_12_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g0_1
T_12_21_input_2_1
T_12_21_wire_logic_cluster/lc_1/in_2

T_12_21_wire_logic_cluster/lc_1/out
T_8_21_sp12_h_l_1
T_7_21_sp12_v_t_22
T_7_33_lc_trk_g1_1
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_SCLK2
T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g2_4
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

T_11_17_wire_logic_cluster/lc_4/out
T_4_17_sp12_h_l_0
T_3_17_sp12_v_t_23
T_3_25_sp4_v_t_37
T_0_29_span4_horz_13
T_0_29_span4_vert_t_14
T_0_30_lc_trk_g0_6
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_SCLK1
T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g0_0
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_10_21_wire_logic_cluster/lc_0/out
T_9_21_sp4_h_l_8
T_5_21_sp4_h_l_11
T_0_21_span4_horz_7
T_0_17_span4_vert_t_13
T_0_18_lc_trk_g1_5
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLOCK_DDS.tmp_buf_6
T_19_15_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g1_7
T_19_16_input_2_0
T_19_16_wire_logic_cluster/lc_0/in_2

End 

Net : CLOCK_DDS.tmp_buf_5
T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g3_6
T_19_15_input_2_7
T_19_15_wire_logic_cluster/lc_7/in_2

End 

Net : CLOCK_DDS.tmp_buf_4
T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g1_5
T_19_15_input_2_6
T_19_15_wire_logic_cluster/lc_6/in_2

End 

Net : DDS_SCK1
T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g0_4
T_13_16_input_2_4
T_13_16_wire_logic_cluster/lc_4/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_13_8_sp12_v_t_23
T_13_0_span12_vert_15
T_13_0_span4_vert_19
T_9_0_span4_horz_r_3
T_5_0_span4_horz_r_3
T_8_0_lc_trk_g1_7
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLOCK_DDS.tmp_buf_13
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_input_2_4
T_18_15_wire_logic_cluster/lc_4/in_2

End 

Net : CLOCK_DDS.tmp_buf_2
T_19_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g0_2
T_19_15_input_2_4
T_19_15_wire_logic_cluster/lc_4/in_2

End 

Net : CLOCK_DDS.tmp_buf_10
T_18_15_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g3_0
T_18_15_input_2_1
T_18_15_wire_logic_cluster/lc_1/in_2

End 

Net : CLOCK_DDS.tmp_buf_9
T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

End 

Net : CLOCK_DDS.tmp_buf_1
T_19_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g3_1
T_19_15_input_2_2
T_19_15_wire_logic_cluster/lc_2/in_2

End 

Net : CLOCK_DDS.tmp_buf_0
T_19_15_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_input_2_1
T_19_15_wire_logic_cluster/lc_1/in_2

End 

Net : comm_spi.n10464
T_15_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g1_0
T_16_10_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_5_adj_1144
T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_4/in_3

End 

Net : comm_spi.n10467
T_16_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g1_2
T_17_10_wire_logic_cluster/lc_0/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : clk_16MHz
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_7_glb2local_0
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_2/in_0

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_6_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_7_15_wire_logic_cluster/lc_3/clk

End 

Net : clk_32MHz
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_7_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_8_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_10_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_9_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_11_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_12_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_11_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_12_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_13_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_14_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_13_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_14_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_15_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_16_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_27_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_19_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_20_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_21_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_22_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_23_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_24_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_25_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_26_wire_bram/ram/WCLK

End 

Net : bfn_9_13_0_
Net : bfn_6_16_0_
Net : bfn_3_7_0_
Net : bfn_16_18_0_
Net : bfn_16_16_0_
Net : comm_spi.n16911_cascade_
T_13_10_wire_logic_cluster/lc_1/ltout
T_13_10_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.n16908
T_13_10_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g3_6
T_13_10_wire_logic_cluster/lc_6/in_1

T_13_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_4/in_0

T_13_10_wire_logic_cluster/lc_6/out
T_13_10_sp4_h_l_1
T_15_10_lc_trk_g2_4
T_15_10_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n16905_cascade_
T_16_10_wire_logic_cluster/lc_1/ltout
T_16_10_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.n16905
T_16_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g1_1
T_16_10_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n16902
T_18_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_4/in_0

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_3/in_0

T_18_9_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g0_4
T_17_10_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n16899
T_24_13_wire_logic_cluster/lc_6/out
T_24_13_lc_trk_g3_6
T_24_13_wire_logic_cluster/lc_6/in_3

T_24_13_wire_logic_cluster/lc_6/out
T_24_12_sp4_v_t_44
T_21_12_sp4_h_l_3
T_17_12_sp4_h_l_3
T_18_12_lc_trk_g2_3
T_18_12_wire_logic_cluster/lc_0/in_1

T_24_13_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_36
T_21_10_sp4_h_l_1
T_17_10_sp4_h_l_4
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n16896
T_18_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_3/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_0/in_1

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_14_12_sp4_h_l_2
T_17_12_sp4_v_t_39
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_0/in_0

End 

Net : comm_tx_buf_0
T_12_11_wire_logic_cluster/lc_2/out
T_7_11_sp12_h_l_0
T_14_11_lc_trk_g1_0
T_14_11_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g2_2
T_13_10_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g2_2
T_13_10_wire_logic_cluster/lc_1/in_3

End 

Net : comm_tx_buf_1
T_12_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_45
T_13_8_sp4_v_t_41
T_13_10_lc_trk_g2_4
T_13_10_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_45
T_13_8_sp4_v_t_41
T_13_10_lc_trk_g2_4
T_13_10_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_45
T_13_8_sp4_v_t_41
T_13_10_lc_trk_g2_4
T_13_10_wire_logic_cluster/lc_6/in_0

End 

Net : comm_tx_buf_2
T_11_14_wire_logic_cluster/lc_4/out
T_4_14_sp12_h_l_0
T_15_2_sp12_v_t_23
T_15_11_lc_trk_g3_7
T_15_11_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_0
T_13_10_sp4_v_t_43
T_14_10_sp4_h_l_6
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_0
T_13_10_sp4_v_t_43
T_14_10_sp4_h_l_6
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_1/in_0

End 

Net : comm_tx_buf_3
T_11_16_wire_logic_cluster/lc_6/out
T_11_10_sp12_v_t_23
T_12_10_sp12_h_l_0
T_16_10_lc_trk_g0_3
T_16_10_wire_logic_cluster/lc_0/in_3

T_11_16_wire_logic_cluster/lc_6/out
T_11_10_sp12_v_t_23
T_12_10_sp12_h_l_0
T_17_10_sp4_h_l_7
T_20_10_sp4_v_t_42
T_19_12_lc_trk_g1_7
T_19_12_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_6/out
T_11_10_sp12_v_t_23
T_12_10_sp12_h_l_0
T_11_10_sp4_h_l_1
T_15_10_sp4_h_l_1
T_18_6_sp4_v_t_36
T_18_9_lc_trk_g1_4
T_18_9_wire_logic_cluster/lc_4/in_1

End 

Net : comm_tx_buf_4
T_14_15_wire_logic_cluster/lc_2/out
T_14_15_sp4_h_l_9
T_17_11_sp4_v_t_38
T_17_7_sp4_v_t_43
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_7/in_1

T_14_15_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_24_13_lc_trk_g0_4
T_24_13_wire_logic_cluster/lc_4/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_24_13_lc_trk_g0_4
T_24_13_wire_logic_cluster/lc_6/in_0

End 

Net : comm_tx_buf_5
T_11_11_wire_logic_cluster/lc_7/out
T_11_11_sp4_h_l_3
T_15_11_sp4_h_l_6
T_18_11_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_7/out
T_11_11_sp4_h_l_3
T_15_11_sp4_h_l_6
T_18_11_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_3/in_1

T_11_11_wire_logic_cluster/lc_7/out
T_11_11_sp4_h_l_3
T_15_11_sp4_h_l_6
T_19_11_sp4_h_l_9
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_5/in_1

End 

Net : comm_tx_buf_6
T_12_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_41
T_14_11_sp4_h_l_9
T_18_11_sp4_h_l_0
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_41
T_14_11_sp4_h_l_9
T_18_11_sp4_h_l_0
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_41
T_14_11_sp4_h_l_9
T_18_11_sp4_h_l_0
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_13_16_0_
Net : bfn_10_17_0_
Net : bfn_10_15_0_
Net : M_START
T_11_24_wire_logic_cluster/lc_2/out
T_11_23_sp4_v_t_36
T_11_27_sp4_v_t_41
T_11_31_sp4_v_t_42
T_7_33_span4_horz_r_1
T_8_33_lc_trk_g1_5
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_MISO4
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_21_sp12_v_t_23
T_19_21_sp12_h_l_0
T_7_21_sp12_h_l_0
T_12_21_sp4_h_l_7
T_11_21_sp4_v_t_36
T_11_22_lc_trk_g3_4
T_11_22_input_2_1
T_11_22_wire_logic_cluster/lc_1/in_2

End 

Net : M_MISO3
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_7_25_sp12_h_l_0
T_10_25_sp4_h_l_5
T_13_21_sp4_v_t_46
T_12_22_lc_trk_g3_6
T_12_22_input_2_1
T_12_22_wire_logic_cluster/lc_1/in_2

End 

Net : M_MISO2
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_16
T_4_28_sp4_h_l_1
T_7_24_sp4_v_t_42
T_7_20_sp4_v_t_38
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_4/in_1

End 

Net : M_MISO1
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_24
T_3_20_sp4_h_l_3
T_7_20_sp4_h_l_6
T_10_16_sp4_v_t_37
T_10_18_lc_trk_g2_0
T_10_18_input_2_4
T_10_18_wire_logic_cluster/lc_4/in_2

End 

Net : M_DRDY4
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_17_23_sp12_h_l_0
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_5/in_1

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_16_27_sp4_h_l_1
T_15_23_sp4_v_t_43
T_15_24_lc_trk_g2_3
T_15_24_input_2_3
T_15_24_wire_logic_cluster/lc_3/in_2

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_17_23_sp12_h_l_0
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_1/in_1

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_22_lc_trk_g2_3
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_3/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_17_27_sp12_h_l_0
T_16_27_sp4_h_l_1
T_15_23_sp4_v_t_43
T_16_23_sp4_h_l_11
T_15_23_lc_trk_g1_3
T_15_23_input_2_6
T_15_23_wire_logic_cluster/lc_6/in_2

End 

Net : M_DRDY3
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_10_25_sp4_h_l_7
T_13_21_sp4_v_t_36
T_12_23_lc_trk_g0_1
T_12_23_wire_logic_cluster/lc_6/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_10_25_sp4_h_l_7
T_13_21_sp4_v_t_42
T_13_17_sp4_v_t_42
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_4/in_1

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_38
T_14_22_lc_trk_g2_6
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_38
T_15_17_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_25_sp12_v_t_23
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_38
T_15_17_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_7/in_3

End 

Net : M_DRDY2
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_4
T_4_21_sp4_v_t_47
T_5_21_sp4_h_l_10
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_2/in_1

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_4
T_4_21_sp4_v_t_47
T_5_21_sp4_h_l_10
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_3/in_0

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_4
T_6_25_sp4_h_l_9
T_10_25_sp4_h_l_0
T_13_21_sp4_v_t_43
T_13_17_sp4_v_t_39
T_13_20_lc_trk_g0_7
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_4
T_6_25_sp4_h_l_9
T_10_25_sp4_h_l_0
T_13_21_sp4_v_t_43
T_13_17_sp4_v_t_39
T_13_20_lc_trk_g0_7
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_4
T_6_25_sp4_h_l_9
T_10_25_sp4_h_l_0
T_13_21_sp4_v_t_43
T_13_17_sp4_v_t_39
T_13_20_lc_trk_g0_7
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_4
T_8_25_sp4_h_l_11
T_12_25_sp4_h_l_11
T_16_25_sp4_h_l_11
T_19_21_sp4_v_t_46
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_7/in_0

End 

Net : M_DRDY1
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_10_10_sp12_v_t_23
T_10_21_lc_trk_g2_3
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_10_10_sp12_v_t_23
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_4/in_0

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_10_10_sp12_v_t_23
T_10_19_lc_trk_g3_7
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_4_22_sp4_h_l_7
T_8_22_sp4_h_l_7
T_11_18_sp4_v_t_42
T_11_20_lc_trk_g2_7
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_4_22_sp4_h_l_7
T_8_22_sp4_h_l_7
T_11_18_sp4_v_t_42
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_6/in_3

End 

Net : M_CLK4
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_4_7_sp12_h_l_0
T_3_7_sp12_v_t_23
T_3_15_sp4_v_t_37
T_0_19_span4_horz_13
T_0_19_span4_vert_t_14
T_0_22_lc_trk_g0_6
T_0_22_wire_io_cluster/io_0/D_OUT_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_4_7_sp12_h_l_0
T_3_7_sp12_v_t_23
T_3_15_sp4_v_t_37
T_0_19_span4_horz_13
T_0_19_span4_vert_t_14
T_0_23_span4_vert_t_14
T_0_27_lc_trk_g0_2
T_0_27_wire_io_cluster/io_0/D_OUT_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_4_31_sp12_h_l_0
T_5_31_sp4_h_l_3
T_4_31_sp4_v_t_44
T_4_33_lc_trk_g0_1
T_4_33_wire_io_cluster/io_1/D_OUT_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_16_11_sp12_h_l_0
T_27_11_sp12_v_t_23
T_27_23_sp12_v_t_23
T_27_27_sp4_v_t_41
T_27_31_sp4_v_t_42
T_27_33_span4_horz_r_1
T_29_33_lc_trk_g1_1
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : comm_spi.n10452
T_13_13_wire_logic_cluster/lc_0/out
T_13_1_sp12_v_t_23
T_14_13_sp12_h_l_0
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_0/in_0

T_13_13_wire_logic_cluster/lc_0/out
T_13_11_sp4_v_t_45
T_14_11_sp4_h_l_1
T_18_11_sp4_h_l_9
T_19_11_lc_trk_g3_1
T_19_11_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n16911
T_13_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g3_1
T_13_10_wire_logic_cluster/lc_1/in_1

T_13_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n10451
T_18_14_wire_logic_cluster/lc_0/out
T_19_13_lc_trk_g3_0
T_19_13_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_19_8_sp4_v_t_37
T_19_11_lc_trk_g0_5
T_19_11_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n10446
T_19_11_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g1_0
T_19_10_wire_logic_cluster/lc_6/in_1

End 

Net : comm_spi.n10445
T_19_13_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_37
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_6/in_0

End 

Net : comm_spi.n10438
T_22_10_wire_logic_cluster/lc_0/out
T_23_10_sp4_h_l_0
T_22_10_sp4_v_t_37
T_21_12_lc_trk_g1_0
T_21_12_wire_logic_cluster/lc_5/in_0

End 

Net : comm_spi.n10437
T_27_13_wire_logic_cluster/lc_0/out
T_26_13_sp4_h_l_8
T_22_13_sp4_h_l_4
T_21_9_sp4_v_t_44
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_5/in_3

End 

Net : comm_spi.imosi_cascade_
T_23_12_wire_logic_cluster/lc_2/ltout
T_23_12_wire_logic_cluster/lc_3/in_2

End 

Net : comm_spi.n16887
T_22_9_wire_logic_cluster/lc_1/out
T_22_9_lc_trk_g3_1
T_22_9_wire_logic_cluster/lc_1/in_3

T_22_9_wire_logic_cluster/lc_1/out
T_23_9_sp4_h_l_2
T_22_9_sp4_v_t_45
T_21_12_lc_trk_g3_5
T_21_12_wire_logic_cluster/lc_5/in_1

End 

Net : comm_spi.iclk
T_21_12_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_42
T_22_11_sp4_h_l_0
T_21_11_lc_trk_g0_0
T_21_11_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_42
T_22_11_sp4_h_l_0
T_21_11_sp4_v_t_37
T_21_13_lc_trk_g2_0
T_21_13_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_18_12_sp4_h_l_4
T_18_12_lc_trk_g1_1
T_18_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_42
T_22_11_sp4_h_l_0
T_23_11_lc_trk_g2_0
T_23_11_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_18_12_sp4_h_l_4
T_17_8_sp4_v_t_44
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_19_12_sp4_h_l_7
T_15_12_sp4_h_l_10
T_18_8_sp4_v_t_41
T_18_11_lc_trk_g1_1
T_18_11_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_38
T_19_10_sp4_h_l_9
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_38
T_19_14_sp4_h_l_8
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_42
T_22_11_sp4_h_l_0
T_18_11_sp4_h_l_8
T_17_7_sp4_v_t_45
T_16_11_lc_trk_g2_0
T_16_11_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_22_12_sp4_h_l_4
T_18_12_sp4_h_l_4
T_17_8_sp4_v_t_44
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_38
T_19_10_sp4_h_l_9
T_15_10_sp4_h_l_9
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_42
T_22_11_sp4_h_l_0
T_18_11_sp4_h_l_8
T_17_7_sp4_v_t_45
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_38
T_19_10_sp4_h_l_9
T_15_10_sp4_h_l_5
T_15_10_lc_trk_g0_0
T_15_10_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_21_8_sp4_v_t_47
T_21_12_sp4_v_t_36
T_18_16_sp4_h_l_1
T_17_16_lc_trk_g1_1
T_17_16_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_19_12_sp4_h_l_7
T_15_12_sp4_h_l_10
T_14_12_sp4_v_t_41
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_38
T_19_10_sp4_h_l_9
T_15_10_sp4_h_l_9
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_38
T_19_10_sp4_h_l_9
T_15_10_sp4_h_l_9
T_11_10_sp4_h_l_5
T_13_10_lc_trk_g2_0
T_13_10_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_19_12_sp4_h_l_7
T_15_12_sp4_h_l_10
T_14_12_sp4_v_t_41
T_14_8_sp4_v_t_41
T_14_9_lc_trk_g3_1
T_14_9_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_38
T_19_10_sp4_h_l_9
T_15_10_sp4_h_l_9
T_11_10_sp4_h_l_0
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_38
T_19_14_sp4_h_l_8
T_15_14_sp4_h_l_4
T_11_14_sp4_h_l_0
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_3/clk

T_21_12_wire_logic_cluster/lc_5/out
T_19_12_sp4_h_l_7
T_15_12_sp4_h_l_10
T_14_12_sp4_v_t_41
T_14_8_sp4_v_t_41
T_13_9_lc_trk_g3_1
T_13_9_wire_logic_cluster/lc_3/clk

End 

Net : comm_spi.data_tx_7__N_834
T_14_11_wire_logic_cluster/lc_0/out
T_14_0_span12_vert_20
T_14_9_lc_trk_g2_4
T_14_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.n16884
T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_11_sp4_h_l_3
T_13_11_sp4_h_l_3
T_12_11_sp4_v_t_44
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.data_tx_7__N_828
T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp12_v_t_22
T_15_10_lc_trk_g3_5
T_15_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_825
T_19_12_wire_logic_cluster/lc_1/out
T_20_8_sp4_v_t_38
T_17_12_sp4_h_l_8
T_16_8_sp4_v_t_36
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_822
T_16_10_wire_logic_cluster/lc_7/out
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_40
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_819
T_20_11_wire_logic_cluster/lc_5/out
T_12_11_sp12_h_l_1
T_20_11_sp4_h_l_8
T_19_7_sp4_v_t_45
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_816
T_17_11_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g1_5
T_18_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_812
T_13_10_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_811
T_13_10_wire_logic_cluster/lc_0/out
T_14_10_sp4_h_l_0
T_13_6_sp4_v_t_40
T_13_10_lc_trk_g1_5
T_13_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_810
T_16_10_wire_logic_cluster/lc_5/out
T_16_10_sp12_h_l_1
T_16_10_sp4_h_l_0
T_12_10_sp4_h_l_0
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_809
T_16_10_wire_logic_cluster/lc_0/out
T_17_10_sp4_h_l_0
T_16_6_sp4_v_t_40
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_808
T_24_13_wire_logic_cluster/lc_4/out
T_22_13_sp4_h_l_5
T_21_9_sp4_v_t_47
T_18_9_sp4_h_l_4
T_17_9_lc_trk_g0_4
T_17_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_807
T_18_12_wire_logic_cluster/lc_2/out
T_19_9_sp4_v_t_45
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_806
T_17_11_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_41
T_17_13_sp4_v_t_37
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.DOUT_7__N_786
T_23_12_wire_logic_cluster/lc_7/out
T_24_11_sp4_v_t_47
T_25_11_sp4_h_l_10
T_21_11_sp4_h_l_1
T_23_11_lc_trk_g2_4
T_23_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.DOUT_7__N_785
T_23_12_wire_logic_cluster/lc_3/out
T_24_11_sp4_v_t_39
T_21_11_sp4_h_l_8
T_21_11_lc_trk_g1_5
T_21_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_rx_buf_7
T_22_12_wire_logic_cluster/lc_0/out
T_22_8_sp12_v_t_23
T_22_16_lc_trk_g2_0
T_22_16_wire_logic_cluster/lc_1/in_3

T_22_12_wire_logic_cluster/lc_0/out
T_19_12_sp12_h_l_0
T_7_12_sp12_h_l_0
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_2/in_0

T_22_12_wire_logic_cluster/lc_0/out
T_19_12_sp12_h_l_0
T_7_12_sp12_h_l_0
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_0/out
T_22_12_sp4_h_l_5
T_21_12_sp4_v_t_40
T_21_16_sp4_v_t_40
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_0/in_0

T_22_12_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_44
T_20_10_sp4_h_l_3
T_16_10_sp4_h_l_6
T_15_10_sp4_v_t_43
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_0/in_0

T_22_12_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_44
T_20_10_sp4_h_l_3
T_16_10_sp4_h_l_6
T_15_10_sp4_v_t_37
T_14_13_lc_trk_g2_5
T_14_13_wire_logic_cluster/lc_6/in_1

T_22_12_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_44
T_20_10_sp4_h_l_3
T_16_10_sp4_h_l_6
T_15_10_sp4_v_t_43
T_15_14_sp4_v_t_39
T_15_15_lc_trk_g2_7
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

T_22_12_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_44
T_20_10_sp4_h_l_3
T_16_10_sp4_h_l_6
T_15_10_sp4_v_t_37
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_0/out
T_19_12_sp12_h_l_0
T_7_12_sp12_h_l_0
T_12_12_sp4_h_l_7
T_11_12_lc_trk_g0_7
T_11_12_wire_logic_cluster/lc_5/in_0

T_22_12_wire_logic_cluster/lc_0/out
T_19_12_sp12_h_l_0
T_7_12_sp12_h_l_0
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_7/in_0

T_22_12_wire_logic_cluster/lc_0/out
T_22_12_sp4_h_l_5
T_18_12_sp4_h_l_8
T_14_12_sp4_h_l_8
T_13_12_sp4_v_t_39
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_7/in_0

T_22_12_wire_logic_cluster/lc_0/out
T_22_12_sp4_h_l_5
T_18_12_sp4_h_l_8
T_14_12_sp4_h_l_8
T_10_12_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_0/out
T_22_12_sp4_h_l_5
T_18_12_sp4_h_l_8
T_14_12_sp4_h_l_8
T_13_12_sp4_v_t_39
T_13_16_sp4_v_t_39
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_4/in_3

End 

Net : ICE_SYSCLK
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_horz_r_0
T_8_0_span4_horz_r_0
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : ICE_SPI_SCLK
T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_28_1_sp12_v_t_23
T_28_9_sp4_v_t_37
T_27_13_lc_trk_g1_0
T_27_13_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_28_1_sp12_v_t_23
T_28_9_sp4_v_t_37
T_25_9_sp4_h_l_6
T_21_9_sp4_h_l_6
T_22_9_lc_trk_g2_6
T_22_9_wire_logic_cluster/lc_1/in_1

T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_28_1_sp12_v_t_23
T_29_13_sp12_h_l_0
T_28_13_sp4_h_l_1
T_24_13_sp4_h_l_4
T_23_9_sp4_v_t_41
T_22_10_lc_trk_g3_1
T_22_10_wire_logic_cluster/lc_0/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_13_lc_trk_g3_0
T_24_13_wire_logic_cluster/lc_5/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_29_1_sp12_h_l_0
T_28_1_sp12_v_t_23
T_29_13_sp12_h_l_0
T_28_13_sp4_h_l_1
T_24_13_sp4_h_l_4
T_23_9_sp4_v_t_41
T_20_9_sp4_h_l_10
T_19_9_sp4_v_t_41
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_4/in_0

End 

Net : ICE_SPI_MOSI
T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_26_7_sp4_v_t_39
T_23_11_sp4_h_l_2
T_24_11_lc_trk_g3_2
T_24_11_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_27_13_sp12_h_l_0
T_28_13_sp4_h_l_3
T_24_13_sp4_h_l_6
T_23_9_sp4_v_t_46
T_23_10_lc_trk_g3_6
T_23_10_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_27_13_sp12_h_l_0
T_26_13_sp4_h_l_1
T_25_9_sp4_v_t_36
T_24_12_lc_trk_g2_4
T_24_12_wire_logic_cluster/lc_4/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_27_13_sp12_h_l_0
T_28_13_sp4_h_l_3
T_24_13_sp4_h_l_6
T_23_9_sp4_v_t_46
T_23_12_lc_trk_g1_6
T_23_12_wire_logic_cluster/lc_4/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_27_13_sp12_h_l_0
T_28_13_sp4_h_l_3
T_24_13_sp4_h_l_6
T_23_9_sp4_v_t_46
T_23_12_lc_trk_g1_6
T_23_12_wire_logic_cluster/lc_1/in_0

End 

Net : ICE_SPI_MISO
T_19_10_wire_logic_cluster/lc_6/out
T_18_10_sp12_h_l_0
T_29_0_span12_vert_19
T_29_2_sp4_v_t_41
T_30_2_sp4_h_l_9
T_33_2_lc_trk_g0_4
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : ICE_SPI_CE0
T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_3/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_23_14_lc_trk_g1_3
T_23_14_input_2_2
T_23_14_wire_logic_cluster/lc_2/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_7/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_23_14_lc_trk_g1_3
T_23_14_input_2_4
T_23_14_wire_logic_cluster/lc_4/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_13_lc_trk_g2_3
T_22_13_wire_logic_cluster/lc_4/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_19_12_sp4_h_l_2
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_1/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_19_12_sp4_h_l_2
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_0/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_4/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_3/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_6/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_6/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_5/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_7/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_7/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_4/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_4/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_21_14_lc_trk_g0_7
T_21_14_input_2_3
T_21_14_wire_logic_cluster/lc_3/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_39
T_21_15_lc_trk_g2_7
T_21_15_wire_logic_cluster/lc_7/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_19_14_lc_trk_g0_3
T_19_14_input_2_3
T_19_14_wire_logic_cluster/lc_3/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_16_14_sp4_h_l_3
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_0/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_19_12_sp4_h_l_2
T_18_8_sp4_v_t_42
T_18_12_sp4_v_t_38
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_1/in_1

End 

Net : ICE_GPMO_2
T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_15_4_sp12_h_l_0
T_14_0_span12_vert_7
T_14_0_span4_vert_37
T_10_0_span4_horz_r_2
T_12_0_lc_trk_g1_2
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ICE_GPMO_0
T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_30_3_sp12_v_t_23
T_19_15_sp12_h_l_0
T_18_15_sp4_h_l_1
T_17_15_sp4_v_t_42
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_4/in_0

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_30_3_sp12_v_t_23
T_19_15_sp12_h_l_0
T_18_15_sp4_h_l_1
T_17_15_sp4_v_t_42
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_3/in_1

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_30_3_sp12_v_t_23
T_19_15_sp12_h_l_0
T_18_15_sp4_h_l_1
T_17_15_sp4_v_t_42
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_7/in_3

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_30_3_sp12_v_t_23
T_19_15_sp12_h_l_0
T_18_15_sp4_h_l_1
T_17_11_sp4_v_t_36
T_17_15_sp4_v_t_41
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_30_3_sp12_v_t_23
T_19_15_sp12_h_l_0
T_18_15_sp4_h_l_1
T_17_11_sp4_v_t_36
T_17_15_sp4_v_t_41
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_30_3_sp12_v_t_23
T_19_15_sp12_h_l_0
T_18_15_sp4_h_l_1
T_17_11_sp4_v_t_36
T_17_15_sp4_v_t_41
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_30_3_sp12_v_t_23
T_19_15_sp12_h_l_0
T_18_15_sp4_h_l_1
T_17_15_sp4_v_t_42
T_17_19_sp4_v_t_47
T_18_23_sp4_h_l_4
T_19_23_lc_trk_g2_4
T_19_23_input_2_2
T_19_23_wire_logic_cluster/lc_2/in_2

T_33_3_wire_io_cluster/io_1/D_IN_0
T_27_3_sp12_h_l_0
T_26_3_sp12_v_t_23
T_26_15_sp12_v_t_23
T_15_27_sp12_h_l_0
T_20_27_sp4_h_l_7
T_19_23_sp4_v_t_42
T_19_24_lc_trk_g3_2
T_19_24_input_2_7
T_19_24_wire_logic_cluster/lc_7/in_2

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_19_3_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_6/in_0

T_33_3_wire_io_cluster/io_1/D_IN_0
T_31_3_sp12_h_l_0
T_19_3_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_4/in_0

T_33_3_wire_io_cluster/io_1/D_IN_0
T_27_3_sp12_h_l_0
T_26_3_sp12_v_t_23
T_26_15_sp12_v_t_23
T_15_27_sp12_h_l_0
T_20_27_sp4_h_l_7
T_19_23_sp4_v_t_42
T_16_23_sp4_h_l_1
T_12_23_sp4_h_l_4
T_11_23_sp4_v_t_47
T_11_24_lc_trk_g2_7
T_11_24_wire_logic_cluster/lc_2/in_3

End 

Net : ICE_GPMI_0
T_24_14_wire_logic_cluster/lc_0/out
T_25_12_sp4_v_t_44
T_26_12_sp4_h_l_9
T_30_12_sp4_h_l_0
T_33_8_span4_vert_t_14
T_33_4_span4_vert_t_14
T_33_5_lc_trk_g0_6
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : ICE_CHKCABLE
T_33_6_wire_io_cluster/io_0/D_IN_0
T_29_6_sp12_h_l_0
T_17_6_sp12_h_l_0
T_20_6_sp4_h_l_5
T_19_6_sp4_v_t_40
T_19_10_sp4_v_t_40
T_19_14_sp4_v_t_40
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_3/in_0

End 

Net : DDS_MCLK1
T_7_7_wire_logic_cluster/lc_2/out
T_7_7_sp4_h_l_9
T_6_3_sp4_v_t_39
T_6_0_span4_vert_34
T_6_0_lc_trk_g1_2
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_CS1
T_17_11_wire_logic_cluster/lc_2/out
T_17_1_sp12_v_t_23
T_6_1_sp12_h_l_0
T_11_1_sp4_h_l_7
T_10_0_span4_vert_7
T_6_0_span4_horz_r_1
T_7_0_lc_trk_g0_5
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_14_7_sp4_v_t_38
T_14_9_lc_trk_g3_3
T_14_9_wire_logic_cluster/lc_0/in_0

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_14_7_sp4_v_t_38
T_13_9_lc_trk_g1_3
T_13_9_wire_logic_cluster/lc_0/in_0

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_25_7_lc_trk_g2_4
T_25_7_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_17_7_sp4_h_l_11
T_20_3_sp4_v_t_40
T_20_0_span4_vert_25
T_20_0_lc_trk_g0_1
T_16_0_wire_pll/RESET

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_25_9_lc_trk_g1_5
T_25_9_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_25_11_lc_trk_g1_5
T_25_11_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_17_7_sp4_h_l_11
T_16_7_sp4_v_t_40
T_13_11_sp4_h_l_5
T_9_11_sp4_h_l_5
T_8_11_lc_trk_g1_5
T_8_11_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_26_11_sp4_v_t_40
T_25_13_lc_trk_g1_5
T_25_13_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_1/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_2/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_3/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_4/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_5/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_6/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp12_v_t_22
T_17_18_sp12_v_t_22
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_7/in_1

T_17_7_wire_logic_cluster/lc_3/out
T_17_7_sp4_h_l_11
T_16_7_sp4_v_t_40
T_13_11_sp4_h_l_5
T_9_11_sp4_h_l_5
T_8_11_sp4_v_t_40
T_8_13_lc_trk_g3_5
T_8_13_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_26_11_sp4_v_t_40
T_25_15_lc_trk_g1_5
T_25_15_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_26_11_sp4_v_t_40
T_26_15_sp4_v_t_40
T_25_17_lc_trk_g1_5
T_25_17_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_26_11_sp4_v_t_40
T_26_15_sp4_v_t_40
T_25_19_lc_trk_g1_5
T_25_19_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_26_11_sp4_v_t_40
T_26_15_sp4_v_t_40
T_26_19_sp4_v_t_40
T_25_21_lc_trk_g1_5
T_25_21_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_26_11_sp4_v_t_40
T_26_15_sp4_v_t_40
T_26_19_sp4_v_t_40
T_25_23_lc_trk_g1_5
T_25_23_wire_bram/ram/RE

T_17_7_wire_logic_cluster/lc_3/out
T_15_7_sp4_h_l_3
T_19_7_sp4_h_l_6
T_23_7_sp4_h_l_9
T_27_7_sp4_h_l_5
T_26_7_sp4_v_t_40
T_26_11_sp4_v_t_40
T_26_15_sp4_v_t_40
T_26_19_sp4_v_t_40
T_26_23_sp4_v_t_40
T_25_25_lc_trk_g1_5
T_25_25_wire_bram/ram/RE

End 

Net : comm_spi.data_tx_7__N_831
T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_12_10_lc_trk_g1_5
T_12_10_wire_logic_cluster/lc_5/s_r

End 

