-- VHDL for IBM SMS ALD page 39.50.60.1
-- Title: B DATA REG FROM 2ND MEM TO CPU
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/22/2020 9:08:07 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_39_50_60_1_B_DATA_REG_FROM_2ND_MEM_TO_CPU is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_DATA_REG_1_BIT_STAR_0_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_1_BIT_STAR_1_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_1_BIT_STAR_2_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_1_BIT_STAR_3_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_2_BIT_STAR_0_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_2_BIT_STAR_1_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_2_BIT_STAR_2_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_2_BIT_STAR_3_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_4_BIT_STAR_0_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_4_BIT_STAR_1_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_4_BIT_STAR_2_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_4_BIT_STAR_3_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_8_BIT_STAR_0_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_8_BIT_STAR_1_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_8_BIT_STAR_2_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_8_BIT_STAR_3_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_A_BIT_STAR_0_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_A_BIT_STAR_1_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_A_BIT_STAR_2_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_A_BIT_STAR_3_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_B_BIT_STAR_0_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_B_BIT_STAR_1_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_B_BIT_STAR_2_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_B_BIT_STAR_3_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_C_BIT_STAR_0_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_C_BIT_STAR_1_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_C_BIT_STAR_2_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_C_BIT_STAR_3_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_0_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_1_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_2_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_3_STAR_Z:	 in STD_LOGIC;
		PS_B_DATA_REG_1_BIT_STAR_FROM_M2_STAR:	 out STD_LOGIC;
		PS_B_DATA_REG_2_BIT_STAR_FROM_M2_STAR:	 out STD_LOGIC;
		PS_B_DATA_REG_4_BIT_STAR_FROM_M2_STAR:	 out STD_LOGIC;
		PS_B_DATA_REG_8_BIT_STAR_FROM_M2_STAR:	 out STD_LOGIC;
		PS_B_DATA_REG_A_BIT_STAR_FROM_M2_STAR:	 out STD_LOGIC;
		PS_B_DATA_REG_B_BIT_STAR_FROM_M2_STAR:	 out STD_LOGIC;
		PS_B_DATA_REG_C_BIT_STAR_FROM_M2_STAR:	 out STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR:	 out STD_LOGIC);
end ALD_39_50_60_1_B_DATA_REG_FROM_2ND_MEM_TO_CPU;

architecture behavioral of ALD_39_50_60_1_B_DATA_REG_FROM_2ND_MEM_TO_CPU is 

	signal OUT_3A_G: STD_LOGIC;
	signal OUT_2A_G: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_2E_G: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_3G_F: STD_LOGIC;
	signal OUT_2G_F: STD_LOGIC;
	signal OUT_3H_R: STD_LOGIC;
	signal OUT_2H_R: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_5C: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_5E: STD_LOGIC;
	signal OUT_DOT_5F: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;

begin

	OUT_3A_G <= NOT(OUT_DOT_5A );
	OUT_2A_G <= NOT(OUT_3A_G );
	OUT_3B_C <= NOT(OUT_DOT_5B );
	OUT_2B_C <= NOT(OUT_3B_C );
	OUT_3C_G <= NOT(OUT_DOT_5C );
	OUT_2C_F <= NOT(OUT_3C_G );
	OUT_3D_C <= NOT(OUT_DOT_5D );
	OUT_2D_R <= NOT(OUT_3D_C );
	OUT_3E_G <= NOT(OUT_DOT_5E );
	OUT_2E_G <= NOT(OUT_3E_G );
	OUT_3F_C <= NOT(OUT_DOT_5F );
	OUT_2F_C <= NOT(OUT_3F_C );
	OUT_3G_F <= NOT(OUT_DOT_5G );
	OUT_2G_F <= NOT(OUT_3G_F );
	OUT_3H_R <= NOT(OUT_DOT_5H );
	OUT_2H_R <= NOT(OUT_3H_R );
	OUT_DOT_5A <= PS_B_DATA_REG_1_BIT_STAR_0_STAR_Z OR PS_B_DATA_REG_1_BIT_STAR_1_STAR_Z OR PS_B_DATA_REG_1_BIT_STAR_2_STAR_Z OR PS_B_DATA_REG_1_BIT_STAR_3_STAR_Z;
	OUT_DOT_5B <= PS_B_DATA_REG_2_BIT_STAR_0_STAR_Z OR PS_B_DATA_REG_2_BIT_STAR_1_STAR_Z OR PS_B_DATA_REG_2_BIT_STAR_2_STAR_Z OR PS_B_DATA_REG_2_BIT_STAR_3_STAR_Z;
	OUT_DOT_5C <= PS_B_DATA_REG_4_BIT_STAR_0_STAR_Z OR PS_B_DATA_REG_4_BIT_STAR_1_STAR_Z OR PS_B_DATA_REG_4_BIT_STAR_2_STAR_Z OR PS_B_DATA_REG_4_BIT_STAR_3_STAR_Z;
	OUT_DOT_5D <= PS_B_DATA_REG_8_BIT_STAR_0_STAR_Z OR PS_B_DATA_REG_8_BIT_STAR_1_STAR_Z OR PS_B_DATA_REG_8_BIT_STAR_2_STAR_Z OR PS_B_DATA_REG_8_BIT_STAR_3_STAR_Z;
	OUT_DOT_5E <= PS_B_DATA_REG_A_BIT_STAR_0_STAR_Z OR PS_B_DATA_REG_A_BIT_STAR_1_STAR_Z OR PS_B_DATA_REG_A_BIT_STAR_2_STAR_Z OR PS_B_DATA_REG_A_BIT_STAR_3_STAR_Z;
	OUT_DOT_5F <= PS_B_DATA_REG_B_BIT_STAR_1_STAR_Z OR PS_B_DATA_REG_B_BIT_STAR_2_STAR_Z OR PS_B_DATA_REG_B_BIT_STAR_3_STAR_Z OR PS_B_DATA_REG_B_BIT_STAR_0_STAR_Z;
	OUT_DOT_5G <= PS_B_DATA_REG_C_BIT_STAR_0_STAR_Z OR PS_B_DATA_REG_C_BIT_STAR_1_STAR_Z OR PS_B_DATA_REG_C_BIT_STAR_2_STAR_Z OR PS_B_DATA_REG_C_BIT_STAR_3_STAR_Z;
	OUT_DOT_5H <= PS_B_DATA_REG_WM_BIT_STAR_0_STAR_Z OR PS_B_DATA_REG_WM_BIT_STAR_1_STAR_Z OR PS_B_DATA_REG_WM_BIT_STAR_2_STAR_Z OR PS_B_DATA_REG_WM_BIT_STAR_3_STAR_Z;

	PS_B_DATA_REG_1_BIT_STAR_FROM_M2_STAR <= OUT_2A_G;
	PS_B_DATA_REG_2_BIT_STAR_FROM_M2_STAR <= OUT_2B_C;
	PS_B_DATA_REG_4_BIT_STAR_FROM_M2_STAR <= OUT_2C_F;
	PS_B_DATA_REG_8_BIT_STAR_FROM_M2_STAR <= OUT_2D_R;
	PS_B_DATA_REG_A_BIT_STAR_FROM_M2_STAR <= OUT_2E_G;
	PS_B_DATA_REG_B_BIT_STAR_FROM_M2_STAR <= OUT_2F_C;
	PS_B_DATA_REG_C_BIT_STAR_FROM_M2_STAR <= OUT_2G_F;
	PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR <= OUT_2H_R;


end;
