INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/Divider_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
