0.6
2018.3
Dec  7 2018
00:33:28
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.sim/sim_1/impl/func/xsim/top_tb_func_impl.v,1649334567,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/algorithm_top.v,,AD9226;AD9767;AD9767_1;Extraction_location;Extraction_location_HD2;Extraction_location__blk_mem_gen_generic_cstr;Extraction_location__blk_mem_gen_generic_cstr_HD6;Extraction_location__blk_mem_gen_prim_width;Extraction_location__blk_mem_gen_prim_width_HD7;Extraction_location__blk_mem_gen_prim_wrapper_init;Extraction_location__blk_mem_gen_prim_wrapper_init_HD8;Extraction_location__blk_mem_gen_top;Extraction_location__blk_mem_gen_top_HD5;Extraction_location__blk_mem_gen_v8_4_2;Extraction_location__blk_mem_gen_v8_4_2_HD3;Extraction_location__blk_mem_gen_v8_4_2_synth;Extraction_location__blk_mem_gen_v8_4_2_synth_HD4;clk_64KHz;clk_64KHz_2;clk_64KHz_to_8KHz;clk_64KHz_to_8KHz_3;clk_88_2KHz;clk_88_2KHz_0;clk_88_2KHz_to_11_025KHz;clk_88_2KHz_to_11_025KHz_1;clk_96KHz;clk_96KHz_4;clk_96KHz_to_12KHz;clk_96KHz_to_12KHz_5;clk_div_6_4MHz_to_8KHz;clk_div_6_4MHz_to_8KHz__xdcDup__1;clk_div_8_82MHz_to_11_025KHz;clk_div_8_82MHz_to_11_025KHz__xdcDup__1;clk_div_9_6MHz_to_12KHz;clk_div_9_6MHz_to_12KHz__xdcDup__1;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;clk_wiz_1;clk_wiz_1_HD10;clk_wiz_1_clk_wiz_1_clk_wiz;clk_wiz_1_clk_wiz_1_clk_wiz_HD11;clk_wiz_2;clk_wiz_2_HD13;clk_wiz_2_clk_wiz_2_clk_wiz;clk_wiz_2_clk_wiz_2_clk_wiz_HD14;clk_wiz_3;clk_wiz_3_HD16;clk_wiz_3_clk_wiz_3_clk_wiz;clk_wiz_3_clk_wiz_3_clk_wiz_HD17;coefdata_12k_96k;coefdata_12k_96k_blk_mem_gen_generic_cstr;coefdata_12k_96k_blk_mem_gen_prim_width;coefdata_12k_96k_blk_mem_gen_prim_wrapper_init;coefdata_12k_96k_blk_mem_gen_top;coefdata_12k_96k_blk_mem_gen_v8_4_2;coefdata_12k_96k_blk_mem_gen_v8_4_2_synth;data_waiting_area;data_waiting_area_1;data_waiting_area_1__blk_mem_gen_generic_cstr;data_waiting_area_1__blk_mem_gen_prim_width;data_waiting_area_1__blk_mem_gen_prim_wrapper;data_waiting_area_1__blk_mem_gen_top;data_waiting_area_1__blk_mem_gen_v8_4_2;data_waiting_area_1__blk_mem_gen_v8_4_2_synth;data_waiting_area__blk_mem_gen_generic_cstr;data_waiting_area__blk_mem_gen_prim_width;data_waiting_area__blk_mem_gen_prim_wrapper;data_waiting_area__blk_mem_gen_top;data_waiting_area__blk_mem_gen_v8_4_2;data_waiting_area__blk_mem_gen_v8_4_2_synth;div_gen_0;div_gen_0__addsubreg_v;div_gen_0__addsubreg_v_10;div_gen_0__addsubreg_v_12;div_gen_0__addsubreg_v_14;div_gen_0__addsubreg_v_2;div_gen_0__addsubreg_v_4;div_gen_0__addsubreg_v_6;div_gen_0__addsubreg_v_8;div_gen_0__bip_sdivider_synth;div_gen_0__c_addsub_lut6;div_gen_0__c_addsub_lut6_24;div_gen_0__c_addsub_lut6_29;div_gen_0__c_addsub_lut6_34;div_gen_0__c_addsub_lut6_39;div_gen_0__c_addsub_lut6_44;div_gen_0__c_addsub_lut6_49;div_gen_0__c_addsub_lut6_54;div_gen_0__c_addsub_viv;div_gen_0__c_addsub_viv_23;div_gen_0__c_addsub_viv_28;div_gen_0__c_addsub_viv_33;div_gen_0__c_addsub_viv_38;div_gen_0__c_addsub_viv_43;div_gen_0__c_addsub_viv_48;div_gen_0__c_addsub_viv_53;div_gen_0__c_twos_comp_viv;div_gen_0__c_twos_comp_viv__parameterized0;div_gen_0__c_twos_comp_viv__parameterized1_1;div_gen_0__cmp2s_v;div_gen_0__cmp2s_v__parameterized0;div_gen_0__cmp2s_v__parameterized1;div_gen_0__div_gen_synth;div_gen_0__div_gen_v5_1_14;div_gen_0__div_gen_v5_1_14_viv;div_gen_0__dividervdc_v;div_gen_0__xbip_pipe_v3_0_5_viv;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized1;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized11;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized15;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized19;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized23;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized27;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized29;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized3;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized31;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized33;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized36;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized3_18;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized5;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized5_11;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized5_13;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized5_15;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized5_3;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized5_5;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized5_7;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized5_9;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized7_16;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized9;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized9_26;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized9_31;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized9_36;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized9_41;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized9_46;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized9_51;div_gen_0__xbip_pipe_v3_0_5_viv__parameterized9_56;glbl;system_top;uart_data_decode;uart_recv;uart_send,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sim_1/new/top_tb.v,1649327458,verilog,,,,top_tb,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/algorithm_top.v,1649333909,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/conversion_mode_sel.v,,algorithm_top,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/conversion_mode_sel.v,1649053860,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/data_waiting_area_ctrl.v,,conversion_mode_sel,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/data_waiting_area_ctrl.v,1649327343,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/data_waiting_area_ctrl_1.v,,data_waiting_area_ctrl,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/data_waiting_area_ctrl_1.v,1649327340,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/filter.v,,data_waiting_area_ctrl_1,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/filter.v,1649223635,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/filter_1.v,,filter,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/filter_1.v,1649212730,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/fir_coefdata_ctrl.v,,filter_1,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/fir_coefdata_ctrl.v,1649057362,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_extraction.v,,fir_coefdata_ctrl,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_extraction.v,1649317955,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_extraction_1.v,,signal_extraction,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_extraction_1.v,1649319155,verilog,,D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sim_1/new/top_tb.v,,signal_extraction_1,,,../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3;../../../../../SRC_System.srcs/sources_1/ip/clk_wiz_4,,,,,
