sin_rom.v,verilog,xil_defaultlib,../../../../value.srcs/sources_1/ip/sin_rom/sim/sin_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
