{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573464625666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573464625679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 17:30:25 2019 " "Processing started: Mon Nov 11 17:30:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573464625679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464625679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_bmp -c vga_bmp " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_bmp -c vga_bmp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464625679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573464627232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573464627232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bmp.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bmp " "Found entity 1: rom_bmp" {  } { { "rom_bmp.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/rom_bmp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573464640404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464640404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Display " "Found entity 1: VGA_Display" {  } { { "VGA_Display.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/VGA_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573464640409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464640409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_bmp.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_bmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_bmp " "Found entity 1: vga_bmp" {  } { { "vga_bmp.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/vga_bmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573464640415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464640415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_bmp " "Elaborating entity \"vga_bmp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573464640554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bmp rom_bmp:rom_bmp_inst " "Elaborating entity \"rom_bmp\" for hierarchy \"rom_bmp:rom_bmp_inst\"" {  } { { "vga_bmp.v" "rom_bmp_inst" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/vga_bmp.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573464640565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_bmp.v" "altsyncram_component" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/rom_bmp.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573464640693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_bmp.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/rom_bmp.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573464640695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/zuo-c/Desktop/18042138.mif " "Parameter \"init_file\" = \"C:/Users/zuo-c/Desktop/18042138.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573464640695 ""}  } { { "rom_bmp.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/rom_bmp.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573464640695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09b1 " "Found entity 1: altsyncram_09b1" {  } { { "db/altsyncram_09b1.tdf" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/db/altsyncram_09b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573464640784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464640784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09b1 rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\|altsyncram_09b1:auto_generated " "Elaborating entity \"altsyncram_09b1\" for hierarchy \"rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\|altsyncram_09b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573464640785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_88a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_88a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_88a " "Found entity 1: decode_88a" {  } { { "db/decode_88a.tdf" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/db/decode_88a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573464640873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464640873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_88a rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\|altsyncram_09b1:auto_generated\|decode_88a:rden_decode " "Elaborating entity \"decode_88a\" for hierarchy \"rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\|altsyncram_09b1:auto_generated\|decode_88a:rden_decode\"" {  } { { "db/altsyncram_09b1.tdf" "rden_decode" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/db/altsyncram_09b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573464640874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tmb " "Found entity 1: mux_tmb" {  } { { "db/mux_tmb.tdf" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/db/mux_tmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573464640956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464640956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tmb rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\|altsyncram_09b1:auto_generated\|mux_tmb:mux2 " "Elaborating entity \"mux_tmb\" for hierarchy \"rom_bmp:rom_bmp_inst\|altsyncram:altsyncram_component\|altsyncram_09b1:auto_generated\|mux_tmb:mux2\"" {  } { { "db/altsyncram_09b1.tdf" "mux2" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/db/altsyncram_09b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573464640957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Display VGA_Display:u_VGA_Display " "Elaborating entity \"VGA_Display\" for hierarchy \"VGA_Display:u_VGA_Display\"" {  } { { "vga_bmp.v" "u_VGA_Display" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/vga_bmp.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573464641002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Display.v(17) " "Verilog HDL assignment warning at VGA_Display.v(17): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Display.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/VGA_Display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573464641003 "|vga_bmp|VGA_Display:u_VGA_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Display.v(26) " "Verilog HDL assignment warning at VGA_Display.v(26): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Display.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/VGA_Display.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573464641004 "|vga_bmp|VGA_Display:u_VGA_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Display.v(27) " "Verilog HDL assignment warning at VGA_Display.v(27): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Display.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/VGA_Display.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573464641004 "|vga_bmp|VGA_Display:u_VGA_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Display.v(37) " "Verilog HDL assignment warning at VGA_Display.v(37): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Display.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/VGA_Display.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573464641004 "|vga_bmp|VGA_Display:u_VGA_Display"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573464641686 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Display.v" "" { Text "D:/Document/Quartus II Project Files/classwork/VGA_display/VGA_Display.v" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1573464641694 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1573464641694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573464641816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573464642461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573464642461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573464642545 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573464642545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573464642545 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573464642545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573464642545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573464642564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 17:30:42 2019 " "Processing ended: Mon Nov 11 17:30:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573464642564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573464642564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573464642564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573464642564 ""}
