{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744642885694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744642885695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 11:01:25 2025 " "Processing started: Mon Apr 14 11:01:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744642885695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642885695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FootballScoreboardProject -c FootballScoreboardProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FootballScoreboardProject -c FootballScoreboardProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642885695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744642886257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744642886257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "footballscoreboardproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file footballscoreboardproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FootballScoreboardProject " "Found entity 1: FootballScoreboardProject" {  } { { "FootballScoreboardProject.bdf" "" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file game_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_clock " "Found entity 1: game_clock" {  } { { "game_clock.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_module " "Found entity 1: timer_module" {  } { { "timer_module.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/timer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_clock_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file game_clock_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_clock_DFF " "Found entity 1: game_clock_DFF" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file my_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "my_dff.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/my_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoring_mechanism.v 1 1 " "Found 1 design units, including 1 entities, in source file scoring_mechanism.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoring_mechanism " "Found entity 1: scoring_mechanism" {  } { { "scoring_mechanism.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoring_mechanism_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file scoring_mechanism_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoring_mechanism_DFF " "Found entity 1: scoring_mechanism_DFF" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FootballScoreboardProject " "Elaborating entity \"FootballScoreboardProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744642896156 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "gameClock2\[6..0\] gameClock " "Bus \"gameClock2\[6..0\]\" found using same base name as \"gameClock\", which might lead to a name conflict." {  } { { "FootballScoreboardProject.bdf" "" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { 72 1176 1355 88 "gameClock2\[6..0\]" "" } { 72 1176 1355 88 "gameClock2\[6..0\]" "" } { 72 1176 1355 88 "gameClock2\[6..0\]" "" } { 72 1176 1355 88 "gameClock2\[6..0\]" "" } { 72 1176 1355 88 "gameClock2\[6..0\]" "" } { 72 1176 1355 88 "gameClock2\[6..0\]" "" } { 72 1176 1355 88 "gameClock2\[6..0\]" "" } { 72 1176 1355 88 "gameClock2\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1744642896157 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "gameClock " "Converted elements in bus name \"gameClock\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "gameClock\[6..0\] gameClock6..0 " "Converted element name(s) from \"gameClock\[6..0\]\" to \"gameClock6..0\"" {  } { { "FootballScoreboardProject.bdf" "" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { 40 1176 1353 56 "gameClock\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896157 ""}  } { { "FootballScoreboardProject.bdf" "" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { 40 1176 1353 56 "gameClock\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1744642896157 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "gameClock2 " "Converted elements in bus name \"gameClock2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "gameClock2\[6..0\] gameClock26..0 " "Converted element name(s) from \"gameClock2\[6..0\]\" to \"gameClock26..0\"" {  } { { "FootballScoreboardProject.bdf" "" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { 72 1176 1355 88 "gameClock2\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896157 ""}  } { { "FootballScoreboardProject.bdf" "" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { 72 1176 1355 88 "gameClock2\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1744642896157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoring_mechanism_DFF scoring_mechanism_DFF:inst91 " "Elaborating entity \"scoring_mechanism_DFF\" for hierarchy \"scoring_mechanism_DFF:inst91\"" {  } { { "FootballScoreboardProject.bdf" "inst91" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { 224 576 824 400 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(41) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(41): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896159 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(43) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(43): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896159 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(46) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(46): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896159 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(48) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(48): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896159 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(51) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(51): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896159 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(53) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(53): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(56) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(56): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(58) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(58): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(61) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(61): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 scoring_mechanism_DFF.v(63) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(63): truncated value with size 32 to match size of target (7)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoring_mechanism_DFF.v(85) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(85): truncated value with size 32 to match size of target (4)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoring_mechanism_DFF.v(86) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(86): truncated value with size 32 to match size of target (4)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoring_mechanism_DFF.v(87) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(87): truncated value with size 32 to match size of target (4)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoring_mechanism_DFF.v(88) " "Verilog HDL assignment warning at scoring_mechanism_DFF.v(88): truncated value with size 32 to match size of target (4)" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896160 "|FootballScoreboardProject|scoring_mechanism_DFF:inst91"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector scoring_mechanism_DFF:inst91\|edge_detector:ed1 " "Elaborating entity \"edge_detector\" for hierarchy \"scoring_mechanism_DFF:inst91\|edge_detector:ed1\"" {  } { { "scoring_mechanism_DFF.v" "ed1" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff scoring_mechanism_DFF:inst91\|my_dff:score1_dffs\[0\].d1 " "Elaborating entity \"my_dff\" for hierarchy \"scoring_mechanism_DFF:inst91\|my_dff:score1_dffs\[0\].d1\"" {  } { { "scoring_mechanism_DFF.v" "score1_dffs\[0\].d1" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_module timer_module:inst1 " "Elaborating entity \"timer_module\" for hierarchy \"timer_module:inst1\"" {  } { { "FootballScoreboardProject.bdf" "inst1" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { 24 360 496 104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:inst8 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:inst8\"" {  } { { "FootballScoreboardProject.bdf" "inst8" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { -72 832 1048 8 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_clock_DFF game_clock_DFF:inst11 " "Elaborating entity \"game_clock_DFF\" for hierarchy \"game_clock_DFF:inst11\"" {  } { { "FootballScoreboardProject.bdf" "inst11" { Schematic "C:/Users/alexb/EEL3705 Final Project/FootballScoreboardProject.bdf" { { 96 528 744 208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_clock_DFF.v(31) " "Verilog HDL assignment warning at game_clock_DFF.v(31): truncated value with size 32 to match size of target (10)" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896172 "|FootballScoreboardProject|game_clock_DFF:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_clock_DFF.v(34) " "Verilog HDL assignment warning at game_clock_DFF.v(34): truncated value with size 32 to match size of target (10)" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896172 "|FootballScoreboardProject|game_clock_DFF:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_clock_DFF.v(53) " "Verilog HDL assignment warning at game_clock_DFF.v(53): truncated value with size 32 to match size of target (4)" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896172 "|FootballScoreboardProject|game_clock_DFF:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_clock_DFF.v(54) " "Verilog HDL assignment warning at game_clock_DFF.v(54): truncated value with size 32 to match size of target (4)" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896172 "|FootballScoreboardProject|game_clock_DFF:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_clock_DFF.v(56) " "Verilog HDL assignment warning at game_clock_DFF.v(56): truncated value with size 32 to match size of target (4)" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896172 "|FootballScoreboardProject|game_clock_DFF:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_clock_DFF.v(57) " "Verilog HDL assignment warning at game_clock_DFF.v(57): truncated value with size 32 to match size of target (4)" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744642896172 "|FootballScoreboardProject|game_clock_DFF:inst11"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_clock_DFF:inst11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_clock_DFF:inst11\|Div0\"" {  } { { "game_clock_DFF.v" "Div0" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744642896679 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_clock_DFF:inst11\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_clock_DFF:inst11\|Div1\"" {  } { { "game_clock_DFF.v" "Div1" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744642896679 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_clock_DFF:inst11\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_clock_DFF:inst11\|Mod0\"" {  } { { "game_clock_DFF.v" "Mod0" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744642896679 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_clock_DFF:inst11\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_clock_DFF:inst11\|Mod1\"" {  } { { "game_clock_DFF.v" "Mod1" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744642896679 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "scoring_mechanism_DFF:inst91\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"scoring_mechanism_DFF:inst91\|Mod0\"" {  } { { "scoring_mechanism_DFF.v" "Mod0" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744642896679 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "scoring_mechanism_DFF:inst91\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"scoring_mechanism_DFF:inst91\|Div0\"" {  } { { "scoring_mechanism_DFF.v" "Div0" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744642896679 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "scoring_mechanism_DFF:inst91\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"scoring_mechanism_DFF:inst91\|Mod1\"" {  } { { "scoring_mechanism_DFF.v" "Mod1" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744642896679 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "scoring_mechanism_DFF:inst91\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"scoring_mechanism_DFF:inst91\|Div1\"" {  } { { "scoring_mechanism_DFF.v" "Div1" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744642896679 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744642896679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_clock_DFF:inst11\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"game_clock_DFF:inst11\|lpm_divide:Div0\"" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_clock_DFF:inst11\|lpm_divide:Div0 " "Instantiated megafunction \"game_clock_DFF:inst11\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896745 ""}  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744642896745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/alexb/EEL3705 Final Project/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/alexb/EEL3705 Final Project/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/alexb/EEL3705 Final Project/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_clock_DFF:inst11\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"game_clock_DFF:inst11\|lpm_divide:Mod0\"" {  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_clock_DFF:inst11\|lpm_divide:Mod0 " "Instantiated megafunction \"game_clock_DFF:inst11\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896864 ""}  } { { "game_clock_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/game_clock_DFF.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744642896864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/alexb/EEL3705 Final Project/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scoring_mechanism_DFF:inst91\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"scoring_mechanism_DFF:inst91\|lpm_divide:Mod0\"" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642896928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scoring_mechanism_DFF:inst91\|lpm_divide:Mod0 " "Instantiated megafunction \"scoring_mechanism_DFF:inst91\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642896929 ""}  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744642896929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/alexb/EEL3705 Final Project/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/alexb/EEL3705 Final Project/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642896984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642896984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/alexb/EEL3705 Final Project/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642897001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642897001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scoring_mechanism_DFF:inst91\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"scoring_mechanism_DFF:inst91\|lpm_divide:Div0\"" {  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642897009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scoring_mechanism_DFF:inst91\|lpm_divide:Div0 " "Instantiated megafunction \"scoring_mechanism_DFF:inst91\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642897009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642897009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642897009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744642897009 ""}  } { { "scoring_mechanism_DFF.v" "" { Text "C:/Users/alexb/EEL3705 Final Project/scoring_mechanism_DFF.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744642897009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/alexb/EEL3705 Final Project/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744642897061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642897061 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744642897574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744642898238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744642898238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "733 " "Implemented 733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744642898364 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744642898364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "679 " "Implemented 679 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744642898364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744642898364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744642898388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 11:01:38 2025 " "Processing ended: Mon Apr 14 11:01:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744642898388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744642898388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744642898388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744642898388 ""}
