

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Mon Aug 24 19:52:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.812|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1000|  1000|  1000|  1000|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_KeccakF1600_StatePer_fu_269  |KeccakF1600_StatePer  |   50|   50|   50|   50|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   25|   25|         1|          -|          -|    25|    no    |
        |- Loop 2     |  323|  323|        19|          -|          -|    17|    no    |
        | + Loop 2.1  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 3     |  136|  136|         1|          -|          -|   136|    no    |
        |- Loop 4     |  136|  136|         2|          -|          -|    68|    no    |
        |- Loop 5     |  323|  323|        19|          -|          -|    17|    no    |
        | + Loop 5.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     852|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      -|    3110|   16883|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     337|
|Register         |        -|      -|     244|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      0|    3354|   18072|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|       1|      14|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------------------+----------------------+---------+-------+------+-------+
    |grp_KeccakF1600_StatePer_fu_269  |KeccakF1600_StatePer  |        2|      0|  3110|  16883|
    +---------------------------------+----------------------+---------+-------+------+-------+
    |Total                            |                      |        2|      0|  3110|  16883|
    +---------------------------------+----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |t_U    |keccak_absorb_t  |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                 |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+-----+------------+------------+
    |i_5_fu_448_p2        |     +    |      0|  0|   15|           5|           1|
    |i_6_fu_288_p2        |     +    |      0|  0|   15|           5|           1|
    |i_7_fu_394_p2        |     +    |      0|  0|   15|           8|           1|
    |i_8_fu_328_p2        |     +    |      0|  0|   13|           4|           1|
    |i_9_fu_472_p2        |     +    |      0|  0|   13|           4|           1|
    |i_s_fu_304_p2        |     +    |      0|  0|   15|           5|           1|
    |sum9_fu_420_p2       |     +    |      0|  0|   15|           8|           8|
    |sum_i1_fu_478_p2     |     +    |      0|  0|   15|           8|           8|
    |sum_i_fu_334_p2      |     +    |      0|  0|   15|           8|           8|
    |tmp_225_fu_414_p2    |     +    |      0|  0|   15|           7|           1|
    |exitcond2_fu_408_p2  |   icmp   |      0|  0|   11|           7|           7|
    |exitcond3_fu_388_p2  |   icmp   |      0|  0|   11|           8|           8|
    |exitcond4_fu_298_p2  |   icmp   |      0|  0|   11|           5|           5|
    |exitcond_fu_442_p2   |   icmp   |      0|  0|   11|           5|           5|
    |tmp_fu_282_p2        |   icmp   |      0|  0|   11|           5|           4|
    |tmp_i2_fu_466_p2     |   icmp   |      0|  0|   11|           4|           5|
    |tmp_i_fu_322_p2      |   icmp   |      0|  0|   11|           4|           5|
    |r_3_fu_514_p2        |    or    |      0|  0|   64|          64|          64|
    |r_fu_370_p2          |    or    |      0|  0|   64|          64|          64|
    |t_d1                 |    or    |      0|  0|    9|           8|           9|
    |tmp_359_i_fu_364_p2  |    shl   |      0|  0|  182|          64|          64|
    |tmp_361_i_fu_508_p2  |    shl   |      0|  0|  182|          64|          64|
    |tmp_224_fu_376_p2    |    xor   |      0|  0|   64|          64|          64|
    |tmp_227_fu_520_p2    |    xor   |      0|  0|   64|          64|          64|
    +---------------------+----------+-------+---+-----+------------+------------+
    |Total                |          |      0|  0|  852|         492|         463|
    +---------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         16|    1|         16|
    |i_1_reg_177   |   9|          2|    5|         10|
    |i_2_reg_212   |   9|          2|    8|         16|
    |i_3_reg_223   |   9|          2|    7|         14|
    |i_4_reg_234   |   9|          2|    5|         10|
    |i_i2_reg_257  |   9|          2|    4|          8|
    |i_i_reg_200   |   9|          2|    4|          8|
    |i_reg_166     |   9|          2|    5|         10|
    |m_address0    |  15|          3|    8|         24|
    |r_i1_reg_245  |   9|          2|   64|        128|
    |r_i_reg_188   |   9|          2|   64|        128|
    |s_address0    |  38|          7|    5|         35|
    |s_ce0         |  15|          3|    1|          3|
    |s_ce1         |   9|          2|    1|          2|
    |s_d0          |  27|          5|   64|        320|
    |s_we0         |  15|          3|    1|          3|
    |s_we1         |   9|          2|    1|          2|
    |t_address0    |  27|          5|    8|         40|
    |t_address1    |  15|          3|    8|         24|
    |t_d0          |  21|          4|    8|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         | 337|         71|  272|        833|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  15|   0|   15|          0|
    |grp_KeccakF1600_StatePer_fu_269_ap_start_reg  |   1|   0|    1|          0|
    |i_1_cast_reg_535                              |   5|   0|   64|         59|
    |i_1_reg_177                                   |   5|   0|    5|          0|
    |i_2_reg_212                                   |   8|   0|    8|          0|
    |i_3_cast5_reg_584                             |   7|   0|   64|         57|
    |i_3_reg_223                                   |   7|   0|    7|          0|
    |i_4_cast4_reg_608                             |   5|   0|   64|         59|
    |i_4_reg_234                                   |   5|   0|    5|          0|
    |i_5_reg_616                                   |   5|   0|    5|          0|
    |i_8_reg_556                                   |   4|   0|    4|          0|
    |i_9_reg_629                                   |   4|   0|    4|          0|
    |i_i2_reg_257                                  |   4|   0|    4|          0|
    |i_i_reg_200                                   |   4|   0|    4|          0|
    |i_reg_166                                     |   5|   0|    5|          0|
    |i_s_reg_543                                   |   5|   0|    5|          0|
    |r_i1_reg_245                                  |  64|   0|   64|          0|
    |r_i_reg_188                                   |  64|   0|   64|          0|
    |s_addr_7_reg_566                              |   5|   0|    5|          0|
    |s_addr_8_reg_639                              |   5|   0|    5|          0|
    |tmp_223_reg_548                               |   5|   0|    8|          3|
    |tmp_225_reg_592                               |   7|   0|    7|          0|
    |tmp_226_reg_621                               |   5|   0|    8|          3|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 244|   0|  425|        181|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|s_address0  | out |    5|  ap_memory |       s       |     array    |
|s_ce0       | out |    1|  ap_memory |       s       |     array    |
|s_we0       | out |    1|  ap_memory |       s       |     array    |
|s_d0        | out |   64|  ap_memory |       s       |     array    |
|s_q0        |  in |   64|  ap_memory |       s       |     array    |
|s_address1  | out |    5|  ap_memory |       s       |     array    |
|s_ce1       | out |    1|  ap_memory |       s       |     array    |
|s_we1       | out |    1|  ap_memory |       s       |     array    |
|s_d1        | out |   64|  ap_memory |       s       |     array    |
|s_q1        |  in |   64|  ap_memory |       s       |     array    |
|m_address0  | out |    8|  ap_memory |       m       |     array    |
|m_ce0       | out |    1|  ap_memory |       m       |     array    |
|m_q0        |  in |    8|  ap_memory |       m       |     array    |
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	7  / (exitcond4)
	4  / (!exitcond4)
4 --> 
	5  / (!tmp_i)
	6  / (tmp_i)
5 --> 
	4  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 
	8  / (!exitcond3)
	9  / (exitcond3)
9 --> 
	10  / (!exitcond2)
	11  / (exitcond2)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond)
13 --> 
	14  / (!tmp_i2)
	15  / (tmp_i2)
14 --> 
	13  / true
15 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 16 [1/1] (2.77ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:377]   --->   Operation 16 'alloca' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:380]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_6, %2 ]"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i to i64" [fips202.c:380]   --->   Operation 19 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.21ns)   --->   "%tmp = icmp eq i5 %i, -7" [fips202.c:380]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.54ns)   --->   "%i_6 = add i5 %i, 1" [fips202.c:380]   --->   Operation 22 'add' 'i_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader6.0.preheader, label %2" [fips202.c:380]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %i_cast" [fips202.c:381]   --->   Operation 24 'getelementptr' 's_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:381]   --->   Operation 25 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:380]   --->   Operation 26 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "br label %.preheader6.0" [fips202.c:385]   --->   Operation 27 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_s, %load64.1.exit ], [ 0, %.preheader6.0.preheader ]" [fips202.c:385]   --->   Operation 28 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1 to i64" [fips202.c:385]   --->   Operation 29 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.21ns)   --->   "%exitcond4 = icmp eq i5 %i_1, -15" [fips202.c:385]   --->   Operation 30 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 31 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.54ns)   --->   "%i_s = add i5 %i_1, 1" [fips202.c:385]   --->   Operation 32 'add' 'i_s' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader2.1, label %3" [fips202.c:385]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_223 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1, i3 0)" [fips202.c:386]   --->   Operation 34 'bitconcatenate' 'tmp_223' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:28->fips202.c:386]   --->   Operation 35 'br' <Predicate = (!exitcond4)> <Delay = 1.35>
ST_3 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:388]   --->   Operation 36 'call' <Predicate = (exitcond4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%r_i = phi i64 [ 0, %3 ], [ %r, %5 ]"   --->   Operation 37 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %3 ], [ %i_8, %5 ]"   --->   Operation 38 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i_i_cast8 = zext i4 %i_i to i8" [fips202.c:28->fips202.c:386]   --->   Operation 39 'zext' 'i_i_cast8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.21ns)   --->   "%tmp_i = icmp eq i4 %i_i, -8" [fips202.c:28->fips202.c:386]   --->   Operation 40 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 41 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.49ns)   --->   "%i_8 = add i4 %i_i, 1" [fips202.c:28->fips202.c:386]   --->   Operation 42 'add' 'i_8' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %load64.1.exit, label %5" [fips202.c:28->fips202.c:386]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.71ns)   --->   "%sum_i = add i8 %tmp_223, %i_i_cast8" [fips202.c:29->fips202.c:386]   --->   Operation 44 'add' 'sum_i' <Predicate = (!tmp_i)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i8 %sum_i to i64" [fips202.c:29->fips202.c:386]   --->   Operation 45 'zext' 'sum_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr [204 x i8]* %m, i64 0, i64 %sum_i_cast" [fips202.c:29->fips202.c:386]   --->   Operation 46 'getelementptr' 'm_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:29->fips202.c:386]   --->   Operation 47 'load' 'm_load_1' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%s_addr_7 = getelementptr [25 x i64]* %s, i64 0, i64 %i_1_cast" [fips202.c:386]   --->   Operation 48 'getelementptr' 's_addr_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_7, align 8" [fips202.c:386]   --->   Operation 49 'load' 's_load' <Predicate = (tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 50 [1/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:29->fips202.c:386]   --->   Operation 50 'load' 'm_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_i_44 = zext i8 %m_load_1 to i64" [fips202.c:29->fips202.c:386]   --->   Operation 51 'zext' 'tmp_i_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_222 = trunc i4 %i_i to i3" [fips202.c:28->fips202.c:386]   --->   Operation 52 'trunc' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_358_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_222, i3 0)" [fips202.c:29->fips202.c:386]   --->   Operation 53 'bitconcatenate' 'tmp_358_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_358_i_cast = zext i6 %tmp_358_i to i64" [fips202.c:29->fips202.c:386]   --->   Operation 54 'zext' 'tmp_358_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_359_i = shl i64 %tmp_i_44, %tmp_358_i_cast" [fips202.c:29->fips202.c:386]   --->   Operation 55 'shl' 'tmp_359_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %tmp_359_i, %r_i" [fips202.c:29->fips202.c:386]   --->   Operation 56 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:28->fips202.c:386]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 6.35>
ST_6 : Operation 58 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_7, align 8" [fips202.c:386]   --->   Operation 58 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 59 [1/1] (0.80ns)   --->   "%tmp_224 = xor i64 %s_load, %r_i" [fips202.c:386]   --->   Operation 59 'xor' 'tmp_224' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (2.77ns)   --->   "store i64 %tmp_224, i64* %s_addr_7, align 8" [fips202.c:386]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [fips202.c:385]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.35>
ST_7 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:388]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 63 [1/1] (1.35ns)   --->   "br label %.preheader1" [fips202.c:393]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.35>

State 8 <SV = 4> <Delay = 2.77>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%i_2 = phi i8 [ %i_7, %6 ], [ 0, %.preheader2.1 ]"   --->   Operation 64 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%i_2_cast6 = zext i8 %i_2 to i64" [fips202.c:393]   --->   Operation 65 'zext' 'i_2_cast6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.24ns)   --->   "%exitcond3 = icmp eq i8 %i_2, -120" [fips202.c:393]   --->   Operation 66 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 136, i64 136, i64 136)"   --->   Operation 67 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.71ns)   --->   "%i_7 = add i8 %i_2, 1" [fips202.c:393]   --->   Operation 68 'add' 'i_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %6" [fips202.c:393]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_2_cast6" [fips202.c:394]   --->   Operation 70 'getelementptr' 't_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (2.77ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:394]   --->   Operation 71 'store' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader1" [fips202.c:393]   --->   Operation 72 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:395]   --->   Operation 73 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 9 <SV = 5> <Delay = 4.49>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%i_3 = phi i7 [ %tmp_225, %7 ], [ 0, %.preheader.preheader ]" [fips202.c:395]   --->   Operation 74 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%i_3_cast5 = zext i7 %i_3 to i64" [fips202.c:395]   --->   Operation 75 'zext' 'i_3_cast5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i_3 to i8" [fips202.c:395]   --->   Operation 76 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (1.23ns)   --->   "%exitcond2 = icmp eq i7 %i_3, -60" [fips202.c:395]   --->   Operation 77 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)"   --->   Operation 78 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (1.66ns)   --->   "%tmp_225 = add i7 %i_3, 1" [fips202.c:395]   --->   Operation 79 'add' 'tmp_225' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %8, label %7" [fips202.c:395]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (1.71ns)   --->   "%sum9 = add i8 %i_3_cast, -120" [fips202.c:396]   --->   Operation 81 'add' 'sum9' <Predicate = (!exitcond2)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%sum9_cast = zext i8 %sum9 to i64" [fips202.c:396]   --->   Operation 82 'zext' 'sum9_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [204 x i8]* %m, i64 0, i64 %sum9_cast" [fips202.c:396]   --->   Operation 83 'getelementptr' 'm_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 84 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:396]   --->   Operation 84 'load' 'm_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%t_addr_12 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:398]   --->   Operation 85 'getelementptr' 't_addr_12' <Predicate = (exitcond2)> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_12, align 1" [fips202.c:398]   --->   Operation 86 'load' 't_load' <Predicate = (exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 10 <SV = 6> <Delay = 5.54>
ST_10 : Operation 87 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:396]   --->   Operation 87 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%t_addr_13 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_3_cast5" [fips202.c:396]   --->   Operation 88 'getelementptr' 't_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %t_addr_13, align 1" [fips202.c:396]   --->   Operation 89 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:395]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 5.54>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 68" [fips202.c:397]   --->   Operation 91 'getelementptr' 't_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (2.77ns)   --->   "store i8 6, i8* %t_addr_11, align 4" [fips202.c:397]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_11 : Operation 93 [1/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_12, align 1" [fips202.c:398]   --->   Operation 93 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = or i8 %t_load, -128" [fips202.c:398]   --->   Operation 94 'or' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (2.77ns)   --->   "store i8 %tmp_s, i8* %t_addr_12, align 1" [fips202.c:398]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_11 : Operation 96 [1/1] (1.35ns)   --->   "br label %9" [fips202.c:399]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.35>

State 12 <SV = 7> <Delay = 1.54>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%i_4 = phi i5 [ 0, %8 ], [ %i_5, %load64.exit ]"   --->   Operation 97 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%i_4_cast4 = zext i5 %i_4 to i64" [fips202.c:399]   --->   Operation 98 'zext' 'i_4_cast4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i5 %i_4, -15" [fips202.c:399]   --->   Operation 99 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 100 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.54ns)   --->   "%i_5 = add i5 %i_4, 1" [fips202.c:399]   --->   Operation 101 'add' 'i_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %13, label %10" [fips202.c:399]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_226 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_4, i3 0)" [fips202.c:400]   --->   Operation 103 'bitconcatenate' 'tmp_226' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.35ns)   --->   "br label %11" [fips202.c:28->fips202.c:400]   --->   Operation 104 'br' <Predicate = (!exitcond)> <Delay = 1.35>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [fips202.c:401]   --->   Operation 105 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 4.49>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%r_i1 = phi i64 [ 0, %10 ], [ %r_3, %12 ]"   --->   Operation 106 'phi' 'r_i1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%i_i2 = phi i4 [ 0, %10 ], [ %i_9, %12 ]"   --->   Operation 107 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%i_i2_cast2 = zext i4 %i_i2 to i8" [fips202.c:28->fips202.c:400]   --->   Operation 108 'zext' 'i_i2_cast2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (1.21ns)   --->   "%tmp_i2 = icmp eq i4 %i_i2, -8" [fips202.c:28->fips202.c:400]   --->   Operation 109 'icmp' 'tmp_i2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 110 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (1.49ns)   --->   "%i_9 = add i4 %i_i2, 1" [fips202.c:28->fips202.c:400]   --->   Operation 111 'add' 'i_9' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %load64.exit, label %12" [fips202.c:28->fips202.c:400]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.71ns)   --->   "%sum_i1 = add i8 %tmp_226, %i_i2_cast2" [fips202.c:29->fips202.c:400]   --->   Operation 113 'add' 'sum_i1' <Predicate = (!tmp_i2)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%sum_i1_cast = zext i8 %sum_i1 to i64" [fips202.c:29->fips202.c:400]   --->   Operation 114 'zext' 'sum_i1_cast' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%t_addr_14 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i1_cast" [fips202.c:29->fips202.c:400]   --->   Operation 115 'getelementptr' 't_addr_14' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_13 : Operation 116 [2/2] (2.77ns)   --->   "%t_load_13 = load i8* %t_addr_14, align 1" [fips202.c:29->fips202.c:400]   --->   Operation 116 'load' 't_load_13' <Predicate = (!tmp_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%s_addr_8 = getelementptr [25 x i64]* %s, i64 0, i64 %i_4_cast4" [fips202.c:400]   --->   Operation 117 'getelementptr' 's_addr_8' <Predicate = (tmp_i2)> <Delay = 0.00>
ST_13 : Operation 118 [2/2] (2.77ns)   --->   "%s_load_3 = load i64* %s_addr_8, align 8" [fips202.c:400]   --->   Operation 118 'load' 's_load_3' <Predicate = (tmp_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 14 <SV = 9> <Delay = 5.19>
ST_14 : Operation 119 [1/2] (2.77ns)   --->   "%t_load_13 = load i8* %t_addr_14, align 1" [fips202.c:29->fips202.c:400]   --->   Operation 119 'load' 't_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_14 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%tmp_i1 = zext i8 %t_load_13 to i64" [fips202.c:29->fips202.c:400]   --->   Operation 120 'zext' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%tmp_228 = trunc i4 %i_i2 to i3" [fips202.c:28->fips202.c:400]   --->   Operation 121 'trunc' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%tmp_360_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_228, i3 0)" [fips202.c:29->fips202.c:400]   --->   Operation 122 'bitconcatenate' 'tmp_360_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%tmp_360_i_cast = zext i6 %tmp_360_i to i64" [fips202.c:29->fips202.c:400]   --->   Operation 123 'zext' 'tmp_360_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%tmp_361_i = shl i64 %tmp_i1, %tmp_360_i_cast" [fips202.c:29->fips202.c:400]   --->   Operation 124 'shl' 'tmp_361_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (2.42ns) (out node of the LUT)   --->   "%r_3 = or i64 %tmp_361_i, %r_i1" [fips202.c:29->fips202.c:400]   --->   Operation 125 'or' 'r_3' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "br label %11" [fips202.c:28->fips202.c:400]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 6.35>
ST_15 : Operation 127 [1/2] (2.77ns)   --->   "%s_load_3 = load i64* %s_addr_8, align 8" [fips202.c:400]   --->   Operation 127 'load' 's_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_15 : Operation 128 [1/1] (0.80ns)   --->   "%tmp_227 = xor i64 %s_load_3, %r_i1" [fips202.c:400]   --->   Operation 128 'xor' 'tmp_227' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (2.77ns)   --->   "store i64 %tmp_227, i64* %s_addr_8, align 8" [fips202.c:400]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "br label %9" [fips202.c:399]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t              (alloca           ) [ 0011111111111111]
StgValue_17    (br               ) [ 0110000000000000]
i              (phi              ) [ 0010000000000000]
i_cast         (zext             ) [ 0000000000000000]
tmp            (icmp             ) [ 0010000000000000]
empty          (speclooptripcount) [ 0000000000000000]
i_6            (add              ) [ 0110000000000000]
StgValue_23    (br               ) [ 0000000000000000]
s_addr         (getelementptr    ) [ 0000000000000000]
StgValue_25    (store            ) [ 0000000000000000]
StgValue_26    (br               ) [ 0110000000000000]
StgValue_27    (br               ) [ 0011111000000000]
i_1            (phi              ) [ 0001000000000000]
i_1_cast       (zext             ) [ 0000110000000000]
exitcond4      (icmp             ) [ 0001111000000000]
empty_42       (speclooptripcount) [ 0000000000000000]
i_s            (add              ) [ 0011111000000000]
StgValue_33    (br               ) [ 0000000000000000]
tmp_223        (bitconcatenate   ) [ 0000110000000000]
StgValue_35    (br               ) [ 0001111000000000]
r_i            (phi              ) [ 0000111000000000]
i_i            (phi              ) [ 0000110000000000]
i_i_cast8      (zext             ) [ 0000000000000000]
tmp_i          (icmp             ) [ 0001111000000000]
empty_43       (speclooptripcount) [ 0000000000000000]
i_8            (add              ) [ 0001111000000000]
StgValue_43    (br               ) [ 0000000000000000]
sum_i          (add              ) [ 0000000000000000]
sum_i_cast     (zext             ) [ 0000000000000000]
m_addr_1       (getelementptr    ) [ 0000010000000000]
s_addr_7       (getelementptr    ) [ 0000001000000000]
m_load_1       (load             ) [ 0000000000000000]
tmp_i_44       (zext             ) [ 0000000000000000]
tmp_222        (trunc            ) [ 0000000000000000]
tmp_358_i      (bitconcatenate   ) [ 0000000000000000]
tmp_358_i_cast (zext             ) [ 0000000000000000]
tmp_359_i      (shl              ) [ 0000000000000000]
r              (or               ) [ 0001111000000000]
StgValue_57    (br               ) [ 0001111000000000]
s_load         (load             ) [ 0000000000000000]
tmp_224        (xor              ) [ 0000000000000000]
StgValue_60    (store            ) [ 0000000000000000]
StgValue_61    (br               ) [ 0011111000000000]
StgValue_62    (call             ) [ 0000000000000000]
StgValue_63    (br               ) [ 0000000110000000]
i_2            (phi              ) [ 0000000010000000]
i_2_cast6      (zext             ) [ 0000000000000000]
exitcond3      (icmp             ) [ 0000000010000000]
empty_45       (speclooptripcount) [ 0000000000000000]
i_7            (add              ) [ 0000000110000000]
StgValue_69    (br               ) [ 0000000000000000]
t_addr         (getelementptr    ) [ 0000000000000000]
StgValue_71    (store            ) [ 0000000000000000]
StgValue_72    (br               ) [ 0000000110000000]
StgValue_73    (br               ) [ 0000000011100000]
i_3            (phi              ) [ 0000000001000000]
i_3_cast5      (zext             ) [ 0000000000100000]
i_3_cast       (zext             ) [ 0000000000000000]
exitcond2      (icmp             ) [ 0000000001100000]
empty_46       (speclooptripcount) [ 0000000000000000]
tmp_225        (add              ) [ 0000000011100000]
StgValue_80    (br               ) [ 0000000000000000]
sum9           (add              ) [ 0000000000000000]
sum9_cast      (zext             ) [ 0000000000000000]
m_addr         (getelementptr    ) [ 0000000000100000]
t_addr_12      (getelementptr    ) [ 0000000000010000]
m_load         (load             ) [ 0000000000000000]
t_addr_13      (getelementptr    ) [ 0000000000000000]
StgValue_89    (store            ) [ 0000000000000000]
StgValue_90    (br               ) [ 0000000011100000]
t_addr_11      (getelementptr    ) [ 0000000000000000]
StgValue_92    (store            ) [ 0000000000000000]
t_load         (load             ) [ 0000000000000000]
tmp_s          (or               ) [ 0000000000000000]
StgValue_95    (store            ) [ 0000000000000000]
StgValue_96    (br               ) [ 0000000000011111]
i_4            (phi              ) [ 0000000000001000]
i_4_cast4      (zext             ) [ 0000000000000110]
exitcond       (icmp             ) [ 0000000000001111]
empty_47       (speclooptripcount) [ 0000000000000000]
i_5            (add              ) [ 0000000000011111]
StgValue_102   (br               ) [ 0000000000000000]
tmp_226        (bitconcatenate   ) [ 0000000000000110]
StgValue_104   (br               ) [ 0000000000001111]
StgValue_105   (ret              ) [ 0000000000000000]
r_i1           (phi              ) [ 0000000000000111]
i_i2           (phi              ) [ 0000000000000110]
i_i2_cast2     (zext             ) [ 0000000000000000]
tmp_i2         (icmp             ) [ 0000000000001111]
empty_48       (speclooptripcount) [ 0000000000000000]
i_9            (add              ) [ 0000000000001111]
StgValue_112   (br               ) [ 0000000000000000]
sum_i1         (add              ) [ 0000000000000000]
sum_i1_cast    (zext             ) [ 0000000000000000]
t_addr_14      (getelementptr    ) [ 0000000000000010]
s_addr_8       (getelementptr    ) [ 0000000000000001]
t_load_13      (load             ) [ 0000000000000000]
tmp_i1         (zext             ) [ 0000000000000000]
tmp_228        (trunc            ) [ 0000000000000000]
tmp_360_i      (bitconcatenate   ) [ 0000000000000000]
tmp_360_i_cast (zext             ) [ 0000000000000000]
tmp_361_i      (shl              ) [ 0000000000000000]
r_3            (or               ) [ 0000000000001111]
StgValue_126   (br               ) [ 0000000000001111]
s_load_3       (load             ) [ 0000000000000000]
tmp_227        (xor              ) [ 0000000000000000]
StgValue_129   (store            ) [ 0000000000000000]
StgValue_130   (br               ) [ 0000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="t_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="s_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_25/2 s_load/4 StgValue_60/6 s_load_3/13 StgValue_129/15 "/>
</bind>
</comp>

<comp id="80" class="1004" name="m_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load_1/4 m_load/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="s_addr_7_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="1"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_7/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="t_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="8" slack="0"/>
<pin id="148" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
<pin id="150" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_71/8 t_load/9 StgValue_89/10 StgValue_92/11 StgValue_95/11 t_load_13/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="m_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="t_addr_12_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_12/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="t_addr_13_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="1"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_13/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="t_addr_11_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_11/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="t_addr_14_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_14/13 "/>
</bind>
</comp>

<comp id="158" class="1004" name="s_addr_8_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="1"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_8/13 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_1_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="r_i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="r_i_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="64" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_2_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_2_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="1"/>
<pin id="225" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_3_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_4_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="1"/>
<pin id="236" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_4_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/12 "/>
</bind>
</comp>

<comp id="245" class="1005" name="r_i1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i1 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="r_i1_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="64" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i1/13 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_i2_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_i2_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_KeccakF1600_StatePer_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="64" slack="0"/>
<pin id="273" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_1_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_223_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_223/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_i_cast8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast8/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_i_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sum_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sum_i_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_i_44_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_44/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_222_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_222/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_358_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_358_i/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_358_i_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_358_i_cast/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_359_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_359_i/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="r_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="1"/>
<pin id="373" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_224_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="1"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_224/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="i_2_cast6_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast6/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="exitcond3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="i_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_3_cast5_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast5/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="i_3_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="exitcond2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="7" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_225_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_225/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sum9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sum9_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_s_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="i_4_cast4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast4/12 "/>
</bind>
</comp>

<comp id="442" class="1004" name="exitcond_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="448" class="1004" name="i_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/12 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_226_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_226/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="i_i2_cast2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i2_cast2/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_i2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/13 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sum_i1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="0" index="1" bw="4" slack="0"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i1/13 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sum_i1_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i1_cast/13 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_i1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/14 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_228_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="1"/>
<pin id="494" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_228/14 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_360_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="3" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_360_i/14 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_360_i_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_360_i_cast/14 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_361_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_361_i/14 "/>
</bind>
</comp>

<comp id="514" class="1004" name="r_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="1"/>
<pin id="517" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_3/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_227_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="1"/>
<pin id="523" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_227/15 "/>
</bind>
</comp>

<comp id="530" class="1005" name="i_6_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_1_cast_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_1_cast "/>
</bind>
</comp>

<comp id="543" class="1005" name="i_s_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_223_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="1"/>
<pin id="550" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_223 "/>
</bind>
</comp>

<comp id="556" class="1005" name="i_8_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="561" class="1005" name="m_addr_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="s_addr_7_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_7 "/>
</bind>
</comp>

<comp id="571" class="1005" name="r_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="1"/>
<pin id="573" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="579" class="1005" name="i_7_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="584" class="1005" name="i_3_cast5_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_3_cast5 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_225_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_225 "/>
</bind>
</comp>

<comp id="597" class="1005" name="m_addr_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="602" class="1005" name="t_addr_12_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_12 "/>
</bind>
</comp>

<comp id="608" class="1005" name="i_4_cast4_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_4_cast4 "/>
</bind>
</comp>

<comp id="616" class="1005" name="i_5_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_226_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_226 "/>
</bind>
</comp>

<comp id="629" class="1005" name="i_9_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="634" class="1005" name="t_addr_14_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_14 "/>
</bind>
</comp>

<comp id="639" class="1005" name="s_addr_8_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_8 "/>
</bind>
</comp>

<comp id="644" class="1005" name="r_3_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="87" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="4" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="170" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="286"><net_src comp="170" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="170" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="181" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="181" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="181" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="181" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="204" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="204" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="204" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="318" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="347"><net_src comp="87" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="200" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="344" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="188" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="73" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="188" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="386"><net_src comp="216" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="392"><net_src comp="216" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="216" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="227" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="227" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="227" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="227" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="404" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="435"><net_src comp="107" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="2"/><net_sink comp="107" pin=4"/></net>

<net id="441"><net_src comp="238" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="238" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="20" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="238" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="16" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="238" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="261" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="261" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="32" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="261" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="36" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="491"><net_src comp="107" pin="7"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="257" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="38" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="26" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="488" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="245" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="73" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="245" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="520" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="533"><net_src comp="288" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="538"><net_src comp="294" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="546"><net_src comp="304" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="551"><net_src comp="310" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="559"><net_src comp="328" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="564"><net_src comp="80" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="569"><net_src comp="93" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="574"><net_src comp="370" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="582"><net_src comp="394" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="587"><net_src comp="400" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="595"><net_src comp="414" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="600"><net_src comp="114" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="605"><net_src comp="122" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="611"><net_src comp="438" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="619"><net_src comp="448" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="624"><net_src comp="454" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="632"><net_src comp="472" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="637"><net_src comp="151" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="642"><net_src comp="158" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="647"><net_src comp="514" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="249" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {2 3 6 7 15 }
	Port: m | {}
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: keccak_absorb : s | {3 4 6 7 13 15 }
	Port: keccak_absorb : m | {4 5 9 10 }
	Port: keccak_absorb : KeccakF_RoundConstan | {3 7 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		i_6 : 1
		StgValue_23 : 2
		s_addr : 2
		StgValue_25 : 3
	State 3
		i_1_cast : 1
		exitcond4 : 1
		i_s : 1
		StgValue_33 : 2
		tmp_223 : 1
	State 4
		i_i_cast8 : 1
		tmp_i : 1
		i_8 : 1
		StgValue_43 : 2
		sum_i : 2
		sum_i_cast : 3
		m_addr_1 : 4
		m_load_1 : 5
		s_load : 1
	State 5
		tmp_i_44 : 1
		tmp_358_i : 1
		tmp_358_i_cast : 2
		tmp_359_i : 3
		r : 4
	State 6
		tmp_224 : 1
		StgValue_60 : 1
	State 7
	State 8
		i_2_cast6 : 1
		exitcond3 : 1
		i_7 : 1
		StgValue_69 : 2
		t_addr : 2
		StgValue_71 : 3
	State 9
		i_3_cast5 : 1
		i_3_cast : 1
		exitcond2 : 1
		tmp_225 : 1
		StgValue_80 : 2
		sum9 : 2
		sum9_cast : 3
		m_addr : 4
		m_load : 5
		t_load : 1
	State 10
		StgValue_89 : 1
	State 11
		StgValue_92 : 1
		tmp_s : 1
		StgValue_95 : 1
	State 12
		i_4_cast4 : 1
		exitcond : 1
		i_5 : 1
		StgValue_102 : 2
		tmp_226 : 1
	State 13
		i_i2_cast2 : 1
		tmp_i2 : 1
		i_9 : 1
		StgValue_112 : 2
		sum_i1 : 2
		sum_i1_cast : 3
		t_addr_14 : 4
		t_load_13 : 5
		s_load_3 : 1
	State 14
		tmp_i1 : 1
		tmp_360_i : 1
		tmp_360_i_cast : 2
		tmp_361_i : 3
		r_3 : 4
	State 15
		tmp_227 : 1
		StgValue_129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_fu_269 | 11.5955 |   4945  |  16607  |
|----------|---------------------------------|---------|---------|---------|
|          |            i_6_fu_288           |    0    |    0    |    15   |
|          |            i_s_fu_304           |    0    |    0    |    15   |
|          |            i_8_fu_328           |    0    |    0    |    13   |
|          |           sum_i_fu_334          |    0    |    0    |    15   |
|    add   |            i_7_fu_394           |    0    |    0    |    15   |
|          |          tmp_225_fu_414         |    0    |    0    |    15   |
|          |           sum9_fu_420           |    0    |    0    |    15   |
|          |            i_5_fu_448           |    0    |    0    |    15   |
|          |            i_9_fu_472           |    0    |    0    |    13   |
|          |          sum_i1_fu_478          |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |             r_fu_370            |    0    |    0    |    64   |
|    or    |           tmp_s_fu_431          |    0    |    0    |    0    |
|          |            r_3_fu_514           |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|    xor   |          tmp_224_fu_376         |    0    |    0    |    64   |
|          |          tmp_227_fu_520         |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_282           |    0    |    0    |    11   |
|          |         exitcond4_fu_298        |    0    |    0    |    11   |
|          |           tmp_i_fu_322          |    0    |    0    |    9    |
|   icmp   |         exitcond3_fu_388        |    0    |    0    |    11   |
|          |         exitcond2_fu_408        |    0    |    0    |    11   |
|          |         exitcond_fu_442         |    0    |    0    |    11   |
|          |          tmp_i2_fu_466          |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |         tmp_359_i_fu_364        |    0    |    0    |    19   |
|          |         tmp_361_i_fu_508        |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|          |          i_cast_fu_277          |    0    |    0    |    0    |
|          |         i_1_cast_fu_294         |    0    |    0    |    0    |
|          |         i_i_cast8_fu_318        |    0    |    0    |    0    |
|          |        sum_i_cast_fu_339        |    0    |    0    |    0    |
|          |         tmp_i_44_fu_344         |    0    |    0    |    0    |
|          |      tmp_358_i_cast_fu_360      |    0    |    0    |    0    |
|          |         i_2_cast6_fu_383        |    0    |    0    |    0    |
|   zext   |         i_3_cast5_fu_400        |    0    |    0    |    0    |
|          |         i_3_cast_fu_404         |    0    |    0    |    0    |
|          |         sum9_cast_fu_426        |    0    |    0    |    0    |
|          |         i_4_cast4_fu_438        |    0    |    0    |    0    |
|          |        i_i2_cast2_fu_462        |    0    |    0    |    0    |
|          |        sum_i1_cast_fu_483       |    0    |    0    |    0    |
|          |          tmp_i1_fu_488          |    0    |    0    |    0    |
|          |      tmp_360_i_cast_fu_504      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_223_fu_310         |    0    |    0    |    0    |
|bitconcatenate|         tmp_358_i_fu_352        |    0    |    0    |    0    |
|          |          tmp_226_fu_454         |    0    |    0    |    0    |
|          |         tmp_360_i_fu_496        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |          tmp_222_fu_348         |    0    |    0    |    0    |
|          |          tmp_228_fu_492         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 | 11.5955 |   4945  |  17120  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| i_1_cast_reg_535|   64   |
|   i_1_reg_177   |    5   |
|   i_2_reg_212   |    8   |
|i_3_cast5_reg_584|   64   |
|   i_3_reg_223   |    7   |
|i_4_cast4_reg_608|   64   |
|   i_4_reg_234   |    5   |
|   i_5_reg_616   |    5   |
|   i_6_reg_530   |    5   |
|   i_7_reg_579   |    8   |
|   i_8_reg_556   |    4   |
|   i_9_reg_629   |    4   |
|   i_i2_reg_257  |    4   |
|   i_i_reg_200   |    4   |
|    i_reg_166    |    5   |
|   i_s_reg_543   |    5   |
| m_addr_1_reg_561|    8   |
|  m_addr_reg_597 |    8   |
|   r_3_reg_644   |   64   |
|   r_i1_reg_245  |   64   |
|   r_i_reg_188   |   64   |
|    r_reg_571    |   64   |
| s_addr_7_reg_566|    5   |
| s_addr_8_reg_639|    5   |
|t_addr_12_reg_602|    8   |
|t_addr_14_reg_634|    8   |
| tmp_223_reg_548 |    8   |
| tmp_225_reg_592 |    7   |
| tmp_226_reg_621 |    8   |
+-----------------+--------+
|      Total      |   582  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   5  |   5  |   25   ||    27   |
|  grp_access_fu_73 |  p1  |   3  |  64  |   192  ||    15   |
|  grp_access_fu_87 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_107 |  p0  |   5  |   8  |   40   ||    27   |
| grp_access_fu_107 |  p1  |   3  |   8  |   24   ||    9    |
| grp_access_fu_107 |  p2  |   3  |   0  |    0   ||    15   |
|    r_i_reg_188    |  p0  |   2  |  64  |   128  ||    9    |
|    i_i_reg_200    |  p0  |   2  |   4  |    8   ||    9    |
|    r_i1_reg_245   |  p0  |   2  |  64  |   128  ||    9    |
|    i_i2_reg_257   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   585  || 14.6192 ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   11   |  4945  |  17120 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   150  |
|  Register |    -   |    -   |   582  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   26   |  5527  |  17270 |
+-----------+--------+--------+--------+--------+
