<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>CodeGenRegisters.cpp source code [llvm/llvm/utils/TableGen/CodeGenRegisters.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/CodeGenRegisters.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='CodeGenRegisters.cpp.html'>CodeGenRegisters.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- CodeGenRegisters.cpp - Register and RegisterClass Info -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines structures to encapsulate information gleaned from the</i></td></tr>
<tr><th id="10">10</th><td><i>// target register and register class definitions.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="CodeGenRegisters.h.html">"CodeGenRegisters.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="CodeGenTarget.h.html">"CodeGenTarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/IntEqClasses.h.html">"llvm/ADT/IntEqClasses.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/ADT/StringExtras.h.html">"llvm/ADT/StringExtras.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/TableGen/Error.h.html">"llvm/TableGen/Error.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/TableGen/Record.h.html">"llvm/TableGen/Record.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../include/c++/7/queue.html">&lt;queue&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc-emitter"</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="50">50</th><td><i>//                             CodeGenSubRegIndex</i></td></tr>
<tr><th id="51">51</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<dfn class="decl def" id="_ZN4llvm18CodeGenSubRegIndexC1EPNS_6RecordEj" title='llvm::CodeGenSubRegIndex::CodeGenSubRegIndex' data-ref="_ZN4llvm18CodeGenSubRegIndexC1EPNS_6RecordEj">CodeGenSubRegIndex</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col1 decl" id="1R" title='R' data-type='llvm::Record *' data-ref="1R">R</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2Enum" title='Enum' data-type='unsigned int' data-ref="2Enum">Enum</dfn>)</td></tr>
<tr><th id="54">54</th><td>  : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</a>(<a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a>(<a class="local col2 ref" href="#2Enum" title='Enum' data-ref="2Enum">Enum</a>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::AllSuperRegsCovered" title='llvm::CodeGenSubRegIndex::AllSuperRegsCovered' data-ref="llvm::CodeGenSubRegIndex::AllSuperRegsCovered">AllSuperRegsCovered</a>(<b>true</b>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Artificial" title='llvm::CodeGenSubRegIndex::Artificial' data-ref="llvm::CodeGenSubRegIndex::Artificial">Artificial</a>(<b>true</b>) {</td></tr>
<tr><th id="55">55</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Name" title='llvm::CodeGenSubRegIndex::Name' data-ref="llvm::CodeGenSubRegIndex::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="56">56</th><td>  <b>if</b> (<a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8getValueENS_9StringRefE" title='llvm::Record::getValue' data-ref="_ZN4llvm6Record8getValueENS_9StringRefE">getValue</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Namespace"</q>))</td></tr>
<tr><th id="57">57</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Namespace" title='llvm::CodeGenSubRegIndex::Namespace' data-ref="llvm::CodeGenSubRegIndex::Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Namespace"</q>);</td></tr>
<tr><th id="58">58</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a> = <a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Size"</q>);</td></tr>
<tr><th id="59">59</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> = <a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Offset"</q>);</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<dfn class="decl def" id="_ZN4llvm18CodeGenSubRegIndexC1ENS_9StringRefES1_j" title='llvm::CodeGenSubRegIndex::CodeGenSubRegIndex' data-ref="_ZN4llvm18CodeGenSubRegIndexC1ENS_9StringRefES1_j">CodeGenSubRegIndex</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="3N" title='N' data-type='llvm::StringRef' data-ref="3N">N</dfn>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="4Nspace" title='Nspace' data-type='llvm::StringRef' data-ref="4Nspace">Nspace</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="5Enum" title='Enum' data-type='unsigned int' data-ref="5Enum">Enum</dfn>)</td></tr>
<tr><th id="64">64</th><td>  : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</a>(<b>nullptr</b>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Name" title='llvm::CodeGenSubRegIndex::Name' data-ref="llvm::CodeGenSubRegIndex::Name">Name</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col3 ref" href="#3N" title='N' data-ref="3N">N</a>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Namespace" title='llvm::CodeGenSubRegIndex::Namespace' data-ref="llvm::CodeGenSubRegIndex::Namespace">Namespace</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col4 ref" href="#4Nspace" title='Nspace' data-ref="4Nspace">Nspace</a>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a>(-<var>1</var>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a>(-<var>1</var>),</td></tr>
<tr><th id="65">65</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a>(<a class="local col5 ref" href="#5Enum" title='Enum' data-ref="5Enum">Enum</a>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::AllSuperRegsCovered" title='llvm::CodeGenSubRegIndex::AllSuperRegsCovered' data-ref="llvm::CodeGenSubRegIndex::AllSuperRegsCovered">AllSuperRegsCovered</a>(<b>true</b>), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Artificial" title='llvm::CodeGenSubRegIndex::Artificial' data-ref="llvm::CodeGenSubRegIndex::Artificial">Artificial</a>(<b>true</b>) {</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<dfn class="decl def" id="_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv" title='llvm::CodeGenSubRegIndex::getQualifiedName' data-ref="_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv">getQualifiedName</dfn>() <em>const</em> {</td></tr>
<tr><th id="69">69</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col6 decl" id="6N" title='N' data-type='std::string' data-ref="6N">N</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv" title='llvm::CodeGenSubRegIndex::getNamespace' data-ref="_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv">getNamespace</a>();</td></tr>
<tr><th id="70">70</th><td>  <b>if</b> (!<a class="local col6 ref" href="#6N" title='N' data-ref="6N">N</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>())</td></tr>
<tr><th id="71">71</th><td>    <a class="local col6 ref" href="#6N" title='N' data-ref="6N">N</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"::"</q>;</td></tr>
<tr><th id="72">72</th><td>  <a class="local col6 ref" href="#6N" title='N' data-ref="6N">N</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLERKNS_12basic_stringIT_T0_T1_EE">+=</a> <a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>();</td></tr>
<tr><th id="73">73</th><td>  <b>return</b> <a class="local col6 ref" href="#6N" title='N' data-ref="6N">N</a>;</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<dfn class="decl def" id="_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE" title='llvm::CodeGenSubRegIndex::updateComponents' data-ref="_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE">updateComponents</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col7 decl" id="7RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="7RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="77">77</th><td>  <b>if</b> (!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</a>)</td></tr>
<tr><th id="78">78</th><td>    <b>return</b>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col8 decl" id="8Comps" title='Comps' data-type='std::vector&lt;Record *&gt;' data-ref="8Comps">Comps</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ComposedOf"</q>);</td></tr>
<tr><th id="81">81</th><td>  <b>if</b> (!<a class="local col8 ref" href="#8Comps" title='Comps' data-ref="8Comps">Comps</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="82">82</th><td>    <b>if</b> (<a class="local col8 ref" href="#8Comps" title='Comps' data-ref="8Comps">Comps</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() != <var>2</var>)</td></tr>
<tr><th id="83">83</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="84">84</th><td>                      <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"ComposedOf must have exactly two entries"</q>);</td></tr>
<tr><th id="85">85</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col9 decl" id="9A" title='A' data-type='llvm::CodeGenSubRegIndex *' data-ref="9A">A</dfn> = <a class="local col7 ref" href="#7RegBank" title='RegBank' data-ref="7RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE" title='llvm::CodeGenRegBank::getSubRegIdx' data-ref="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE">getSubRegIdx</a>(<a class="local col8 ref" href="#8Comps" title='Comps' data-ref="8Comps">Comps</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="86">86</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col0 decl" id="10B" title='B' data-type='llvm::CodeGenSubRegIndex *' data-ref="10B">B</dfn> = <a class="local col7 ref" href="#7RegBank" title='RegBank' data-ref="7RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE" title='llvm::CodeGenRegBank::getSubRegIdx' data-ref="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE">getSubRegIdx</a>(<a class="local col8 ref" href="#8Comps" title='Comps' data-ref="8Comps">Comps</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col1 decl" id="11X" title='X' data-type='llvm::CodeGenSubRegIndex *' data-ref="11X">X</dfn> = <a class="local col9 ref" href="#9A" title='A' data-ref="9A">A</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_" title='llvm::CodeGenSubRegIndex::addComposite' data-ref="_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_">addComposite</a>(<a class="local col0 ref" href="#10B" title='B' data-ref="10B">B</a>, <b>this</b>);</td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (<a class="local col1 ref" href="#11X" title='X' data-ref="11X">X</a>)</td></tr>
<tr><th id="89">89</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Ambiguous ComposedOf entries"</q>);</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col2 decl" id="12Parts" title='Parts' data-type='std::vector&lt;Record *&gt;' data-ref="12Parts">Parts</dfn> =</td></tr>
<tr><th id="93">93</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CoveringSubRegIndices"</q>);</td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (!<a class="local col2 ref" href="#12Parts" title='Parts' data-ref="12Parts">Parts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="95">95</th><td>    <b>if</b> (<a class="local col2 ref" href="#12Parts" title='Parts' data-ref="12Parts">Parts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &lt; <var>2</var>)</td></tr>
<tr><th id="96">96</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::TheDef" title='llvm::CodeGenSubRegIndex::TheDef' data-ref="llvm::CodeGenSubRegIndex::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="97">97</th><td>                      <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"CoveredBySubRegs must have two or more entries"</q>);</td></tr>
<tr><th id="98">98</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="13IdxParts" title='IdxParts' data-type='SmallVector&lt;llvm::CodeGenSubRegIndex *, 8&gt;' data-ref="13IdxParts">IdxParts</dfn>;</td></tr>
<tr><th id="99">99</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="14Part" title='Part' data-type='llvm::Record *' data-ref="14Part">Part</dfn> : <a class="local col2 ref" href="#12Parts" title='Parts' data-ref="12Parts">Parts</a>)</td></tr>
<tr><th id="100">100</th><td>      <a class="local col3 ref" href="#13IdxParts" title='IdxParts' data-ref="13IdxParts">IdxParts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#7RegBank" title='RegBank' data-ref="7RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE" title='llvm::CodeGenRegBank::getSubRegIdx' data-ref="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE">getSubRegIdx</a>(<a class="local col4 ref" href="#14Part" title='Part' data-ref="14Part">Part</a>));</td></tr>
<tr><th id="101">101</th><td>    <a class="member" href="#_ZN4llvm18CodeGenSubRegIndex18setConcatenationOfENS_8ArrayRefIPS0_EE" title='llvm::CodeGenSubRegIndex::setConcatenationOf' data-ref="_ZN4llvm18CodeGenSubRegIndex18setConcatenationOfENS_8ArrayRefIPS0_EE">setConcatenationOf</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#13IdxParts" title='IdxParts' data-ref="13IdxParts">IdxParts</a>);</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<dfn class="decl def" id="_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv" title='llvm::CodeGenSubRegIndex::computeLaneMask' data-ref="_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv">computeLaneMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="106">106</th><td>  <i>// Already computed?</i></td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i>// Recursion guard, shouldn't be required.</i></td></tr>
<tr><th id="111">111</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i>// The lane mask is simply the union of all sub-indices.</i></td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col5 decl" id="15M" title='M' data-type='llvm::LaneBitmask' data-ref="15M">M</dfn>;</td></tr>
<tr><th id="115">115</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="16C" title='C' data-type='const std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &amp;' data-ref="16C">C</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Composed" title='llvm::CodeGenSubRegIndex::Composed' data-ref="llvm::CodeGenSubRegIndex::Composed">Composed</a>)</td></tr>
<tr><th id="116">116</th><td>    <a class="local col5 ref" href="#15M" title='M' data-ref="15M">M</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="local col6 ref" href="#16C" title='C' data-ref="16C">C</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="member" href="#_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv" title='llvm::CodeGenSubRegIndex::computeLaneMask' data-ref="_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv">computeLaneMask</a>();</td></tr>
<tr><th id="117">117</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (M.any() &amp;&amp; &quot;Missing lane mask, sub-register cycle?&quot;) ? void (0) : __assert_fail (&quot;M.any() &amp;&amp; \&quot;Missing lane mask, sub-register cycle?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 117, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#15M" title='M' data-ref="15M">M</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() &amp;&amp; <q>"Missing lane mask, sub-register cycle?"</q>);</td></tr>
<tr><th id="118">118</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col5 ref" href="#15M" title='M' data-ref="15M">M</a>;</td></tr>
<tr><th id="119">119</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<dfn class="decl def" id="_ZN4llvm18CodeGenSubRegIndex18setConcatenationOfENS_8ArrayRefIPS0_EE" title='llvm::CodeGenSubRegIndex::setConcatenationOf' data-ref="_ZN4llvm18CodeGenSubRegIndex18setConcatenationOfENS_8ArrayRefIPS0_EE">setConcatenationOf</dfn>(</td></tr>
<tr><th id="123">123</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt; <dfn class="local col7 decl" id="17Parts" title='Parts' data-type='ArrayRef&lt;llvm::CodeGenSubRegIndex *&gt;' data-ref="17Parts">Parts</dfn>) {</td></tr>
<tr><th id="124">124</th><td>  <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="125">125</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6assignET_S1_" title='llvm::SmallVectorImpl::assign' data-ref="_ZN4llvm15SmallVectorImpl6assignET_S1_">assign</a>(<a class="local col7 ref" href="#17Parts" title='Parts' data-ref="17Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col7 ref" href="#17Parts" title='Parts' data-ref="17Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="126">126</th><td>  <b>else</b></td></tr>
<tr><th id="127">127</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::equal(Parts.begin(), Parts.end(), ConcatenationOf.begin()) &amp;&amp; &quot;parts consistent&quot;) ? void (0) : __assert_fail (&quot;std::equal(Parts.begin(), Parts.end(), ConcatenationOf.begin()) &amp;&amp; \&quot;parts consistent\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 128, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt5equalT_S_T0_" title='std::equal' data-ref="_ZSt5equalT_S_T0_">equal</a>(<a class="local col7 ref" href="#17Parts" title='Parts' data-ref="17Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col7 ref" href="#17Parts" title='Parts' data-ref="17Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>(),</td></tr>
<tr><th id="128">128</th><td>                      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>()) &amp;&amp; <q>"parts consistent"</q>);</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<dfn class="decl def" id="_ZN4llvm18CodeGenSubRegIndex30computeConcatTransitiveClosureEv" title='llvm::CodeGenSubRegIndex::computeConcatTransitiveClosure' data-ref="_ZN4llvm18CodeGenSubRegIndex30computeConcatTransitiveClosureEv">computeConcatTransitiveClosure</dfn>() {</td></tr>
<tr><th id="132">132</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::CodeGenSubRegIndex*}::iterator" title='llvm::SmallVectorImpl&lt;llvm::CodeGenSubRegIndex *&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::CodeGenSubRegIndex*}::iterator">iterator</a></td></tr>
<tr><th id="133">133</th><td>       <dfn class="local col8 decl" id="18I" title='I' data-type='SmallVectorImpl&lt;CodeGenSubRegIndex *&gt;::iterator' data-ref="18I">I</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(); <a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a> != <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <i>/*empty*/</i>) {</td></tr>
<tr><th id="134">134</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col9 decl" id="19SubIdx" title='SubIdx' data-type='llvm::CodeGenSubRegIndex *' data-ref="19SubIdx">SubIdx</dfn> = *<a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>;</td></tr>
<tr><th id="135">135</th><td>    <a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a>-&gt;<a class="member" href="#_ZN4llvm18CodeGenSubRegIndex30computeConcatTransitiveClosureEv" title='llvm::CodeGenSubRegIndex::computeConcatTransitiveClosure' data-ref="_ZN4llvm18CodeGenSubRegIndex30computeConcatTransitiveClosureEv">computeConcatTransitiveClosure</a>();</td></tr>
<tr><th id="136">136</th><td><u>#<span data-ppcond="136">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="137">137</th><td>    <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col0 decl" id="20SRI" title='SRI' data-type='llvm::CodeGenSubRegIndex *' data-ref="20SRI">SRI</dfn> : <a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>)</td></tr>
<tr><th id="138">138</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SRI-&gt;ConcatenationOf.empty() &amp;&amp; &quot;No transitive closure?&quot;) ? void (0) : __assert_fail (&quot;SRI-&gt;ConcatenationOf.empty() &amp;&amp; \&quot;No transitive closure?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 138, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#20SRI" title='SRI' data-ref="20SRI">SRI</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"No transitive closure?"</q>);</td></tr>
<tr><th id="139">139</th><td><u>#<span data-ppcond="136">endif</span></u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <b>if</b> (<a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="142">142</th><td>      ++<a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>;</td></tr>
<tr><th id="143">143</th><td>    } <b>else</b> {</td></tr>
<tr><th id="144">144</th><td>      <a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>);</td></tr>
<tr><th id="145">145</th><td>      <a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorET_S5_">insert</a>(<a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>, <a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="146">146</th><td>                                 <a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="147">147</th><td>      <a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a> += <a class="local col9 ref" href="#19SubIdx" title='SubIdx' data-ref="19SubIdx">SubIdx</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="153">153</th><td><i>//                              CodeGenRegister</i></td></tr>
<tr><th id="154">154</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZN4llvm15CodeGenRegisterC1EPNS_6RecordEj" title='llvm::CodeGenRegister::CodeGenRegister' data-ref="_ZN4llvm15CodeGenRegisterC1EPNS_6RecordEj">CodeGenRegister</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col1 decl" id="21R" title='R' data-type='llvm::Record *' data-ref="21R">R</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22Enum" title='Enum' data-type='unsigned int' data-ref="22Enum">Enum</dfn>)</td></tr>
<tr><th id="157">157</th><td>  : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>(<a class="local col1 ref" href="#21R" title='R' data-ref="21R">R</a>),</td></tr>
<tr><th id="158">158</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>(<a class="local col2 ref" href="#22Enum" title='Enum' data-ref="22Enum">Enum</a>),</td></tr>
<tr><th id="159">159</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CostPerUse" title='llvm::CodeGenRegister::CostPerUse' data-ref="llvm::CodeGenRegister::CostPerUse">CostPerUse</a>(<a class="local col1 ref" href="#21R" title='R' data-ref="21R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CostPerUse"</q>)),</td></tr>
<tr><th id="160">160</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</a>(<a class="local col1 ref" href="#21R" title='R' data-ref="21R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CoveredBySubRegs"</q>)),</td></tr>
<tr><th id="161">161</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::HasDisjunctSubRegs" title='llvm::CodeGenRegister::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegister::HasDisjunctSubRegs">HasDisjunctSubRegs</a>(<b>false</b>),</td></tr>
<tr><th id="162">162</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegsComplete" title='llvm::CodeGenRegister::SubRegsComplete' data-ref="llvm::CodeGenRegister::SubRegsComplete">SubRegsComplete</a>(<b>false</b>),</td></tr>
<tr><th id="163">163</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SuperRegsComplete" title='llvm::CodeGenRegister::SuperRegsComplete' data-ref="llvm::CodeGenRegister::SuperRegsComplete">SuperRegsComplete</a>(<b>false</b>),</td></tr>
<tr><th id="164">164</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TopoSig" title='llvm::CodeGenRegister::TopoSig' data-ref="llvm::CodeGenRegister::TopoSig">TopoSig</a>(~<var>0u</var>) {</td></tr>
<tr><th id="165">165</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a> = <a class="local col1 ref" href="#21R" title='R' data-ref="21R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"isArtificial"</q>);</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::buildObjectGraph' data-ref="_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE">buildObjectGraph</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col3 decl" id="23RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="23RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="169">169</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col4 decl" id="24SRIs" title='SRIs' data-type='std::vector&lt;Record *&gt;' data-ref="24SRIs">SRIs</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SubRegIndices"</q>);</td></tr>
<tr><th id="170">170</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col5 decl" id="25SRs" title='SRs' data-type='std::vector&lt;Record *&gt;' data-ref="25SRs">SRs</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SubRegs"</q>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="local col4 ref" href="#24SRIs" title='SRIs' data-ref="24SRIs">SRIs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() != <a class="local col5 ref" href="#25SRs" title='SRs' data-ref="25SRs">SRs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="173">173</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="174">174</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"SubRegs and SubRegIndices must have the same size"</q>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="26i" title='i' data-type='unsigned int' data-ref="26i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="27e" title='e' data-type='unsigned int' data-ref="27e">e</dfn> = <a class="local col4 ref" href="#24SRIs" title='SRIs' data-ref="24SRIs">SRIs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a> != <a class="local col7 ref" href="#27e" title='e' data-ref="27e">e</a>; ++<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>) {</td></tr>
<tr><th id="177">177</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegIndices" title='llvm::CodeGenRegister::ExplicitSubRegIndices' data-ref="llvm::CodeGenRegister::ExplicitSubRegIndices">ExplicitSubRegIndices</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#23RegBank" title='RegBank' data-ref="23RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE" title='llvm::CodeGenRegBank::getSubRegIdx' data-ref="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE">getSubRegIdx</a>(<a class="local col4 ref" href="#24SRIs" title='SRIs' data-ref="24SRIs">SRIs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>]</a>));</td></tr>
<tr><th id="178">178</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#23RegBank" title='RegBank' data-ref="23RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col5 ref" href="#25SRs" title='SRs' data-ref="25SRs">SRs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>]</a>));</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i>// Also compute leading super-registers. Each register has a list of</i></td></tr>
<tr><th id="182">182</th><td><i>  // covered-by-subregs super-registers where it appears as the first explicit</i></td></tr>
<tr><th id="183">183</th><td><i>  // sub-register.</i></td></tr>
<tr><th id="184">184</th><td><i>  //</i></td></tr>
<tr><th id="185">185</th><td><i>  // This is used by computeSecondarySubRegs() to find candidates.</i></td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</a> &amp;&amp; !<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="187">187</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::LeadingSuperRegs" title='llvm::CodeGenRegister::LeadingSuperRegs' data-ref="llvm::CodeGenRegister::LeadingSuperRegs">LeadingSuperRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<b>this</b>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// Add ad hoc alias links. This is a symmetric relationship between two</i></td></tr>
<tr><th id="190">190</th><td><i>  // registers, so build a symmetric graph by adding links in both ends.</i></td></tr>
<tr><th id="191">191</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col8 decl" id="28Aliases" title='Aliases' data-type='std::vector&lt;Record *&gt;' data-ref="28Aliases">Aliases</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Aliases"</q>);</td></tr>
<tr><th id="192">192</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="29Alias" title='Alias' data-type='llvm::Record *' data-ref="29Alias">Alias</dfn> : <a class="local col8 ref" href="#28Aliases" title='Aliases' data-ref="28Aliases">Aliases</a>) {</td></tr>
<tr><th id="193">193</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col0 decl" id="30Reg" title='Reg' data-type='llvm::CodeGenRegister *' data-ref="30Reg">Reg</dfn> = <a class="local col3 ref" href="#23RegBank" title='RegBank' data-ref="23RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col9 ref" href="#29Alias" title='Alias' data-ref="29Alias">Alias</a>);</td></tr>
<tr><th id="194">194</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitAliases" title='llvm::CodeGenRegister::ExplicitAliases' data-ref="llvm::CodeGenRegister::ExplicitAliases">ExplicitAliases</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>);</td></tr>
<tr><th id="195">195</th><td>    <a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitAliases" title='llvm::CodeGenRegister::ExplicitAliases' data-ref="llvm::CodeGenRegister::ExplicitAliases">ExplicitAliases</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<b>this</b>);</td></tr>
<tr><th id="196">196</th><td>  }</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><em>const</em> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</dfn>() <em>const</em> {</td></tr>
<tr><th id="200">200</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TheDef &amp;&amp; &quot;no def&quot;) ? void (0) : __assert_fail (&quot;TheDef &amp;&amp; \&quot;no def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 200, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a> &amp;&amp; <q>"no def"</q>);</td></tr>
<tr><th id="201">201</th><td>  <b>return</b> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><b>namespace</b> {</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i  data-doc="(anonymousnamespace)::RegUnitIterator">// Iterate over all register units in a set of registers.</i></td></tr>
<tr><th id="207">207</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegUnitIterator" title='(anonymous namespace)::RegUnitIterator' data-ref="(anonymousnamespace)::RegUnitIterator">RegUnitIterator</dfn> {</td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{constllvm::CodeGenRegister*,std::allocator{constllvm::CodeGenRegister*}}::const_iterator" title='std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;const CodeGenRegister *, allocator&lt;const CodeGenRegister *&gt; &gt; &gt;' data-ref="std::vector{constllvm::CodeGenRegister*,std::allocator{constllvm::CodeGenRegister*}}::const_iterator">const_iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-type='CodeGenRegister::Vec::const_iterator' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::RegUnitIterator::RegE" title='(anonymous namespace)::RegUnitIterator::RegE' data-type='CodeGenRegister::Vec::const_iterator' data-ref="(anonymousnamespace)::RegUnitIterator::RegE">RegE</dfn>;</td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a>::<a class="typedef" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector{128}::iterator" title='llvm::SparseBitVector&lt;128&gt;::iterator' data-type='llvm::SparseBitVector&lt;128&gt;::SparseBitVectorIterator' data-ref="llvm::SparseBitVector{128}::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::RegUnitIterator::UnitI" title='(anonymous namespace)::RegUnitIterator::UnitI' data-type='CodeGenRegister::RegUnitList::iterator' data-ref="(anonymousnamespace)::RegUnitIterator::UnitI">UnitI</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::RegUnitIterator::UnitE" title='(anonymous namespace)::RegUnitIterator::UnitE' data-type='CodeGenRegister::RegUnitList::iterator' data-ref="(anonymousnamespace)::RegUnitIterator::UnitE">UnitE</dfn>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><b>public</b>:</td></tr>
<tr><th id="212">212</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115RegUnitIteratorC1ERKSt6vectorIPKN4llvm15CodeGenRegisterESaIS5_EE" title='(anonymous namespace)::RegUnitIterator::RegUnitIterator' data-type='void (anonymous namespace)::RegUnitIterator::RegUnitIterator(const CodeGenRegister::Vec &amp; Regs)' data-ref="_ZN12_GLOBAL__N_115RegUnitIteratorC1ERKSt6vectorIPKN4llvm15CodeGenRegisterESaIS5_EE">RegUnitIterator</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> &amp;<dfn class="local col1 decl" id="31Regs" title='Regs' data-type='const CodeGenRegister::Vec &amp;' data-ref="31Regs">Regs</dfn>):</td></tr>
<tr><th id="213">213</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-use='w' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;const llvm::CodeGenRegister *const *, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{constllvm::CodeGenRegister*const*,std::vector{constllvm::CodeGenRegister*,std::allocator{constllvm::CodeGenRegister*}}}::__normal_iterator">(</a><a class="local col1 ref" href="#31Regs" title='Regs' data-ref="31Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>()), <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegE" title='(anonymous namespace)::RegUnitIterator::RegE' data-use='w' data-ref="(anonymousnamespace)::RegUnitIterator::RegE">RegE</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;const llvm::CodeGenRegister *const *, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{constllvm::CodeGenRegister*const*,std::vector{constllvm::CodeGenRegister*,std::allocator{constllvm::CodeGenRegister*}}}::__normal_iterator">(</a><a class="local col1 ref" href="#31Regs" title='Regs' data-ref="31Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-use='r' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegE" title='(anonymous namespace)::RegUnitIterator::RegE' data-use='r' data-ref="(anonymousnamespace)::RegUnitIterator::RegE">RegE</a>) {</td></tr>
<tr><th id="216">216</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitI" title='(anonymous namespace)::RegUnitIterator::UnitI' data-use='w' data-ref="(anonymousnamespace)::RegUnitIterator::UnitI">UnitI</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#318" title='llvm::SparseBitVector&lt;128&gt;::SparseBitVectorIterator::operator=' data-ref="_ZN4llvm15SparseBitVectorILj128EE23SparseBitVectorIteratoraSEOS2_">=</a> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-use='m' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</a>)-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>();</td></tr>
<tr><th id="217">217</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitE" title='(anonymous namespace)::RegUnitIterator::UnitE' data-use='w' data-ref="(anonymousnamespace)::RegUnitIterator::UnitE">UnitE</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#318" title='llvm::SparseBitVector&lt;128&gt;::SparseBitVectorIterator::operator=' data-ref="_ZN4llvm15SparseBitVectorILj128EE23SparseBitVectorIteratoraSEOS2_">=</a> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-use='m' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</a>)-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector3endEv" title='llvm::SparseBitVector::end' data-ref="_ZNK4llvm15SparseBitVector3endEv">end</a>();</td></tr>
<tr><th id="218">218</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115RegUnitIterator7advanceEv" title='(anonymous namespace)::RegUnitIterator::advance' data-use='c' data-ref="_ZN12_GLOBAL__N_115RegUnitIterator7advanceEv">advance</a>();</td></tr>
<tr><th id="219">219</th><td>    }</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv" title='(anonymous namespace)::RegUnitIterator::isValid' data-type='bool (anonymous namespace)::RegUnitIterator::isValid() const' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitI" title='(anonymous namespace)::RegUnitIterator::UnitI' data-use='m' data-ref="(anonymousnamespace)::RegUnitIterator::UnitI">UnitI</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratorneERKS1_" title='llvm::SparseBitVector::SparseBitVectorIterator::operator!=' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratorneERKS1_">!=</a> <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitE" title='(anonymous namespace)::RegUnitIterator::UnitE' data-use='r' data-ref="(anonymousnamespace)::RegUnitIterator::UnitE">UnitE</a>; }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115RegUnitIteratordeEv" title='(anonymous namespace)::RegUnitIterator::operator*' data-type='unsigned int (anonymous namespace)::RegUnitIterator::operator*() const' data-ref="_ZNK12_GLOBAL__N_115RegUnitIteratordeEv"><b>operator</b>*</dfn> () <em>const</em> { <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid()) ? void (0) : __assert_fail (&quot;isValid()&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 224, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv" title='(anonymous namespace)::RegUnitIterator::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv">isValid</a>()); <b>return</b> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator*' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitI" title='(anonymous namespace)::RegUnitIterator::UnitI' data-use='m' data-ref="(anonymousnamespace)::RegUnitIterator::UnitI">UnitI</a>; }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115RegUnitIterator6getRegEv" title='(anonymous namespace)::RegUnitIterator::getReg' data-type='const llvm::CodeGenRegister * (anonymous namespace)::RegUnitIterator::getReg() const' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator6getRegEv">getReg</dfn>() <em>const</em> { <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid()) ? void (0) : __assert_fail (&quot;isValid()&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 226, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv" title='(anonymous namespace)::RegUnitIterator::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv">isValid</a>()); <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-use='m' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</a>; }</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115RegUnitIteratorppEv">/// Preincrement.  Move to the next unit.</i></td></tr>
<tr><th id="229">229</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115RegUnitIteratorppEv" title='(anonymous namespace)::RegUnitIterator::operator++' data-type='void (anonymous namespace)::RegUnitIterator::operator++()' data-ref="_ZN12_GLOBAL__N_115RegUnitIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="230">230</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;Cannot advance beyond the last operand&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;Cannot advance beyond the last operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 230, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv" title='(anonymous namespace)::RegUnitIterator::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Cannot advance beyond the last operand"</q>);</td></tr>
<tr><th id="231">231</th><td>    <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector23SparseBitVectorIteratorppEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator++' data-ref="_ZN4llvm15SparseBitVector23SparseBitVectorIteratorppEv">++</a><a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitI" title='(anonymous namespace)::RegUnitIterator::UnitI' data-use='w' data-ref="(anonymousnamespace)::RegUnitIterator::UnitI">UnitI</a>;</td></tr>
<tr><th id="232">232</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115RegUnitIterator7advanceEv" title='(anonymous namespace)::RegUnitIterator::advance' data-use='c' data-ref="_ZN12_GLOBAL__N_115RegUnitIterator7advanceEv">advance</a>();</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><b>protected</b>:</td></tr>
<tr><th id="236">236</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115RegUnitIterator7advanceEv" title='(anonymous namespace)::RegUnitIterator::advance' data-type='void (anonymous namespace)::RegUnitIterator::advance()' data-ref="_ZN12_GLOBAL__N_115RegUnitIterator7advanceEv">advance</dfn>() {</td></tr>
<tr><th id="237">237</th><td>    <b>while</b> (<a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitI" title='(anonymous namespace)::RegUnitIterator::UnitI' data-use='m' data-ref="(anonymousnamespace)::RegUnitIterator::UnitI">UnitI</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratoreqERKS1_" title='llvm::SparseBitVector::SparseBitVectorIterator::operator==' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratoreqERKS1_">==</a> <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitE" title='(anonymous namespace)::RegUnitIterator::UnitE' data-use='r' data-ref="(anonymousnamespace)::RegUnitIterator::UnitE">UnitE</a>) {</td></tr>
<tr><th id="238">238</th><td>      <b>if</b> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-use='w' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegE" title='(anonymous namespace)::RegUnitIterator::RegE' data-use='r' data-ref="(anonymousnamespace)::RegUnitIterator::RegE">RegE</a>)</td></tr>
<tr><th id="239">239</th><td>        <b>break</b>;</td></tr>
<tr><th id="240">240</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitI" title='(anonymous namespace)::RegUnitIterator::UnitI' data-use='w' data-ref="(anonymousnamespace)::RegUnitIterator::UnitI">UnitI</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#318" title='llvm::SparseBitVector&lt;128&gt;::SparseBitVectorIterator::operator=' data-ref="_ZN4llvm15SparseBitVectorILj128EE23SparseBitVectorIteratoraSEOS2_">=</a> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-use='m' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</a>)-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>();</td></tr>
<tr><th id="241">241</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::UnitE" title='(anonymous namespace)::RegUnitIterator::UnitE' data-use='w' data-ref="(anonymousnamespace)::RegUnitIterator::UnitE">UnitE</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#318" title='llvm::SparseBitVector&lt;128&gt;::SparseBitVectorIterator::operator=' data-ref="_ZN4llvm15SparseBitVectorILj128EE23SparseBitVectorIteratoraSEOS2_">=</a> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="tu member" href="#(anonymousnamespace)::RegUnitIterator::RegI" title='(anonymous namespace)::RegUnitIterator::RegI' data-use='m' data-ref="(anonymousnamespace)::RegUnitIterator::RegI">RegI</a>)-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector3endEv" title='llvm::SparseBitVector::end' data-ref="_ZNK4llvm15SparseBitVector3endEv">end</a>();</td></tr>
<tr><th id="242">242</th><td>    }</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td>};</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i  data-doc="_ZL10hasRegUnitRN4llvm15SparseBitVectorILj128EEEj">// Return true of this unit appears in RegUnits.</i></td></tr>
<tr><th id="249">249</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10hasRegUnitRN4llvm15SparseBitVectorILj128EEEj" title='hasRegUnit' data-type='bool hasRegUnit(CodeGenRegister::RegUnitList &amp; RegUnits, unsigned int Unit)' data-ref="_ZL10hasRegUnitRN4llvm15SparseBitVectorILj128EEEj">hasRegUnit</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a> &amp;<dfn class="local col2 decl" id="32RegUnits" title='RegUnits' data-type='CodeGenRegister::RegUnitList &amp;' data-ref="32RegUnits">RegUnits</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33Unit" title='Unit' data-type='unsigned int' data-ref="33Unit">Unit</dfn>) {</td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <a class="local col2 ref" href="#32RegUnits" title='RegUnits' data-ref="32RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col3 ref" href="#33Unit" title='Unit' data-ref="33Unit">Unit</a>);</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i>// Inherit register units from subregisters.</i></td></tr>
<tr><th id="254">254</th><td><i>// Return true if the RegUnits changed.</i></td></tr>
<tr><th id="255">255</th><td><em>bool</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::inheritRegUnits' data-ref="_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE">inheritRegUnits</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col4 decl" id="34RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="34RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="256">256</th><td>  <em>bool</em> <dfn class="local col5 decl" id="35changed" title='changed' data-type='bool' data-ref="35changed">changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="257">257</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="36SubReg" title='SubReg' data-type='const std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &amp;' data-ref="36SubReg">SubReg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="258">258</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col7 decl" id="37SR" title='SR' data-type='llvm::CodeGenRegister *' data-ref="37SR">SR</dfn> = <a class="local col6 ref" href="#36SubReg" title='SubReg' data-ref="36SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="259">259</th><td>    <i>// Merge the subregister's units into this register's RegUnits.</i></td></tr>
<tr><th id="260">260</th><td>    <a class="local col5 ref" href="#35changed" title='changed' data-ref="35changed">changed</a> |= (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectoroRERKNS_15SparseBitVectorIXT_EEE" title='llvm::SparseBitVector::operator|=' data-ref="_ZN4llvm15SparseBitVectoroRERKNS_15SparseBitVectorIXT_EEE">|=</a> <a class="local col7 ref" href="#37SR" title='SR' data-ref="37SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>);</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <b>return</b> <a class="local col5 ref" href="#35changed" title='changed' data-ref="35changed">changed</a>;</td></tr>
<tr><th id="264">264</th><td>}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;</td></tr>
<tr><th id="267">267</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSubRegs' data-ref="_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE">computeSubRegs</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col8 decl" id="38RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="38RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="268">268</th><td>  <i>// Only compute this map once.</i></td></tr>
<tr><th id="269">269</th><td>  <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegsComplete" title='llvm::CodeGenRegister::SubRegsComplete' data-ref="llvm::CodeGenRegister::SubRegsComplete">SubRegsComplete</a>)</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>;</td></tr>
<tr><th id="271">271</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegsComplete" title='llvm::CodeGenRegister::SubRegsComplete' data-ref="llvm::CodeGenRegister::SubRegsComplete">SubRegsComplete</a> = <b>true</b>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::HasDisjunctSubRegs" title='llvm::CodeGenRegister::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegister::HasDisjunctSubRegs">HasDisjunctSubRegs</a> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// First insert the explicit subregs and make sure they are fully indexed.</i></td></tr>
<tr><th id="276">276</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="39i" title='i' data-type='unsigned int' data-ref="39i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="40e" title='e' data-type='unsigned int' data-ref="40e">e</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a> != <a class="local col0 ref" href="#40e" title='e' data-ref="40e">e</a>; ++<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>) {</td></tr>
<tr><th id="277">277</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col1 decl" id="41SR" title='SR' data-type='llvm::CodeGenRegister *' data-ref="41SR">SR</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>]</a>;</td></tr>
<tr><th id="278">278</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col2 decl" id="42Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex *' data-ref="42Idx">Idx</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegIndices" title='llvm::CodeGenRegister::ExplicitSubRegIndices' data-ref="llvm::CodeGenRegister::ExplicitSubRegIndices">ExplicitSubRegIndices</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#39i" title='i' data-ref="39i">i</a>]</a>;</td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (!<a class="local col1 ref" href="#41SR" title='SR' data-ref="41SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>)</td></tr>
<tr><th id="280">280</th><td>      <a class="local col2 ref" href="#42Idx" title='Idx' data-ref="42Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Artificial" title='llvm::CodeGenSubRegIndex::Artificial' data-ref="llvm::CodeGenSubRegIndex::Artificial">Artificial</a> = <b>false</b>;</td></tr>
<tr><th id="281">281</th><td>    <b>if</b> (!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col2 ref" href="#42Idx" title='Idx' data-ref="42Idx">Idx</a></span>, <span class='refarg'><a class="local col1 ref" href="#41SR" title='SR' data-ref="41SR">SR</a></span>)).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="282">282</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>"SubRegIndex "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col2 ref" href="#42Idx" title='Idx' data-ref="42Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="283">283</th><td>                      <q>" appears twice in Register "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="member" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>());</td></tr>
<tr><th id="284">284</th><td>    <i>// Map explicit sub-registers first, so the names take precedence.</i></td></tr>
<tr><th id="285">285</th><td><i>    // The inherited sub-registers are mapped below.</i></td></tr>
<tr><th id="286">286</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubReg2Idx" title='llvm::CodeGenRegister::SubReg2Idx' data-ref="llvm::CodeGenRegister::SubReg2Idx">SubReg2Idx</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#41SR" title='SR' data-ref="41SR">SR</a></span>, <span class='refarg'><a class="local col2 ref" href="#42Idx" title='Idx' data-ref="42Idx">Idx</a></span>));</td></tr>
<tr><th id="287">287</th><td>  }</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <i>// Keep track of inherited subregs and how they can be reached.</i></td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col3 decl" id="43Orphans" title='Orphans' data-type='SmallPtrSet&lt;llvm::CodeGenRegister *, 8&gt;' data-ref="43Orphans">Orphans</dfn>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// Clone inherited subregs and place duplicate entries in Orphans.</i></td></tr>
<tr><th id="293">293</th><td><i>  // Here the order is important - earlier subregs take precedence.</i></td></tr>
<tr><th id="294">294</th><td>  <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col4 decl" id="44ESR" title='ESR' data-type='llvm::CodeGenRegister *' data-ref="44ESR">ESR</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>) {</td></tr>
<tr><th id="295">295</th><td>    <em>const</em> <a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col5 decl" id="45Map" title='Map' data-type='const SubRegMap &amp;' data-ref="45Map">Map</dfn> = <a class="local col4 ref" href="#44ESR" title='ESR' data-ref="44ESR">ESR</a>-&gt;<a class="member" href="#_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSubRegs' data-ref="_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE">computeSubRegs</a>(<span class='refarg'><a class="local col8 ref" href="#38RegBank" title='RegBank' data-ref="38RegBank">RegBank</a></span>);</td></tr>
<tr><th id="296">296</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::HasDisjunctSubRegs" title='llvm::CodeGenRegister::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegister::HasDisjunctSubRegs">HasDisjunctSubRegs</a> |= <a class="local col4 ref" href="#44ESR" title='ESR' data-ref="44ESR">ESR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::HasDisjunctSubRegs" title='llvm::CodeGenRegister::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegister::HasDisjunctSubRegs">HasDisjunctSubRegs</a>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="46SR" title='SR' data-type='const std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &amp;' data-ref="46SR">SR</dfn> : <a class="local col5 ref" href="#45Map" title='Map' data-ref="45Map">Map</a>) {</td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertERKSt4pairIKT_T0_E" title='std::map::insert' data-ref="_ZNSt3map6insertERKSt4pairIKT_T0_E">insert</a>(<a class="local col6 ref" href="#46SR" title='SR' data-ref="46SR">SR</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="300">300</th><td>        <a class="local col3 ref" href="#43Orphans" title='Orphans' data-ref="43Orphans">Orphans</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col6 ref" href="#46SR" title='SR' data-ref="46SR">SR</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="301">301</th><td>    }</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// Expand any composed subreg indices.</i></td></tr>
<tr><th id="305">305</th><td><i>  // If dsub_2 has ComposedOf = [qsub_1, dsub_0], and this register has a</i></td></tr>
<tr><th id="306">306</th><td><i>  // qsub_1 subreg, add a dsub_2 subreg.  Keep growing Indices and process</i></td></tr>
<tr><th id="307">307</th><td><i>  // expanded subreg indices recursively.</i></td></tr>
<tr><th id="308">308</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <var>8</var>&gt; <dfn class="local col7 decl" id="47Indices" title='Indices' data-type='SmallVector&lt;llvm::CodeGenSubRegIndex *, 8&gt;' data-ref="47Indices">Indices</dfn> = <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegIndices" title='llvm::CodeGenRegister::ExplicitSubRegIndices' data-ref="llvm::CodeGenRegister::ExplicitSubRegIndices">ExplicitSubRegIndices</a>;</td></tr>
<tr><th id="309">309</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="48i" title='i' data-type='unsigned int' data-ref="48i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a> != <a class="local col7 ref" href="#47Indices" title='Indices' data-ref="47Indices">Indices</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a>) {</td></tr>
<tr><th id="310">310</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col9 decl" id="49Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex *' data-ref="49Idx">Idx</dfn> = <a class="local col7 ref" href="#47Indices" title='Indices' data-ref="47Indices">Indices</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a>]</a>;</td></tr>
<tr><th id="311">311</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::CompMap" title='llvm::CodeGenSubRegIndex::CompMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenSubRegIndex *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenSubRegIndex::CompMap">CompMap</a> &amp;<dfn class="local col0 decl" id="50Comps" title='Comps' data-type='const CodeGenSubRegIndex::CompMap &amp;' data-ref="50Comps">Comps</dfn> = <a class="local col9 ref" href="#49Idx" title='Idx' data-ref="49Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv" title='llvm::CodeGenSubRegIndex::getComposites' data-ref="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv">getComposites</a>();</td></tr>
<tr><th id="312">312</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col1 decl" id="51SR" title='SR' data-type='llvm::CodeGenRegister *' data-ref="51SR">SR</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col9 ref" href="#49Idx" title='Idx' data-ref="49Idx">Idx</a>]</a>;</td></tr>
<tr><th id="313">313</th><td>    <em>const</em> <a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col2 decl" id="52Map" title='Map' data-type='const SubRegMap &amp;' data-ref="52Map">Map</dfn> = <a class="local col1 ref" href="#51SR" title='SR' data-ref="51SR">SR</a>-&gt;<a class="member" href="#_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSubRegs' data-ref="_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE">computeSubRegs</a>(<span class='refarg'><a class="local col8 ref" href="#38RegBank" title='RegBank' data-ref="38RegBank">RegBank</a></span>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>    <i>// Look at the possible compositions of Idx.</i></td></tr>
<tr><th id="316">316</th><td><i>    // They may not all be supported by SR.</i></td></tr>
<tr><th id="317">317</th><td>    <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::CompMap" title='llvm::CodeGenSubRegIndex::CompMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenSubRegIndex *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenSubRegIndex::CompMap">CompMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenSubRegIndex*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::Cod11642759" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenSubRegIndex *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenSubRegIndex*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::Cod11642759">const_iterator</a> <dfn class="local col3 decl" id="53I" title='I' data-type='CodeGenSubRegIndex::CompMap::const_iterator' data-ref="53I">I</dfn> = <a class="local col0 ref" href="#50Comps" title='Comps' data-ref="50Comps">Comps</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="318">318</th><td>           <dfn class="local col4 decl" id="54E" title='E' data-type='CodeGenSubRegIndex::CompMap::const_iterator' data-ref="54E">E</dfn> = <a class="local col0 ref" href="#50Comps" title='Comps' data-ref="50Comps">Comps</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>(); <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col4 ref" href="#54E" title='E' data-ref="54E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>) {</td></tr>
<tr><th id="319">319</th><td>      <a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col5 decl" id="55SRI" title='SRI' data-type='SubRegMap::const_iterator' data-ref="55SRI">SRI</dfn> = <a class="local col2 ref" href="#52Map" title='Map' data-ref="52Map">Map</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="320">320</th><td>      <b>if</b> (<a class="local col5 ref" href="#55SRI" title='SRI' data-ref="55SRI">SRI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="local col2 ref" href="#52Map" title='Map' data-ref="52Map">Map</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>())</td></tr>
<tr><th id="321">321</th><td>        <b>continue</b>; <i>// Idx + I-&gt;first doesn't exist in SR.</i></td></tr>
<tr><th id="322">322</th><td>      <i>// Add I-&gt;second as a name for the subreg SRI-&gt;second, assuming it is</i></td></tr>
<tr><th id="323">323</th><td><i>      // orphaned, and the name isn't already used for something else.</i></td></tr>
<tr><th id="324">324</th><td>      <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5countERKT_" title='std::map::count' data-ref="_ZNKSt3map5countERKT_">count</a>(<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>) || !<a class="local col3 ref" href="#43Orphans" title='Orphans' data-ref="43Orphans">Orphans</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col5 ref" href="#55SRI" title='SRI' data-ref="55SRI">SRI</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="325">325</th><td>        <b>continue</b>;</td></tr>
<tr><th id="326">326</th><td>      <i>// We found a new name for the orphaned sub-register.</i></td></tr>
<tr><th id="327">327</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>, <a class="local col5 ref" href="#55SRI" title='SRI' data-ref="55SRI">SRI</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>));</td></tr>
<tr><th id="328">328</th><td>      <a class="local col7 ref" href="#47Indices" title='Indices' data-ref="47Indices">Indices</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="329">329</th><td>    }</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// Now Orphans contains the inherited subregisters without a direct index.</i></td></tr>
<tr><th id="333">333</th><td><i>  // Create inferred indexes for all missing entries.</i></td></tr>
<tr><th id="334">334</th><td><i>  // Work backwards in the Indices vector in order to compose subregs bottom-up.</i></td></tr>
<tr><th id="335">335</th><td><i>  // Consider this subreg sequence:</i></td></tr>
<tr><th id="336">336</th><td><i>  //</i></td></tr>
<tr><th id="337">337</th><td><i>  //   qsub_1 -&gt; dsub_0 -&gt; ssub_0</i></td></tr>
<tr><th id="338">338</th><td><i>  //</i></td></tr>
<tr><th id="339">339</th><td><i>  // The qsub_1 -&gt; dsub_0 composition becomes dsub_2, so the ssub_0 register</i></td></tr>
<tr><th id="340">340</th><td><i>  // can be reached in two different ways:</i></td></tr>
<tr><th id="341">341</th><td><i>  //</i></td></tr>
<tr><th id="342">342</th><td><i>  //   qsub_1 -&gt; ssub_0</i></td></tr>
<tr><th id="343">343</th><td><i>  //   dsub_2 -&gt; ssub_0</i></td></tr>
<tr><th id="344">344</th><td><i>  //</i></td></tr>
<tr><th id="345">345</th><td><i>  // We pick the latter composition because another register may have [dsub_0,</i></td></tr>
<tr><th id="346">346</th><td><i>  // dsub_1, dsub_2] subregs without necessarily having a qsub_1 subreg.  The</i></td></tr>
<tr><th id="347">347</th><td><i>  // dsub_2 -&gt; ssub_0 composition can be shared.</i></td></tr>
<tr><th id="348">348</th><td>  <b>while</b> (!<a class="local col7 ref" href="#47Indices" title='Indices' data-ref="47Indices">Indices</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; !<a class="local col3 ref" href="#43Orphans" title='Orphans' data-ref="43Orphans">Orphans</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="349">349</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col6 decl" id="56Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex *' data-ref="56Idx">Idx</dfn> = <a class="local col7 ref" href="#47Indices" title='Indices' data-ref="47Indices">Indices</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="350">350</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col7 decl" id="57SR" title='SR' data-type='llvm::CodeGenRegister *' data-ref="57SR">SR</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#56Idx" title='Idx' data-ref="56Idx">Idx</a>]</a>;</td></tr>
<tr><th id="351">351</th><td>    <em>const</em> <a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col8 decl" id="58Map" title='Map' data-type='const SubRegMap &amp;' data-ref="58Map">Map</dfn> = <a class="local col7 ref" href="#57SR" title='SR' data-ref="57SR">SR</a>-&gt;<a class="member" href="#_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSubRegs' data-ref="_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE">computeSubRegs</a>(<span class='refarg'><a class="local col8 ref" href="#38RegBank" title='RegBank' data-ref="38RegBank">RegBank</a></span>);</td></tr>
<tr><th id="352">352</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="59SubReg" title='SubReg' data-type='const std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &amp;' data-ref="59SubReg">SubReg</dfn> : <a class="local col8 ref" href="#58Map" title='Map' data-ref="58Map">Map</a>)</td></tr>
<tr><th id="353">353</th><td>      <b>if</b> (<a class="local col3 ref" href="#43Orphans" title='Orphans' data-ref="43Orphans">Orphans</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col9 ref" href="#59SubReg" title='SubReg' data-ref="59SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="354">354</th><td>        <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="local col8 ref" href="#38RegBank" title='RegBank' data-ref="38RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank23getCompositeSubRegIndexEPNS_18CodeGenSubRegIndexES2_" title='llvm::CodeGenRegBank::getCompositeSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank23getCompositeSubRegIndexEPNS_18CodeGenSubRegIndexES2_">getCompositeSubRegIndex</a>(<a class="local col6 ref" href="#56Idx" title='Idx' data-ref="56Idx">Idx</a>, <a class="local col9 ref" href="#59SubReg" title='SubReg' data-ref="59SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>)]</a> = <a class="local col9 ref" href="#59SubReg" title='SubReg' data-ref="59SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="355">355</th><td>  }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <i>// Compute the inverse SubReg -&gt; Idx map.</i></td></tr>
<tr><th id="358">358</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="60SubReg" title='SubReg' data-type='const std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &amp;' data-ref="60SubReg">SubReg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="359">359</th><td>    <b>if</b> (<a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a> == <b>this</b>) {</td></tr>
<tr><th id="360">360</th><td>      <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a>&gt; <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev"></a><dfn class="local col1 decl" id="61Loc" title='Loc' data-type='ArrayRef&lt;llvm::SMLoc&gt;' data-ref="61Loc">Loc</dfn>;</td></tr>
<tr><th id="361">361</th><td>      <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>)</td></tr>
<tr><th id="362">362</th><td>        <a class="local col1 ref" href="#61Loc" title='Loc' data-ref="61Loc">Loc</a> <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SMLoc&gt;::operator=' data-ref="_ZN4llvm8ArrayRefINS_5SMLocEEaSEOS2_">=</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>();</td></tr>
<tr><th id="363">363</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SMLoc&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_5SMLocEEC1ERKS2_"></a><a class="local col1 ref" href="#61Loc" title='Loc' data-ref="61Loc">Loc</a>, <q>"Register "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="member" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="364">364</th><td>                      <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" has itself as a sub-register"</q>);</td></tr>
<tr><th id="365">365</th><td>    }</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <i>// Compute AllSuperRegsCovered.</i></td></tr>
<tr><th id="368">368</th><td>    <b>if</b> (!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</a>)</td></tr>
<tr><th id="369">369</th><td>      <a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::AllSuperRegsCovered" title='llvm::CodeGenSubRegIndex::AllSuperRegsCovered' data-ref="llvm::CodeGenSubRegIndex::AllSuperRegsCovered">AllSuperRegsCovered</a> = <b>false</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <i>// Ensure that every sub-register has a unique name.</i></td></tr>
<tr><th id="372">372</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::CodeGenRegister*,llvm::CodeGenSubRegIndex*,llvm::DenseMapInfo{constllvm::CodeGenRegister*},llvm::detail::14581369" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *, llvm::DenseMapInfo&lt;const llvm::CodeGenRegister *&gt;, llvm::detail::DenseMapPair&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt; &gt;, const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *, llvm::DenseMapInfo&lt;const llvm::CodeGenRegister *&gt;, llvm::detail::DenseMapPair&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *, llvm::DenseMapInfo&lt;const llvm::CodeGenRegister *&gt;, llvm::detail::DenseMapPair&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::CodeGenRegister*,llvm::CodeGenSubRegIndex*,llvm::DenseMapInfo{constllvm::CodeGenRegister*},llvm::detail::14581369">iterator</a> <dfn class="local col2 decl" id="62Ins" title='Ins' data-type='DenseMap&lt;const CodeGenRegister *, CodeGenSubRegIndex *&gt;::iterator' data-ref="62Ins">Ins</dfn> =</td></tr>
<tr><th id="373">373</th><td>      <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *, llvm::DenseMapInfo&lt;const llvm::CodeGenRegister *&gt;, llvm::detail::DenseMapPair&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIPKNS_15CodeGenRegisterEPNS_18CodeGenSubRegIndexENS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_S5_EELb0EEC1EOSB_"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubReg2Idx" title='llvm::CodeGenRegister::SubReg2Idx' data-ref="llvm::CodeGenRegister::SubReg2Idx">SubReg2Idx</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>, <a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>)).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::DenseMapIterator&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *, llvm::DenseMapInfo&lt;const llvm::CodeGenRegister *&gt;, llvm::detail::DenseMapPair&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt;, false&gt;, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="374">374</th><td>    <b>if</b> (<a class="local col2 ref" href="#62Ins" title='Ins' data-ref="62Ins">Ins</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a> == <a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>)</td></tr>
<tr><th id="375">375</th><td>      <b>continue</b>;</td></tr>
<tr><th id="376">376</th><td>    <i>// Trouble: Two different names for SubReg.second.</i></td></tr>
<tr><th id="377">377</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a>&gt; <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev"></a><dfn class="local col3 decl" id="63Loc" title='Loc' data-type='ArrayRef&lt;llvm::SMLoc&gt;' data-ref="63Loc">Loc</dfn>;</td></tr>
<tr><th id="378">378</th><td>    <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>)</td></tr>
<tr><th id="379">379</th><td>      <a class="local col3 ref" href="#63Loc" title='Loc' data-ref="63Loc">Loc</a> <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SMLoc&gt;::operator=' data-ref="_ZN4llvm8ArrayRefINS_5SMLocEEaSEOS2_">=</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>();</td></tr>
<tr><th id="380">380</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::SMLoc&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_5SMLocEEC1ERKS2_"></a><a class="local col3 ref" href="#63Loc" title='Loc' data-ref="63Loc">Loc</a>, <q>"Sub-register can't have two names: "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a></td></tr>
<tr><th id="381">381</th><td>                  <a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="member" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" available as "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="382">382</th><td>                  <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col0 ref" href="#60SubReg" title='SubReg' data-ref="60SubReg">SubReg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" and "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col2 ref" href="#62Ins" title='Ins' data-ref="62Ins">Ins</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>());</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <i>// Derive possible names for sub-register concatenations from any explicit</i></td></tr>
<tr><th id="386">386</th><td><i>  // sub-registers. By doing this before computeSecondarySubRegs(), we ensure</i></td></tr>
<tr><th id="387">387</th><td><i>  // that getConcatSubRegIndex() won't invent any concatenated indices that the</i></td></tr>
<tr><th id="388">388</th><td><i>  // user already specified.</i></td></tr>
<tr><th id="389">389</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="64i" title='i' data-type='unsigned int' data-ref="64i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="65e" title='e' data-type='unsigned int' data-ref="65e">e</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a> != <a class="local col5 ref" href="#65e" title='e' data-ref="65e">e</a>; ++<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a>) {</td></tr>
<tr><th id="390">390</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col6 decl" id="66SR" title='SR' data-type='llvm::CodeGenRegister *' data-ref="66SR">SR</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a>]</a>;</td></tr>
<tr><th id="391">391</th><td>    <b>if</b> (!<a class="local col6 ref" href="#66SR" title='SR' data-ref="66SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</a> || <a class="local col6 ref" href="#66SR" title='SR' data-ref="66SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt;= <var>1</var> ||</td></tr>
<tr><th id="392">392</th><td>        <a class="local col6 ref" href="#66SR" title='SR' data-ref="66SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>)</td></tr>
<tr><th id="393">393</th><td>      <b>continue</b>;</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>    <i>// SR is composed of multiple sub-regs. Find their names in this register.</i></td></tr>
<tr><th id="396">396</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="67Parts" title='Parts' data-type='SmallVector&lt;llvm::CodeGenSubRegIndex *, 8&gt;' data-ref="67Parts">Parts</dfn>;</td></tr>
<tr><th id="397">397</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="68j" title='j' data-type='unsigned int' data-ref="68j">j</dfn> = <var>0</var>, <dfn class="local col9 decl" id="69e" title='e' data-type='unsigned int' data-ref="69e">e</dfn> = <a class="local col6 ref" href="#66SR" title='SR' data-ref="66SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#68j" title='j' data-ref="68j">j</a> != <a class="local col9 ref" href="#69e" title='e' data-ref="69e">e</a>; ++<a class="local col8 ref" href="#68j" title='j' data-ref="68j">j</a>) {</td></tr>
<tr><th id="398">398</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> &amp;<dfn class="local col0 decl" id="70I" title='I' data-type='llvm::CodeGenSubRegIndex &amp;' data-ref="70I">I</dfn> = *<a class="local col6 ref" href="#66SR" title='SR' data-ref="66SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegIndices" title='llvm::CodeGenRegister::ExplicitSubRegIndices' data-ref="llvm::CodeGenRegister::ExplicitSubRegIndices">ExplicitSubRegIndices</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#68j" title='j' data-ref="68j">j</a>]</a>;</td></tr>
<tr><th id="399">399</th><td>      <b>if</b> (!<a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Artificial" title='llvm::CodeGenSubRegIndex::Artificial' data-ref="llvm::CodeGenSubRegIndex::Artificial">Artificial</a>)</td></tr>
<tr><th id="400">400</th><td>        <a class="local col7 ref" href="#67Parts" title='Parts' data-ref="67Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_" title='llvm::CodeGenRegister::getSubRegIndex' data-ref="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_">getSubRegIndex</a>(<a class="local col6 ref" href="#66SR" title='SR' data-ref="66SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#68j" title='j' data-ref="68j">j</a>]</a>));</td></tr>
<tr><th id="401">401</th><td>    }</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>    <i>// Offer this as an existing spelling for the concatenation of Parts.</i></td></tr>
<tr><th id="404">404</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> &amp;<dfn class="local col1 decl" id="71Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex &amp;' data-ref="71Idx">Idx</dfn> = *<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegIndices" title='llvm::CodeGenRegister::ExplicitSubRegIndices' data-ref="llvm::CodeGenRegister::ExplicitSubRegIndices">ExplicitSubRegIndices</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#64i" title='i' data-ref="64i">i</a>]</a>;</td></tr>
<tr><th id="405">405</th><td>    <a class="local col1 ref" href="#71Idx" title='Idx' data-ref="71Idx">Idx</a>.<a class="ref" href="#_ZN4llvm18CodeGenSubRegIndex18setConcatenationOfENS_8ArrayRefIPS0_EE" title='llvm::CodeGenSubRegIndex::setConcatenationOf' data-ref="_ZN4llvm18CodeGenSubRegIndex18setConcatenationOfENS_8ArrayRefIPS0_EE">setConcatenationOf</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#67Parts" title='Parts' data-ref="67Parts">Parts</a>);</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i>// Initialize RegUnitList. Because getSubRegs is called recursively, this</i></td></tr>
<tr><th id="409">409</th><td><i>  // processes the register hierarchy in postorder.</i></td></tr>
<tr><th id="410">410</th><td><i>  //</i></td></tr>
<tr><th id="411">411</th><td><i>  // Inherit all sub-register units. It is good enough to look at the explicit</i></td></tr>
<tr><th id="412">412</th><td><i>  // sub-registers, the other registers won't contribute any more units.</i></td></tr>
<tr><th id="413">413</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="72i" title='i' data-type='unsigned int' data-ref="72i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="73e" title='e' data-type='unsigned int' data-ref="73e">e</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a> != <a class="local col3 ref" href="#73e" title='e' data-ref="73e">e</a>; ++<a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a>) {</td></tr>
<tr><th id="414">414</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col4 decl" id="74SR" title='SR' data-type='llvm::CodeGenRegister *' data-ref="74SR">SR</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a>]</a>;</td></tr>
<tr><th id="415">415</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectoroRERKNS_15SparseBitVectorIXT_EEE" title='llvm::SparseBitVector::operator|=' data-ref="_ZN4llvm15SparseBitVectoroRERKNS_15SparseBitVectorIXT_EEE">|=</a> <a class="local col4 ref" href="#74SR" title='SR' data-ref="74SR">SR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>;</td></tr>
<tr><th id="416">416</th><td>  }</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <i>// Absent any ad hoc aliasing, we create one register unit per leaf register.</i></td></tr>
<tr><th id="419">419</th><td><i>  // These units correspond to the maximal cliques in the register overlap</i></td></tr>
<tr><th id="420">420</th><td><i>  // graph which is optimal.</i></td></tr>
<tr><th id="421">421</th><td><i>  //</i></td></tr>
<tr><th id="422">422</th><td><i>  // When there is ad hoc aliasing, we simply create one unit per edge in the</i></td></tr>
<tr><th id="423">423</th><td><i>  // undirected ad hoc aliasing graph. Technically, we could do better by</i></td></tr>
<tr><th id="424">424</th><td><i>  // identifying maximal cliques in the ad hoc graph, but cliques larger than 2</i></td></tr>
<tr><th id="425">425</th><td><i>  // are extremely rare anyway (I've never seen one), so we don't bother with</i></td></tr>
<tr><th id="426">426</th><td><i>  // the added complexity.</i></td></tr>
<tr><th id="427">427</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="75i" title='i' data-type='unsigned int' data-ref="75i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="76e" title='e' data-type='unsigned int' data-ref="76e">e</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitAliases" title='llvm::CodeGenRegister::ExplicitAliases' data-ref="llvm::CodeGenRegister::ExplicitAliases">ExplicitAliases</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#75i" title='i' data-ref="75i">i</a> != <a class="local col6 ref" href="#76e" title='e' data-ref="76e">e</a>; ++<a class="local col5 ref" href="#75i" title='i' data-ref="75i">i</a>) {</td></tr>
<tr><th id="428">428</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col7 decl" id="77AR" title='AR' data-type='llvm::CodeGenRegister *' data-ref="77AR">AR</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitAliases" title='llvm::CodeGenRegister::ExplicitAliases' data-ref="llvm::CodeGenRegister::ExplicitAliases">ExplicitAliases</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#75i" title='i' data-ref="75i">i</a>]</a>;</td></tr>
<tr><th id="429">429</th><td>    <i>// Only visit each edge once.</i></td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (<a class="local col7 ref" href="#77AR" title='AR' data-ref="77AR">AR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegsComplete" title='llvm::CodeGenRegister::SubRegsComplete' data-ref="llvm::CodeGenRegister::SubRegsComplete">SubRegsComplete</a>)</td></tr>
<tr><th id="431">431</th><td>      <b>continue</b>;</td></tr>
<tr><th id="432">432</th><td>    <i>// Create a RegUnit representing this alias edge, and add it to both</i></td></tr>
<tr><th id="433">433</th><td><i>    // registers.</i></td></tr>
<tr><th id="434">434</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78Unit" title='Unit' data-type='unsigned int' data-ref="78Unit">Unit</dfn> = <a class="local col8 ref" href="#38RegBank" title='RegBank' data-ref="38RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_" title='llvm::CodeGenRegBank::newRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_">newRegUnit</a>(<b>this</b>, <a class="local col7 ref" href="#77AR" title='AR' data-ref="77AR">AR</a>);</td></tr>
<tr><th id="435">435</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col8 ref" href="#78Unit" title='Unit' data-ref="78Unit">Unit</a>);</td></tr>
<tr><th id="436">436</th><td>    <a class="local col7 ref" href="#77AR" title='AR' data-ref="77AR">AR</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col8 ref" href="#78Unit" title='Unit' data-ref="78Unit">Unit</a>);</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i>// Finally, create units for leaf registers without ad hoc aliases. Note that</i></td></tr>
<tr><th id="440">440</th><td><i>  // a leaf register with ad hoc aliases doesn't get its own unit - it isn't</i></td></tr>
<tr><th id="441">441</th><td><i>  // necessary. This means the aliasing leaf registers can share a single unit.</i></td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5emptyEv" title='llvm::SparseBitVector::empty' data-ref="_ZNK4llvm15SparseBitVector5emptyEv">empty</a>())</td></tr>
<tr><th id="443">443</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col8 ref" href="#38RegBank" title='RegBank' data-ref="38RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_" title='llvm::CodeGenRegBank::newRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10newRegUnitEPNS_15CodeGenRegisterES2_">newRegUnit</a>(<b>this</b>));</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i>// We have now computed the native register units. More may be adopted later</i></td></tr>
<tr><th id="446">446</th><td><i>  // for balancing purposes.</i></td></tr>
<tr><th id="447">447</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::NativeRegUnits" title='llvm::CodeGenRegister::NativeRegUnits' data-ref="llvm::CodeGenRegister::NativeRegUnits">NativeRegUnits</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectoraSERKNS_15SparseBitVectorIXT_EEE" title='llvm::SparseBitVector::operator=' data-ref="_ZN4llvm15SparseBitVectoraSERKNS_15SparseBitVectorIXT_EEE">=</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>;</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <b>return</b> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>;</td></tr>
<tr><th id="450">450</th><td>}</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>// In a register that is covered by its sub-registers, try to find redundant</i></td></tr>
<tr><th id="453">453</th><td><i>// sub-registers. For example:</i></td></tr>
<tr><th id="454">454</th><td><i>//</i></td></tr>
<tr><th id="455">455</th><td><i>//   QQ0 = {Q0, Q1}</i></td></tr>
<tr><th id="456">456</th><td><i>//   Q0 = {D0, D1}</i></td></tr>
<tr><th id="457">457</th><td><i>//   Q1 = {D2, D3}</i></td></tr>
<tr><th id="458">458</th><td><i>//</i></td></tr>
<tr><th id="459">459</th><td><i>// We can infer that D1_D2 is also a sub-register, even if it wasn't named in</i></td></tr>
<tr><th id="460">460</th><td><i>// the register definition.</i></td></tr>
<tr><th id="461">461</th><td><i>//</i></td></tr>
<tr><th id="462">462</th><td><i>// The explicitly specified registers form a tree. This function discovers</i></td></tr>
<tr><th id="463">463</th><td><i>// sub-register relationships that would force a DAG.</i></td></tr>
<tr><th id="464">464</th><td><i>//</i></td></tr>
<tr><th id="465">465</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSecondarySubRegs' data-ref="_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE">computeSecondarySubRegs</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col9 decl" id="79RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="79RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="466">466</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11537206" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::value_type' data-type='std::pair&lt;CodeGenSubRegIndex *const, CodeGenRegister *&gt;' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11537206">value_type</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="80NewSubRegs" title='NewSubRegs' data-type='SmallVector&lt;SubRegMap::value_type, 8&gt;' data-ref="80NewSubRegs">NewSubRegs</dfn>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_queue.h.html#std::queue" title='std::queue' data-ref="std::queue">queue</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*,<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt;&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queueC1Ev" title='std::queue::queue&lt;_Tp, _Sequence&gt;' data-ref="_ZNSt5queueC1Ev"></a><dfn class="local col1 decl" id="81SubRegQueue" title='SubRegQueue' data-type='std::queue&lt;std::pair&lt;CodeGenSubRegIndex *, CodeGenRegister *&gt; &gt;' data-ref="81SubRegQueue">SubRegQueue</dfn>;</td></tr>
<tr><th id="469">469</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*,<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="local col2 decl" id="82P" title='P' data-type='std::pair&lt;CodeGenSubRegIndex *, CodeGenRegister *&gt;' data-ref="82P">P</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>)</td></tr>
<tr><th id="470">470</th><td>    <a class="local col1 ref" href="#81SubRegQueue" title='SubRegQueue' data-ref="81SubRegQueue">SubRegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushERKNT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushERKNT0_10value_typeE">push</a>(<a class="local col2 ref" href="#82P" title='P' data-ref="82P">P</a>);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <i>// Look at the leading super-registers of each sub-register. Those are the</i></td></tr>
<tr><th id="473">473</th><td><i>  // candidates for new sub-registers, assuming they are fully contained in</i></td></tr>
<tr><th id="474">474</th><td><i>  // this register.</i></td></tr>
<tr><th id="475">475</th><td>  <b>while</b> (!<a class="local col1 ref" href="#81SubRegQueue" title='SubRegQueue' data-ref="81SubRegQueue">SubRegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt5queue5emptyEv" title='std::queue::empty' data-ref="_ZNKSt5queue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="476">476</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col3 decl" id="83SubRegIdx" title='SubRegIdx' data-type='llvm::CodeGenSubRegIndex *' data-ref="83SubRegIdx">SubRegIdx</dfn>;</td></tr>
<tr><th id="477">477</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col4 decl" id="84SubReg" title='SubReg' data-type='const llvm::CodeGenRegister *' data-ref="84SubReg">SubReg</dfn>;</td></tr>
<tr><th id="478">478</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col3 ref" href="#83SubRegIdx" title='SubRegIdx' data-ref="83SubRegIdx">SubRegIdx</a></span>, <span class='refarg'><a class="local col4 ref" href="#84SubReg" title='SubReg' data-ref="84SubReg">SubReg</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSERKSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSERKSt4pairIT_T0_E">=</a> <a class="local col1 ref" href="#81SubRegQueue" title='SubRegQueue' data-ref="81SubRegQueue">SubRegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue5frontEv" title='std::queue::front' data-ref="_ZNSt5queue5frontEv">front</a>();</td></tr>
<tr><th id="479">479</th><td>    <a class="local col1 ref" href="#81SubRegQueue" title='SubRegQueue' data-ref="81SubRegQueue">SubRegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue3popEv" title='std::queue::pop' data-ref="_ZNSt5queue3popEv">pop</a>();</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SuperRegList" title='llvm::CodeGenRegister::SuperRegList' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::SuperRegList">SuperRegList</a> &amp;<dfn class="local col5 decl" id="85Leads" title='Leads' data-type='const CodeGenRegister::SuperRegList &amp;' data-ref="85Leads">Leads</dfn> = <a class="local col4 ref" href="#84SubReg" title='SubReg' data-ref="84SubReg">SubReg</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::LeadingSuperRegs" title='llvm::CodeGenRegister::LeadingSuperRegs' data-ref="llvm::CodeGenRegister::LeadingSuperRegs">LeadingSuperRegs</a>;</td></tr>
<tr><th id="482">482</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="86i" title='i' data-type='unsigned int' data-ref="86i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="87e" title='e' data-type='unsigned int' data-ref="87e">e</dfn> = <a class="local col5 ref" href="#85Leads" title='Leads' data-ref="85Leads">Leads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a> != <a class="local col7 ref" href="#87e" title='e' data-ref="87e">e</a>; ++<a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a>) {</td></tr>
<tr><th id="483">483</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col8 decl" id="88Cand" title='Cand' data-type='llvm::CodeGenRegister *' data-ref="88Cand">Cand</dfn> = <b>const_cast</b>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt;(<a class="local col5 ref" href="#85Leads" title='Leads' data-ref="85Leads">Leads</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col6 ref" href="#86i" title='i' data-ref="86i">i</a>]</a>);</td></tr>
<tr><th id="484">484</th><td>      <i>// Already got this sub-register?</i></td></tr>
<tr><th id="485">485</th><td>      <b>if</b> (<a class="local col8 ref" href="#88Cand" title='Cand' data-ref="88Cand">Cand</a> == <b>this</b> || <a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_" title='llvm::CodeGenRegister::getSubRegIndex' data-ref="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_">getSubRegIndex</a>(<a class="local col8 ref" href="#88Cand" title='Cand' data-ref="88Cand">Cand</a>))</td></tr>
<tr><th id="486">486</th><td>        <b>continue</b>;</td></tr>
<tr><th id="487">487</th><td>      <i>// Check if each component of Cand is already a sub-register.</i></td></tr>
<tr><th id="488">488</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Cand-&gt;ExplicitSubRegs.empty() &amp;&amp; &quot;Super-register has no sub-registers&quot;) ? void (0) : __assert_fail (&quot;!Cand-&gt;ExplicitSubRegs.empty() &amp;&amp; \&quot;Super-register has no sub-registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 489, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col8 ref" href="#88Cand" title='Cand' data-ref="88Cand">Cand</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="489">489</th><td>             <q>"Super-register has no sub-registers"</q>);</td></tr>
<tr><th id="490">490</th><td>      <b>if</b> (<a class="local col8 ref" href="#88Cand" title='Cand' data-ref="88Cand">Cand</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="491">491</th><td>        <b>continue</b>;</td></tr>
<tr><th id="492">492</th><td>      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="89Parts" title='Parts' data-type='SmallVector&lt;llvm::CodeGenSubRegIndex *, 8&gt;' data-ref="89Parts">Parts</dfn>;</td></tr>
<tr><th id="493">493</th><td>      <i>// We know that the first component is (SubRegIdx,SubReg). However we</i></td></tr>
<tr><th id="494">494</th><td><i>      // may still need to split it into smaller subregister parts.</i></td></tr>
<tr><th id="495">495</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cand-&gt;ExplicitSubRegs[0] == SubReg &amp;&amp; &quot;LeadingSuperRegs correct&quot;) ? void (0) : __assert_fail (&quot;Cand-&gt;ExplicitSubRegs[0] == SubReg &amp;&amp; \&quot;LeadingSuperRegs correct\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 495, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#88Cand" title='Cand' data-ref="88Cand">Cand</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>[<var>0</var>] == <a class="local col4 ref" href="#84SubReg" title='SubReg' data-ref="84SubReg">SubReg</a> &amp;&amp; <q>"LeadingSuperRegs correct"</q>);</td></tr>
<tr><th id="496">496</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getSubRegIndex(SubReg) == SubRegIdx &amp;&amp; &quot;LeadingSuperRegs correct&quot;) ? void (0) : __assert_fail (&quot;getSubRegIndex(SubReg) == SubRegIdx &amp;&amp; \&quot;LeadingSuperRegs correct\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 496, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_" title='llvm::CodeGenRegister::getSubRegIndex' data-ref="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_">getSubRegIndex</a>(<a class="local col4 ref" href="#84SubReg" title='SubReg' data-ref="84SubReg">SubReg</a>) == <a class="local col3 ref" href="#83SubRegIdx" title='SubRegIdx' data-ref="83SubRegIdx">SubRegIdx</a> &amp;&amp; <q>"LeadingSuperRegs correct"</q>);</td></tr>
<tr><th id="497">497</th><td>      <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col0 decl" id="90SubReg" title='SubReg' data-type='llvm::CodeGenRegister *' data-ref="90SubReg">SubReg</dfn> : <a class="local col8 ref" href="#88Cand" title='Cand' data-ref="88Cand">Cand</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>) {</td></tr>
<tr><th id="498">498</th><td>        <b>if</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col1 decl" id="91SubRegIdx" title='SubRegIdx' data-type='llvm::CodeGenSubRegIndex *' data-ref="91SubRegIdx"><a class="local col1 ref" href="#91SubRegIdx" title='SubRegIdx' data-ref="91SubRegIdx">SubRegIdx</a></dfn> = <a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_" title='llvm::CodeGenRegister::getSubRegIndex' data-ref="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_">getSubRegIndex</a>(<a class="local col0 ref" href="#90SubReg" title='SubReg' data-ref="90SubReg">SubReg</a>)) {</td></tr>
<tr><th id="499">499</th><td>          <b>if</b> (<a class="local col1 ref" href="#91SubRegIdx" title='SubRegIdx' data-ref="91SubRegIdx">SubRegIdx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="500">500</th><td>            <a class="local col9 ref" href="#89Parts" title='Parts' data-ref="89Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#91SubRegIdx" title='SubRegIdx' data-ref="91SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="501">501</th><td>          } <b>else</b></td></tr>
<tr><th id="502">502</th><td>            <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col2 decl" id="92SubIdx" title='SubIdx' data-type='llvm::CodeGenSubRegIndex *' data-ref="92SubIdx">SubIdx</dfn> : <a class="local col1 ref" href="#91SubRegIdx" title='SubRegIdx' data-ref="91SubRegIdx">SubRegIdx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>)</td></tr>
<tr><th id="503">503</th><td>              <a class="local col9 ref" href="#89Parts" title='Parts' data-ref="89Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#92SubIdx" title='SubIdx' data-ref="92SubIdx">SubIdx</a>);</td></tr>
<tr><th id="504">504</th><td>        } <b>else</b> {</td></tr>
<tr><th id="505">505</th><td>          <i>// Sub-register doesn't exist.</i></td></tr>
<tr><th id="506">506</th><td>          <a class="local col9 ref" href="#89Parts" title='Parts' data-ref="89Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="507">507</th><td>          <b>break</b>;</td></tr>
<tr><th id="508">508</th><td>        }</td></tr>
<tr><th id="509">509</th><td>      }</td></tr>
<tr><th id="510">510</th><td>      <i>// There is nothing to do if some Cand sub-register is not part of this</i></td></tr>
<tr><th id="511">511</th><td><i>      // register.</i></td></tr>
<tr><th id="512">512</th><td>      <b>if</b> (<a class="local col9 ref" href="#89Parts" title='Parts' data-ref="89Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="513">513</th><td>        <b>continue</b>;</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>      <i>// Each part of Cand is a sub-register of this. Make the full Cand also</i></td></tr>
<tr><th id="516">516</th><td><i>      // a sub-register with a concatenated sub-register index.</i></td></tr>
<tr><th id="517">517</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col3 decl" id="93Concat" title='Concat' data-type='llvm::CodeGenSubRegIndex *' data-ref="93Concat">Concat</dfn> = <a class="local col9 ref" href="#79RegBank" title='RegBank' data-ref="79RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank20getConcatSubRegIndexERKNS_11SmallVectorIPNS_18CodeGenSubRegIndexELj8EEE" title='llvm::CodeGenRegBank::getConcatSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank20getConcatSubRegIndexERKNS_11SmallVectorIPNS_18CodeGenSubRegIndexELj8EEE">getConcatSubRegIndex</a>(<a class="local col9 ref" href="#89Parts" title='Parts' data-ref="89Parts">Parts</a>);</td></tr>
<tr><th id="518">518</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*,<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="local col4 decl" id="94NewSubReg" title='NewSubReg' data-type='std::pair&lt;CodeGenSubRegIndex *, CodeGenRegister *&gt;' data-ref="94NewSubReg">NewSubReg</dfn> =</td></tr>
<tr><th id="519">519</th><td>          <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#93Concat" title='Concat' data-ref="93Concat">Concat</a></span>, <span class='refarg'><a class="local col8 ref" href="#88Cand" title='Cand' data-ref="88Cand">Cand</a></span>);</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>      <b>if</b> (!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class='refarg'><a class="local col4 ref" href="#94NewSubReg" title='NewSubReg' data-ref="94NewSubReg">NewSubReg</a></span>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="522">522</th><td>        <b>continue</b>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>      <i>// We inserted a new subregister.</i></td></tr>
<tr><th id="525">525</th><td>      <a class="local col0 ref" href="#80NewSubRegs" title='NewSubRegs' data-ref="80NewSubRegs">NewSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="local col4 ref" href="#94NewSubReg" title='NewSubReg' data-ref="94NewSubReg">NewSubReg</a>);</td></tr>
<tr><th id="526">526</th><td>      <a class="local col1 ref" href="#81SubRegQueue" title='SubRegQueue' data-ref="81SubRegQueue">SubRegQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushERKNT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushERKNT0_10value_typeE">push</a>(<a class="local col4 ref" href="#94NewSubReg" title='NewSubReg' data-ref="94NewSubReg">NewSubReg</a>);</td></tr>
<tr><th id="527">527</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubReg2Idx" title='llvm::CodeGenRegister::SubReg2Idx' data-ref="llvm::CodeGenRegister::SubReg2Idx">SubReg2Idx</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#88Cand" title='Cand' data-ref="88Cand">Cand</a></span>, <span class='refarg'><a class="local col3 ref" href="#93Concat" title='Concat' data-ref="93Concat">Concat</a></span>));</td></tr>
<tr><th id="528">528</th><td>    }</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <i>// Create sub-register index composition maps for the synthesized indices.</i></td></tr>
<tr><th id="532">532</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="95i" title='i' data-type='unsigned int' data-ref="95i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="96e" title='e' data-type='unsigned int' data-ref="96e">e</dfn> = <a class="local col0 ref" href="#80NewSubRegs" title='NewSubRegs' data-ref="80NewSubRegs">NewSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#95i" title='i' data-ref="95i">i</a> != <a class="local col6 ref" href="#96e" title='e' data-ref="96e">e</a>; ++<a class="local col5 ref" href="#95i" title='i' data-ref="95i">i</a>) {</td></tr>
<tr><th id="533">533</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col7 decl" id="97NewIdx" title='NewIdx' data-type='llvm::CodeGenSubRegIndex *' data-ref="97NewIdx">NewIdx</dfn> = <a class="local col0 ref" href="#80NewSubRegs" title='NewSubRegs' data-ref="80NewSubRegs">NewSubRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#95i" title='i' data-ref="95i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="534">534</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col8 decl" id="98NewSubReg" title='NewSubReg' data-type='llvm::CodeGenRegister *' data-ref="98NewSubReg">NewSubReg</dfn> = <a class="local col0 ref" href="#80NewSubRegs" title='NewSubRegs' data-ref="80NewSubRegs">NewSubRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#95i" title='i' data-ref="95i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="535">535</th><td>    <b>for</b> (<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col9 decl" id="99SI" title='SI' data-type='SubRegMap::const_iterator' data-ref="99SI">SI</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="local col8 ref" href="#98NewSubReg" title='NewSubReg' data-ref="98NewSubReg">NewSubReg</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="536">536</th><td>           <dfn class="local col0 decl" id="100SE" title='SE' data-type='SubRegMap::const_iterator' data-ref="100SE">SE</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="local col8 ref" href="#98NewSubReg" title='NewSubReg' data-ref="98NewSubReg">NewSubReg</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>(); <a class="local col9 ref" href="#99SI" title='SI' data-ref="99SI">SI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col0 ref" href="#100SE" title='SE' data-ref="100SE">SE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col9 ref" href="#99SI" title='SI' data-ref="99SI">SI</a>) {</td></tr>
<tr><th id="537">537</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col1 decl" id="101SubIdx" title='SubIdx' data-type='llvm::CodeGenSubRegIndex *' data-ref="101SubIdx">SubIdx</dfn> = <a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_" title='llvm::CodeGenRegister::getSubRegIndex' data-ref="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_">getSubRegIndex</a>(<a class="local col9 ref" href="#99SI" title='SI' data-ref="99SI">SI</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="538">538</th><td>      <b>if</b> (!<a class="local col1 ref" href="#101SubIdx" title='SubIdx' data-ref="101SubIdx">SubIdx</a>)</td></tr>
<tr><th id="539">539</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <q>"No SubRegIndex for "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a></td></tr>
<tr><th id="540">540</th><td>                        <a class="local col9 ref" href="#99SI" title='SI' data-ref="99SI">SI</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="member" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" in "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="member" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>());</td></tr>
<tr><th id="541">541</th><td>      <a class="local col7 ref" href="#97NewIdx" title='NewIdx' data-ref="97NewIdx">NewIdx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_" title='llvm::CodeGenSubRegIndex::addComposite' data-ref="_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_">addComposite</a>(<a class="local col9 ref" href="#99SI" title='SI' data-ref="99SI">SI</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col1 ref" href="#101SubIdx" title='SubIdx' data-ref="101SubIdx">SubIdx</a>);</td></tr>
<tr><th id="542">542</th><td>    }</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td>}</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSuperRegs' data-ref="_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE">computeSuperRegs</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col2 decl" id="102RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="102RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="547">547</th><td>  <i>// Only visit each register once.</i></td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SuperRegsComplete" title='llvm::CodeGenRegister::SuperRegsComplete' data-ref="llvm::CodeGenRegister::SuperRegsComplete">SuperRegsComplete</a>)</td></tr>
<tr><th id="549">549</th><td>    <b>return</b>;</td></tr>
<tr><th id="550">550</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SuperRegsComplete" title='llvm::CodeGenRegister::SuperRegsComplete' data-ref="llvm::CodeGenRegister::SuperRegsComplete">SuperRegsComplete</a> = <b>true</b>;</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <i>// Make sure all sub-registers have been visited first, so the super-reg</i></td></tr>
<tr><th id="553">553</th><td><i>  // lists will be topologically ordered.</i></td></tr>
<tr><th id="554">554</th><td>  <b>for</b> (<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col3 decl" id="103I" title='I' data-type='SubRegMap::const_iterator' data-ref="103I">I</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(), <dfn class="local col4 decl" id="104E" title='E' data-type='SubRegMap::const_iterator' data-ref="104E">E</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>();</td></tr>
<tr><th id="555">555</th><td>       <a class="local col3 ref" href="#103I" title='I' data-ref="103I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col4 ref" href="#104E" title='E' data-ref="104E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col3 ref" href="#103I" title='I' data-ref="103I">I</a>)</td></tr>
<tr><th id="556">556</th><td>    <a class="local col3 ref" href="#103I" title='I' data-ref="103I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="member" href="#_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSuperRegs' data-ref="_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE">computeSuperRegs</a>(<span class='refarg'><a class="local col2 ref" href="#102RegBank" title='RegBank' data-ref="102RegBank">RegBank</a></span>);</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <i>// Now add this as a super-register on all sub-registers.</i></td></tr>
<tr><th id="559">559</th><td><i>  // Also compute the TopoSigId in post-order.</i></td></tr>
<tr><th id="560">560</th><td>  <a class="typedef" href="CodeGenRegisters.h.html#llvm::TopoSigId" title='llvm::TopoSigId' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="llvm::TopoSigId">TopoSigId</a> <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="105Id" title='Id' data-type='TopoSigId' data-ref="105Id">Id</dfn>;</td></tr>
<tr><th id="561">561</th><td>  <b>for</b> (<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col6 decl" id="106I" title='I' data-type='SubRegMap::const_iterator' data-ref="106I">I</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>(), <dfn class="local col7 decl" id="107E" title='E' data-type='SubRegMap::const_iterator' data-ref="107E">E</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>();</td></tr>
<tr><th id="562">562</th><td>       <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col7 ref" href="#107E" title='E' data-ref="107E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>) {</td></tr>
<tr><th id="563">563</th><td>    <i>// Topological signature computed from SubIdx, TopoId(SubReg).</i></td></tr>
<tr><th id="564">564</th><td><i>    // Loops and idempotent indices have TopoSig = ~0u.</i></td></tr>
<tr><th id="565">565</th><td>    <a class="local col5 ref" href="#105Id" title='Id' data-ref="105Id">Id</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::EnumValue" title='llvm::CodeGenSubRegIndex::EnumValue' data-ref="llvm::CodeGenSubRegIndex::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="566">566</th><td>    <a class="local col5 ref" href="#105Id" title='Id' data-ref="105Id">Id</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TopoSig" title='llvm::CodeGenRegister::TopoSig' data-ref="llvm::CodeGenRegister::TopoSig">TopoSig</a>);</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>    <i>// Don't add duplicate entries.</i></td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (!<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SuperRegs" title='llvm::CodeGenRegister::SuperRegs' data-ref="llvm::CodeGenRegister::SuperRegs">SuperRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SuperRegs" title='llvm::CodeGenRegister::SuperRegs' data-ref="llvm::CodeGenRegister::SuperRegs">SuperRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>() == <b>this</b>)</td></tr>
<tr><th id="570">570</th><td>      <b>continue</b>;</td></tr>
<tr><th id="571">571</th><td>    <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SuperRegs" title='llvm::CodeGenRegister::SuperRegs' data-ref="llvm::CodeGenRegister::SuperRegs">SuperRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<b>this</b>);</td></tr>
<tr><th id="572">572</th><td>  }</td></tr>
<tr><th id="573">573</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TopoSig" title='llvm::CodeGenRegister::TopoSig' data-ref="llvm::CodeGenRegister::TopoSig">TopoSig</a> = <a class="local col2 ref" href="#102RegBank" title='RegBank' data-ref="102RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank10getTopoSigERKNS_11SmallVectorIjLj16EEE" title='llvm::CodeGenRegBank::getTopoSig' data-ref="_ZN4llvm14CodeGenRegBank10getTopoSigERKNS_11SmallVectorIjLj16EEE">getTopoSig</a>(<a class="local col5 ref" href="#105Id" title='Id' data-ref="105Id">Id</a>);</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><em>void</em></td></tr>
<tr><th id="577">577</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::addSubRegsPreOrder' data-ref="_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE">addSubRegsPreOrder</dfn>(<a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; &amp;<dfn class="local col8 decl" id="108OSet" title='OSet' data-type='SetVector&lt;const llvm::CodeGenRegister *&gt; &amp;' data-ref="108OSet">OSet</dfn>,</td></tr>
<tr><th id="578">578</th><td>                                    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col9 decl" id="109RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="109RegBank">RegBank</dfn>) <em>const</em> {</td></tr>
<tr><th id="579">579</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubRegsComplete &amp;&amp; &quot;Must precompute sub-registers&quot;) ? void (0) : __assert_fail (&quot;SubRegsComplete &amp;&amp; \&quot;Must precompute sub-registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 579, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegsComplete" title='llvm::CodeGenRegister::SubRegsComplete' data-ref="llvm::CodeGenRegister::SubRegsComplete">SubRegsComplete</a> &amp;&amp; <q>"Must precompute sub-registers"</q>);</td></tr>
<tr><th id="580">580</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110i" title='i' data-type='unsigned int' data-ref="110i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="111e" title='e' data-type='unsigned int' data-ref="111e">e</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a> != <a class="local col1 ref" href="#111e" title='e' data-ref="111e">e</a>; ++<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>) {</td></tr>
<tr><th id="581">581</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col2 decl" id="112SR" title='SR' data-type='llvm::CodeGenRegister *' data-ref="112SR">SR</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::ExplicitSubRegs" title='llvm::CodeGenRegister::ExplicitSubRegs' data-ref="llvm::CodeGenRegister::ExplicitSubRegs">ExplicitSubRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>]</a>;</td></tr>
<tr><th id="582">582</th><td>    <b>if</b> (<a class="local col8 ref" href="#108OSet" title='OSet' data-ref="108OSet">OSet</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col2 ref" href="#112SR" title='SR' data-ref="112SR">SR</a>))</td></tr>
<tr><th id="583">583</th><td>      <a class="local col2 ref" href="#112SR" title='SR' data-ref="112SR">SR</a>-&gt;<a class="member" href="#_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::addSubRegsPreOrder' data-ref="_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE">addSubRegsPreOrder</a>(<span class='refarg'><a class="local col8 ref" href="#108OSet" title='OSet' data-ref="108OSet">OSet</a></span>, <span class='refarg'><a class="local col9 ref" href="#109RegBank" title='RegBank' data-ref="109RegBank">RegBank</a></span>);</td></tr>
<tr><th id="584">584</th><td>  }</td></tr>
<tr><th id="585">585</th><td>  <i>// Add any secondary sub-registers that weren't part of the explicit tree.</i></td></tr>
<tr><th id="586">586</th><td>  <b>for</b> (<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col3 decl" id="113I" title='I' data-type='SubRegMap::const_iterator' data-ref="113I">I</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(), <dfn class="local col4 decl" id="114E" title='E' data-type='SubRegMap::const_iterator' data-ref="114E">E</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegs" title='llvm::CodeGenRegister::SubRegs' data-ref="llvm::CodeGenRegister::SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>();</td></tr>
<tr><th id="587">587</th><td>       <a class="local col3 ref" href="#113I" title='I' data-ref="113I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col4 ref" href="#114E" title='E' data-ref="114E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col3 ref" href="#113I" title='I' data-ref="113I">I</a>)</td></tr>
<tr><th id="588">588</th><td>    <a class="local col8 ref" href="#108OSet" title='OSet' data-ref="108OSet">OSet</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col3 ref" href="#113I" title='I' data-ref="113I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><i>// Get the sum of this register's unit weights.</i></td></tr>
<tr><th id="592">592</th><td><em>unsigned</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<dfn class="decl def" id="_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::getWeight' data-ref="_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE">getWeight</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col5 decl" id="115RegBank" title='RegBank' data-type='const llvm::CodeGenRegBank &amp;' data-ref="115RegBank">RegBank</dfn>) <em>const</em> {</td></tr>
<tr><th id="593">593</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116Weight" title='Weight' data-type='unsigned int' data-ref="116Weight">Weight</dfn> = <var>0</var>;</td></tr>
<tr><th id="594">594</th><td>  <b>for</b> (<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a>::<a class="typedef" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector{128}::iterator" title='llvm::SparseBitVector&lt;128&gt;::iterator' data-type='llvm::SparseBitVector&lt;128&gt;::SparseBitVectorIterator' data-ref="llvm::SparseBitVector{128}::iterator">iterator</a> <dfn class="local col7 decl" id="117I" title='I' data-type='RegUnitList::iterator' data-ref="117I">I</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>(), <dfn class="local col8 decl" id="118E" title='E' data-type='RegUnitList::iterator' data-ref="118E">E</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnits" title='llvm::CodeGenRegister::RegUnits' data-ref="llvm::CodeGenRegister::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector3endEv" title='llvm::SparseBitVector::end' data-ref="_ZNK4llvm15SparseBitVector3endEv">end</a>();</td></tr>
<tr><th id="595">595</th><td>       <a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratorneERKS1_" title='llvm::SparseBitVector::SparseBitVectorIterator::operator!=' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratorneERKS1_">!=</a> <a class="local col8 ref" href="#118E" title='E' data-ref="118E">E</a>; <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector23SparseBitVectorIteratorppEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator++' data-ref="_ZN4llvm15SparseBitVector23SparseBitVectorIteratorppEv">++</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>) {</td></tr>
<tr><th id="596">596</th><td>    <a class="local col6 ref" href="#116Weight" title='Weight' data-ref="116Weight">Weight</a> += <a class="local col5 ref" href="#115RegBank" title='RegBank' data-ref="115RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZNK4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator*' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv">*</a><a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a>;</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td>  <b>return</b> <a class="local col6 ref" href="#116Weight" title='Weight' data-ref="116Weight">Weight</a>;</td></tr>
<tr><th id="599">599</th><td>}</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="602">602</th><td><i>//                               RegisterTuples</i></td></tr>
<tr><th id="603">603</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="604">604</th><td><i></i></td></tr>
<tr><th id="605">605</th><td><i>// A RegisterTuples def is used to generate pseudo-registers from lists of</i></td></tr>
<tr><th id="606">606</th><td><i>// sub-registers. We provide a SetTheory expander class that returns the new</i></td></tr>
<tr><th id="607">607</th><td><i>// registers.</i></td></tr>
<tr><th id="608">608</th><td><b>namespace</b> {</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::TupleExpander" title='(anonymous namespace)::TupleExpander' data-ref="(anonymousnamespace)::TupleExpander">TupleExpander</dfn> : <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a>::<a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory::Expander" title='llvm::SetTheory::Expander' data-ref="llvm::SetTheory::Expander">Expander</a> {</td></tr>
<tr><th id="611">611</th><td>  <i  data-doc="(anonymousnamespace)::TupleExpander::SynthDefs">// Reference to SynthDefs in the containing CodeGenRegBank, to keep track of</i></td></tr>
<tr><th id="612">612</th><td><i  data-doc="(anonymousnamespace)::TupleExpander::SynthDefs">  // the synthesized definitions for their lifetime.</i></td></tr>
<tr><th id="613">613</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>&gt;&gt; &amp;<dfn class="tu decl" id="(anonymousnamespace)::TupleExpander::SynthDefs" title='(anonymous namespace)::TupleExpander::SynthDefs' data-type='std::vector&lt;std::unique_ptr&lt;Record&gt; &gt; &amp;' data-ref="(anonymousnamespace)::TupleExpander::SynthDefs">SynthDefs</dfn>;</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113TupleExpanderC1ERSt6vectorISt10unique_ptrIN4llvm6RecordESt14default_deleteIS4_EESaIS7_EE" title='(anonymous namespace)::TupleExpander::TupleExpander' data-type='void (anonymous namespace)::TupleExpander::TupleExpander(std::vector&lt;std::unique_ptr&lt;Record&gt; &gt; &amp; SynthDefs)' data-ref="_ZN12_GLOBAL__N_113TupleExpanderC1ERSt6vectorISt10unique_ptrIN4llvm6RecordESt14default_deleteIS4_EESaIS7_EE">TupleExpander</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>&gt;&gt; &amp;<dfn class="local col9 decl" id="119SynthDefs" title='SynthDefs' data-type='std::vector&lt;std::unique_ptr&lt;Record&gt; &gt; &amp;' data-ref="119SynthDefs">SynthDefs</dfn>)</td></tr>
<tr><th id="616">616</th><td>      : <a class="tu member" href="#(anonymousnamespace)::TupleExpander::SynthDefs" title='(anonymous namespace)::TupleExpander::SynthDefs' data-use='w' data-ref="(anonymousnamespace)::TupleExpander::SynthDefs">SynthDefs</a>(<a class="local col9 ref" href="#119SynthDefs" title='SynthDefs' data-ref="119SynthDefs">SynthDefs</a>) {}</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113TupleExpander6expandERN4llvm9SetTheoryEPNS1_6RecordERNS1_14SmallSetVectorIS5_Lj16EEE" title='(anonymous namespace)::TupleExpander::expand' data-type='void (anonymous namespace)::TupleExpander::expand(llvm::SetTheory &amp; ST, llvm::Record * Def, SetTheory::RecSet &amp; Elts)' data-ref="_ZN12_GLOBAL__N_113TupleExpander6expandERN4llvm9SetTheoryEPNS1_6RecordERNS1_14SmallSetVectorIS5_Lj16EEE">expand</dfn>(<a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a> &amp;<dfn class="local col0 decl" id="120ST" title='ST' data-type='llvm::SetTheory &amp;' data-ref="120ST">ST</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col1 decl" id="121Def" title='Def' data-type='llvm::Record *' data-ref="121Def">Def</dfn>, <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a>::<a class="typedef" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory::RecSet" title='llvm::SetTheory::RecSet' data-type='SmallSetVector&lt;llvm::Record *, 16&gt;' data-ref="llvm::SetTheory::RecSet">RecSet</a> &amp;<dfn class="local col2 decl" id="122Elts" title='Elts' data-type='SetTheory::RecSet &amp;' data-ref="122Elts">Elts</dfn>) override {</td></tr>
<tr><th id="619">619</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col3 decl" id="123Indices" title='Indices' data-type='std::vector&lt;Record *&gt;' data-ref="123Indices">Indices</dfn> = <a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SubRegIndices"</q>);</td></tr>
<tr><th id="620">620</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="124Dim" title='Dim' data-type='unsigned int' data-ref="124Dim">Dim</dfn> = <a class="local col3 ref" href="#123Indices" title='Indices' data-ref="123Indices">Indices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="621">621</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::ListInit" title='llvm::ListInit' data-ref="llvm::ListInit">ListInit</a> *<dfn class="local col5 decl" id="125SubRegs" title='SubRegs' data-type='llvm::ListInit *' data-ref="125SubRegs">SubRegs</dfn> = <a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record18getValueAsListInitENS_9StringRefE" title='llvm::Record::getValueAsListInit' data-ref="_ZNK4llvm6Record18getValueAsListInitENS_9StringRefE">getValueAsListInit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SubRegs"</q>);</td></tr>
<tr><th id="622">622</th><td>    <b>if</b> (<a class="local col4 ref" href="#124Dim" title='Dim' data-ref="124Dim">Dim</a> != <a class="local col5 ref" href="#125SubRegs" title='SubRegs' data-ref="125SubRegs">SubRegs</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8ListInit4sizeEv" title='llvm::ListInit::size' data-ref="_ZNK4llvm8ListInit4sizeEv">size</a>())</td></tr>
<tr><th id="623">623</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"SubRegIndices and SubRegs size mismatch"</q>);</td></tr>
<tr><th id="624">624</th><td>    <b>if</b> (<a class="local col4 ref" href="#124Dim" title='Dim' data-ref="124Dim">Dim</a> &lt; <var>2</var>)</td></tr>
<tr><th id="625">625</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="626">626</th><td>                      <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Tuples must have at least 2 sub-registers"</q>);</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>    <i>// Evaluate the sub-register lists to be zipped.</i></td></tr>
<tr><th id="629">629</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="126Length" title='Length' data-type='unsigned int' data-ref="126Length">Length</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="630">630</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a>::<a class="typedef" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory::RecSet" title='llvm::SetTheory::RecSet' data-type='SmallSetVector&lt;llvm::Record *, 16&gt;' data-ref="llvm::SetTheory::RecSet">RecSet</a>, <var>4</var>&gt; <dfn class="local col7 decl" id="127Lists" title='Lists' data-type='SmallVector&lt;SetTheory::RecSet, 4&gt;' data-ref="127Lists">Lists</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col4 ref" href="#124Dim" title='Dim' data-ref="124Dim">Dim</a>);</td></tr>
<tr><th id="631">631</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="128i" title='i' data-type='unsigned int' data-ref="128i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> != <a class="local col4 ref" href="#124Dim" title='Dim' data-ref="124Dim">Dim</a>; ++<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>) {</td></tr>
<tr><th id="632">632</th><td>      <a class="local col0 ref" href="#120ST" title='ST' data-ref="120ST">ST</a>.<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory8evaluateEPNS_4InitERNS_14SmallSetVectorIPNS_6RecordELj16EEENS_8ArrayRefINS_5SMLocEEE" title='llvm::SetTheory::evaluate' data-ref="_ZN4llvm9SetTheory8evaluateEPNS_4InitERNS_14SmallSetVectorIPNS_6RecordELj16EEENS_8ArrayRefINS_5SMLocEEE">evaluate</a>(<a class="local col5 ref" href="#125SubRegs" title='SubRegs' data-ref="125SubRegs">SubRegs</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8ListInit10getElementEj" title='llvm::ListInit::getElement' data-ref="_ZNK4llvm8ListInit10getElementEj">getElement</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>), <span class='refarg'><a class="local col7 ref" href="#127Lists" title='Lists' data-ref="127Lists">Lists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>]</a></span>, <a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>());</td></tr>
<tr><th id="633">633</th><td>      <a class="local col6 ref" href="#126Length" title='Length' data-ref="126Length">Length</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col6 ref" href="#126Length" title='Length' data-ref="126Length">Length</a>, <em>unsigned</em>(<a class="local col7 ref" href="#127Lists" title='Lists' data-ref="127Lists">Lists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>()));</td></tr>
<tr><th id="634">634</th><td>    }</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>    <b>if</b> (<a class="local col6 ref" href="#126Length" title='Length' data-ref="126Length">Length</a> == <var>0</var>)</td></tr>
<tr><th id="637">637</th><td>      <b>return</b>;</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>    <i>// Precompute some types.</i></td></tr>
<tr><th id="640">640</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="129RegisterCl" title='RegisterCl' data-type='llvm::Record *' data-ref="129RegisterCl">RegisterCl</dfn> = <a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record10getRecordsEv" title='llvm::Record::getRecords' data-ref="_ZNK4llvm6Record10getRecordsEv">getRecords</a>().<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper8getClassENS_9StringRefE" title='llvm::RecordKeeper::getClass' data-ref="_ZNK4llvm12RecordKeeper8getClassENS_9StringRefE">getClass</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Register"</q>);</td></tr>
<tr><th id="641">641</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecTy" title='llvm::RecTy' data-ref="llvm::RecTy">RecTy</a> *<dfn class="local col0 decl" id="130RegisterRecTy" title='RegisterRecTy' data-type='llvm::RecTy *' data-ref="130RegisterRecTy">RegisterRecTy</dfn> = <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordRecTy" title='llvm::RecordRecTy' data-ref="llvm::RecordRecTy">RecordRecTy</a>::<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm11RecordRecTy3getENS_8ArrayRefIPNS_6RecordEEE" title='llvm::RecordRecTy::get' data-ref="_ZN4llvm11RecordRecTy3getENS_8ArrayRefIPNS_6RecordEEE">get</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col9 ref" href="#129RegisterCl" title='RegisterCl' data-ref="129RegisterCl">RegisterCl</a>);</td></tr>
<tr><th id="642">642</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::StringInit" title='llvm::StringInit' data-ref="llvm::StringInit">StringInit</a> *<dfn class="local col1 decl" id="131BlankName" title='BlankName' data-type='llvm::StringInit *' data-ref="131BlankName">BlankName</dfn> = <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::StringInit" title='llvm::StringInit' data-ref="llvm::StringInit">StringInit</a>::<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm10StringInit3getENS_9StringRefE" title='llvm::StringInit::get' data-ref="_ZN4llvm10StringInit3getENS_9StringRefE">get</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>);</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>    <i>// Zip them up.</i></td></tr>
<tr><th id="645">645</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="132n" title='n' data-type='unsigned int' data-ref="132n">n</dfn> = <var>0</var>; <a class="local col2 ref" href="#132n" title='n' data-ref="132n">n</a> != <a class="local col6 ref" href="#126Length" title='Length' data-ref="126Length">Length</a>; ++<a class="local col2 ref" href="#132n" title='n' data-ref="132n">n</a>) {</td></tr>
<tr><th id="646">646</th><td>      <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col3 decl" id="133Name" title='Name' data-type='std::string' data-ref="133Name">Name</dfn>;</td></tr>
<tr><th id="647">647</th><td>      <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="134Proto" title='Proto' data-type='llvm::Record *' data-ref="134Proto">Proto</dfn> = <a class="local col7 ref" href="#127Lists" title='Lists' data-ref="127Lists">Lists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a><a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col2 ref" href="#132n" title='n' data-ref="132n">n</a>]</a>;</td></tr>
<tr><th id="648">648</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Init" title='llvm::Init' data-ref="llvm::Init">Init</a>*&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="135Tuple" title='Tuple' data-type='std::vector&lt;Init *&gt;' data-ref="135Tuple">Tuple</dfn>;</td></tr>
<tr><th id="649">649</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="136CostPerUse" title='CostPerUse' data-type='unsigned int' data-ref="136CostPerUse">CostPerUse</dfn> = <var>0</var>;</td></tr>
<tr><th id="650">650</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="137i" title='i' data-type='unsigned int' data-ref="137i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a> != <a class="local col4 ref" href="#124Dim" title='Dim' data-ref="124Dim">Dim</a>; ++<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>) {</td></tr>
<tr><th id="651">651</th><td>        <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="138Reg" title='Reg' data-type='llvm::Record *' data-ref="138Reg">Reg</dfn> = <a class="local col7 ref" href="#127Lists" title='Lists' data-ref="127Lists">Lists</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>]</a><a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col2 ref" href="#132n" title='n' data-ref="132n">n</a>]</a>;</td></tr>
<tr><th id="652">652</th><td>        <b>if</b> (<a class="local col7 ref" href="#137i" title='i' data-ref="137i">i</a>) <a class="local col3 ref" href="#133Name" title='Name' data-ref="133Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLET_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLET_">+=</a> <kbd>'_'</kbd>;</td></tr>
<tr><th id="653">653</th><td>        <a class="local col3 ref" href="#133Name" title='Name' data-ref="133Name">Name</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE" title='llvm::operator+=' data-ref="_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE">+=</a> <a class="local col8 ref" href="#138Reg" title='Reg' data-ref="138Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="654">654</th><td>        <a class="local col5 ref" href="#135Tuple" title='Tuple' data-ref="135Tuple">Tuple</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a>::<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm7DefInit3getEPNS_6RecordE" title='llvm::DefInit::get' data-ref="_ZN4llvm7DefInit3getEPNS_6RecordE">get</a>(<a class="local col8 ref" href="#138Reg" title='Reg' data-ref="138Reg">Reg</a>));</td></tr>
<tr><th id="655">655</th><td>        <a class="local col6 ref" href="#136CostPerUse" title='CostPerUse' data-ref="136CostPerUse">CostPerUse</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#136CostPerUse" title='CostPerUse' data-ref="136CostPerUse">CostPerUse</a>,</td></tr>
<tr><th id="656">656</th><td>                              <em>unsigned</em>(<a class="local col8 ref" href="#138Reg" title='Reg' data-ref="138Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CostPerUse"</q>)));</td></tr>
<tr><th id="657">657</th><td>      }</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>      <i>// Create a new Record representing the synthesized register. This record</i></td></tr>
<tr><th id="660">660</th><td><i>      // is only for consumption by CodeGenRegister, it is not added to the</i></td></tr>
<tr><th id="661">661</th><td><i>      // RecordKeeper.</i></td></tr>
<tr><th id="662">662</th><td>      <a class="tu member" href="#(anonymousnamespace)::TupleExpander::SynthDefs" title='(anonymous namespace)::TupleExpander::SynthDefs' data-use='m' data-ref="(anonymousnamespace)::TupleExpander::SynthDefs">SynthDefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector12emplace_backEDpOT_" title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOT_">emplace_back</a>(</td></tr>
<tr><th id="663">663</th><td>          <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#133Name" title='Name' data-ref="133Name">Name</a></span>, <a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <span class='refarg'><a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record10getRecordsEv" title='llvm::Record::getRecords' data-ref="_ZNK4llvm6Record10getRecordsEv">getRecords</a>()</span>));</td></tr>
<tr><th id="664">664</th><td>      <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="139NewReg" title='NewReg' data-type='llvm::Record *' data-ref="139NewReg">NewReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::TupleExpander::SynthDefs" title='(anonymous namespace)::TupleExpander::SynthDefs' data-use='m' data-ref="(anonymousnamespace)::TupleExpander::SynthDefs">SynthDefs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="665">665</th><td>      <a class="local col2 ref" href="#122Elts" title='Elts' data-ref="122Elts">Elts</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col9 ref" href="#139NewReg" title='NewReg' data-ref="139NewReg">NewReg</a>);</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>      <i>// Copy Proto super-classes.</i></td></tr>
<tr><th id="668">668</th><td>      <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *, <a class="type" href="../../include/llvm/Support/SMLoc.h.html#llvm::SMRange" title='llvm::SMRange' data-ref="llvm::SMRange">SMRange</a>&gt;&gt; <dfn class="local col0 decl" id="140Supers" title='Supers' data-type='ArrayRef&lt;std::pair&lt;Record *, SMRange&gt; &gt;' data-ref="140Supers">Supers</dfn> = <a class="local col4 ref" href="#134Proto" title='Proto' data-ref="134Proto">Proto</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record15getSuperClassesEv" title='llvm::Record::getSuperClasses' data-ref="_ZNK4llvm6Record15getSuperClassesEv">getSuperClasses</a>();</td></tr>
<tr><th id="669">669</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="141SuperPair" title='SuperPair' data-type='const std::pair&lt;llvm::Record *, llvm::SMRange&gt; &amp;' data-ref="141SuperPair">SuperPair</dfn> : <a class="local col0 ref" href="#140Supers" title='Supers' data-ref="140Supers">Supers</a>)</td></tr>
<tr><th id="670">670</th><td>        <a class="local col9 ref" href="#139NewReg" title='NewReg' data-ref="139NewReg">NewReg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record13addSuperClassEPS0_NS_7SMRangeE" title='llvm::Record::addSuperClass' data-ref="_ZN4llvm6Record13addSuperClassEPS0_NS_7SMRangeE">addSuperClass</a>(<a class="local col1 ref" href="#141SuperPair" title='SuperPair' data-ref="141SuperPair">SuperPair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::Record *, llvm::SMRange&gt;::first' data-ref="std::pair::first">first</a>, <a class="ref fake" href="../../include/llvm/Support/SMLoc.h.html#48" title='llvm::SMRange::SMRange' data-ref="_ZN4llvm7SMRangeC1ERKS0_"></a><a class="local col1 ref" href="#141SuperPair" title='SuperPair' data-ref="141SuperPair">SuperPair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::Record *, llvm::SMRange&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>      <i>// Copy Proto fields.</i></td></tr>
<tr><th id="673">673</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="142i" title='i' data-type='unsigned int' data-ref="142i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="143e" title='e' data-type='unsigned int' data-ref="143e">e</dfn> = <a class="local col4 ref" href="#134Proto" title='Proto' data-ref="134Proto">Proto</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record9getValuesEv" title='llvm::Record::getValues' data-ref="_ZNK4llvm6Record9getValuesEv">getValues</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a> != <a class="local col3 ref" href="#143e" title='e' data-ref="143e">e</a>; ++<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>) {</td></tr>
<tr><th id="674">674</th><td>        <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordVal" title='llvm::RecordVal' data-ref="llvm::RecordVal">RecordVal</a> <dfn class="local col4 decl" id="144RV" title='RV' data-type='llvm::RecordVal' data-ref="144RV">RV</dfn> = <a class="ref fake" href="../../include/llvm/TableGen/Record.h.html#1387" title='llvm::RecordVal::RecordVal' data-ref="_ZN4llvm9RecordValC1ERKS0_"></a><a class="local col4 ref" href="#134Proto" title='Proto' data-ref="134Proto">Proto</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record9getValuesEv" title='llvm::Record::getValues' data-ref="_ZNK4llvm6Record9getValuesEv">getValues</a>()<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>]</a>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>        <i>// Skip existing fields, like NAME.</i></td></tr>
<tr><th id="677">677</th><td>        <b>if</b> (<a class="local col9 ref" href="#139NewReg" title='NewReg' data-ref="139NewReg">NewReg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8getValueEPKNS_4InitE" title='llvm::Record::getValue' data-ref="_ZN4llvm6Record8getValueEPKNS_4InitE">getValue</a>(<a class="local col4 ref" href="#144RV" title='RV' data-ref="144RV">RV</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm9RecordVal11getNameInitEv" title='llvm::RecordVal::getNameInit' data-ref="_ZNK4llvm9RecordVal11getNameInitEv">getNameInit</a>()))</td></tr>
<tr><th id="678">678</th><td>          <b>continue</b>;</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>        <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="145Field" title='Field' data-type='llvm::StringRef' data-ref="145Field">Field</dfn> = <a class="local col4 ref" href="#144RV" title='RV' data-ref="144RV">RV</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm9RecordVal7getNameEv" title='llvm::RecordVal::getName' data-ref="_ZNK4llvm9RecordVal7getNameEv">getName</a>();</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>        <i>// Replace the sub-register list with Tuple.</i></td></tr>
<tr><th id="683">683</th><td>        <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SubRegs"</q>)</td></tr>
<tr><th id="684">684</th><td>          <a class="local col4 ref" href="#144RV" title='RV' data-ref="144RV">RV</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm9RecordVal8setValueEPNS_4InitE" title='llvm::RecordVal::setValue' data-ref="_ZN4llvm9RecordVal8setValueEPNS_4InitE">setValue</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::ListInit" title='llvm::ListInit' data-ref="llvm::ListInit">ListInit</a>::<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm8ListInit3getENS_8ArrayRefIPNS_4InitEEEPNS_5RecTyE" title='llvm::ListInit::get' data-ref="_ZN4llvm8ListInit3getENS_8ArrayRefIPNS_4InitEEEPNS_5RecTyE">get</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col5 ref" href="#135Tuple" title='Tuple' data-ref="135Tuple">Tuple</a>, <a class="local col0 ref" href="#130RegisterRecTy" title='RegisterRecTy' data-ref="130RegisterRecTy">RegisterRecTy</a>));</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>        <i>// Provide a blank AsmName. MC hacks are required anyway.</i></td></tr>
<tr><th id="687">687</th><td>        <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AsmName"</q>)</td></tr>
<tr><th id="688">688</th><td>          <a class="local col4 ref" href="#144RV" title='RV' data-ref="144RV">RV</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm9RecordVal8setValueEPNS_4InitE" title='llvm::RecordVal::setValue' data-ref="_ZN4llvm9RecordVal8setValueEPNS_4InitE">setValue</a>(<a class="local col1 ref" href="#131BlankName" title='BlankName' data-ref="131BlankName">BlankName</a>);</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>        <i>// CostPerUse is aggregated from all Tuple members.</i></td></tr>
<tr><th id="691">691</th><td>        <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CostPerUse"</q>)</td></tr>
<tr><th id="692">692</th><td>          <a class="local col4 ref" href="#144RV" title='RV' data-ref="144RV">RV</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm9RecordVal8setValueEPNS_4InitE" title='llvm::RecordVal::setValue' data-ref="_ZN4llvm9RecordVal8setValueEPNS_4InitE">setValue</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::IntInit" title='llvm::IntInit' data-ref="llvm::IntInit">IntInit</a>::<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm7IntInit3getEl" title='llvm::IntInit::get' data-ref="_ZN4llvm7IntInit3getEl">get</a>(<a class="local col6 ref" href="#136CostPerUse" title='CostPerUse' data-ref="136CostPerUse">CostPerUse</a>));</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>        <i>// Composite registers are always covered by sub-registers.</i></td></tr>
<tr><th id="695">695</th><td>        <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CoveredBySubRegs"</q>)</td></tr>
<tr><th id="696">696</th><td>          <a class="local col4 ref" href="#144RV" title='RV' data-ref="144RV">RV</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm9RecordVal8setValueEPNS_4InitE" title='llvm::RecordVal::setValue' data-ref="_ZN4llvm9RecordVal8setValueEPNS_4InitE">setValue</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitInit" title='llvm::BitInit' data-ref="llvm::BitInit">BitInit</a>::<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm7BitInit3getEb" title='llvm::BitInit::get' data-ref="_ZN4llvm7BitInit3getEb">get</a>(<b>true</b>));</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>        <i>// Copy fields from the RegisterTuples def.</i></td></tr>
<tr><th id="699">699</th><td>        <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SubRegIndices"</q> ||</td></tr>
<tr><th id="700">700</th><td>            <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CompositeIndices"</q>) {</td></tr>
<tr><th id="701">701</th><td>          <a class="local col9 ref" href="#139NewReg" title='NewReg' data-ref="139NewReg">NewReg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8addValueERKNS_9RecordValE" title='llvm::Record::addValue' data-ref="_ZN4llvm6Record8addValueERKNS_9RecordValE">addValue</a>(*<a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8getValueENS_9StringRefE" title='llvm::Record::getValue' data-ref="_ZN4llvm6Record8getValueENS_9StringRefE">getValue</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a>));</td></tr>
<tr><th id="702">702</th><td>          <b>continue</b>;</td></tr>
<tr><th id="703">703</th><td>        }</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>        <i>// Some fields get their default uninitialized value.</i></td></tr>
<tr><th id="706">706</th><td>        <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"DwarfNumbers"</q> ||</td></tr>
<tr><th id="707">707</th><td>            <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"DwarfAlias"</q> ||</td></tr>
<tr><th id="708">708</th><td>            <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Aliases"</q>) {</td></tr>
<tr><th id="709">709</th><td>          <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordVal" title='llvm::RecordVal' data-ref="llvm::RecordVal">RecordVal</a> *<dfn class="local col6 decl" id="146DefRV" title='DefRV' data-type='const llvm::RecordVal *' data-ref="146DefRV"><a class="local col6 ref" href="#146DefRV" title='DefRV' data-ref="146DefRV">DefRV</a></dfn> = <a class="local col9 ref" href="#129RegisterCl" title='RegisterCl' data-ref="129RegisterCl">RegisterCl</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8getValueENS_9StringRefE" title='llvm::Record::getValue' data-ref="_ZN4llvm6Record8getValueENS_9StringRefE">getValue</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#145Field" title='Field' data-ref="145Field">Field</a>))</td></tr>
<tr><th id="710">710</th><td>            <a class="local col9 ref" href="#139NewReg" title='NewReg' data-ref="139NewReg">NewReg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8addValueERKNS_9RecordValE" title='llvm::Record::addValue' data-ref="_ZN4llvm6Record8addValueERKNS_9RecordValE">addValue</a>(*<a class="local col6 ref" href="#146DefRV" title='DefRV' data-ref="146DefRV">DefRV</a>);</td></tr>
<tr><th id="711">711</th><td>          <b>continue</b>;</td></tr>
<tr><th id="712">712</th><td>        }</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>        <i>// Everything else is copied from Proto.</i></td></tr>
<tr><th id="715">715</th><td>        <a class="local col9 ref" href="#139NewReg" title='NewReg' data-ref="139NewReg">NewReg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8addValueERKNS_9RecordValE" title='llvm::Record::addValue' data-ref="_ZN4llvm6Record8addValueERKNS_9RecordValE">addValue</a>(<a class="local col4 ref" href="#144RV" title='RV' data-ref="144RV">RV</a>);</td></tr>
<tr><th id="716">716</th><td>      }</td></tr>
<tr><th id="717">717</th><td>    }</td></tr>
<tr><th id="718">718</th><td>  }</td></tr>
<tr><th id="719">719</th><td>};</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td><i  data-doc="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="724">724</th><td><i  data-doc="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE">//                            CodeGenRegisterClass</i></td></tr>
<tr><th id="725">725</th><td><i  data-doc="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE" title='sortAndUniqueRegisters' data-type='void sortAndUniqueRegisters(CodeGenRegister::Vec &amp; M)' data-ref="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE">sortAndUniqueRegisters</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> &amp;<dfn class="local col7 decl" id="147M" title='M' data-type='CodeGenRegister::Vec &amp;' data-ref="147M">M</dfn>) {</td></tr>
<tr><th id="728">728</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col7 ref" href="#147M" title='M' data-ref="147M">M</a></span>, <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#1479" title='llvm::deref&lt;llvm::less&gt;::deref' data-ref="_ZN4llvm5derefINS_4lessEEC1Ev">(</a>));</td></tr>
<tr><th id="729">729</th><td>  <a class="local col7 ref" href="#147M" title='M' data-ref="147M">M</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6uniqueT_S_T0_" title='std::unique' data-ref="_ZSt6uniqueT_S_T0_">unique</a>(<a class="local col7 ref" href="#147M" title='M' data-ref="147M">M</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col7 ref" href="#147M" title='M' data-ref="147M">M</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::equal" title='llvm::equal' data-ref="llvm::equal">equal</a>&gt;<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#1479" title='llvm::deref&lt;llvm::equal&gt;::deref' data-ref="_ZN4llvm5derefINS_5equalEEC1Ev">(</a>)), <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col7 ref" href="#147M" title='M' data-ref="147M">M</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="730">730</th><td>}</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE" title='llvm::CodeGenRegisterClass::CodeGenRegisterClass' data-ref="_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE">CodeGenRegisterClass</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col8 decl" id="148RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="148RegBank">RegBank</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="149R" title='R' data-type='llvm::Record *' data-ref="149R">R</dfn>)</td></tr>
<tr><th id="733">733</th><td>  : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::TheDef" title='llvm::CodeGenRegisterClass::TheDef' data-ref="llvm::CodeGenRegisterClass::TheDef">TheDef</a>(<a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>),</td></tr>
<tr><th id="734">734</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Name" title='llvm::CodeGenRegisterClass::Name' data-ref="llvm::CodeGenRegisterClass::Name">Name</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>()),</td></tr>
<tr><th id="735">735</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::TopoSigs" title='llvm::CodeGenRegisterClass::TopoSigs' data-ref="llvm::CodeGenRegisterClass::TopoSigs">TopoSigs</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col8 ref" href="#148RegBank" title='RegBank' data-ref="148RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv" title='llvm::CodeGenRegBank::getNumTopoSigs' data-ref="_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv">getNumTopoSigs</a>()),</td></tr>
<tr><th id="736">736</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>(-<var>1</var>) {</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col0 decl" id="150TypeList" title='TypeList' data-type='std::vector&lt;Record *&gt;' data-ref="150TypeList">TypeList</dfn> = <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegTypes"</q>);</td></tr>
<tr><th id="739">739</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="151i" title='i' data-type='unsigned int' data-ref="151i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="152e" title='e' data-type='unsigned int' data-ref="152e">e</dfn> = <a class="local col0 ref" href="#150TypeList" title='TypeList' data-ref="150TypeList">TypeList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#151i" title='i' data-ref="151i">i</a> != <a class="local col2 ref" href="#152e" title='e' data-ref="152e">e</a>; ++<a class="local col1 ref" href="#151i" title='i' data-ref="151i">i</a>) {</td></tr>
<tr><th id="740">740</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="153Type" title='Type' data-type='llvm::Record *' data-ref="153Type">Type</dfn> = <a class="local col0 ref" href="#150TypeList" title='TypeList' data-ref="150TypeList">TypeList</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#151i" title='i' data-ref="151i">i</a>]</a>;</td></tr>
<tr><th id="741">741</th><td>    <b>if</b> (!<a class="local col3 ref" href="#153Type" title='Type' data-ref="153Type">Type</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ValueType"</q>))</td></tr>
<tr><th id="742">742</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="743">743</th><td>                      <q>"RegTypes list member '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col3 ref" href="#153Type" title='Type' data-ref="153Type">Type</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="744">744</th><td>                          <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' does not derive from the ValueType class!"</q>);</td></tr>
<tr><th id="745">745</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref" href="InfoByHwMode.h.html#_ZN4llvm20getValueTypeByHwModeEPNS_6RecordERKNS_14CodeGenHwModesE" title='llvm::getValueTypeByHwMode' data-ref="_ZN4llvm20getValueTypeByHwModeEPNS_6RecordERKNS_14CodeGenHwModesE">getValueTypeByHwMode</a>(<a class="local col3 ref" href="#153Type" title='Type' data-ref="153Type">Type</a>, <a class="local col8 ref" href="#148RegBank" title='RegBank' data-ref="148RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank10getHwModesEv" title='llvm::CodeGenRegBank::getHwModes' data-ref="_ZNK4llvm14CodeGenRegBank10getHwModesEv">getHwModes</a>()));</td></tr>
<tr><th id="746">746</th><td>  }</td></tr>
<tr><th id="747">747</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!VTs.empty() &amp;&amp; &quot;RegisterClass must contain at least one ValueType!&quot;) ? void (0) : __assert_fail (&quot;!VTs.empty() &amp;&amp; \&quot;RegisterClass must contain at least one ValueType!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 747, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"RegisterClass must contain at least one ValueType!"</q>);</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <i>// Allocation order 0 is the full set. AltOrders provides others.</i></td></tr>
<tr><th id="750">750</th><td>  <em>const</em> <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a>::<a class="typedef" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory::RecVec" title='llvm::SetTheory::RecVec' data-type='std::vector&lt;Record *&gt;' data-ref="llvm::SetTheory::RecVec">RecVec</a> *<dfn class="local col4 decl" id="154Elements" title='Elements' data-type='const SetTheory::RecVec *' data-ref="154Elements">Elements</dfn> = <a class="local col8 ref" href="#148RegBank" title='RegBank' data-ref="148RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank7getSetsEv" title='llvm::CodeGenRegBank::getSets' data-ref="_ZN4llvm14CodeGenRegBank7getSetsEv">getSets</a>().<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory6expandEPNS_6RecordE" title='llvm::SetTheory::expand' data-ref="_ZN4llvm9SetTheory6expandEPNS_6RecordE">expand</a>(<a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>);</td></tr>
<tr><th id="751">751</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::ListInit" title='llvm::ListInit' data-ref="llvm::ListInit">ListInit</a> *<dfn class="local col5 decl" id="155AltOrders" title='AltOrders' data-type='llvm::ListInit *' data-ref="155AltOrders">AltOrders</dfn> = <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record18getValueAsListInitENS_9StringRefE" title='llvm::Record::getValueAsListInit' data-ref="_ZNK4llvm6Record18getValueAsListInitENS_9StringRefE">getValueAsListInit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AltOrders"</q>);</td></tr>
<tr><th id="752">752</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<var>1</var> + <a class="local col5 ref" href="#155AltOrders" title='AltOrders' data-ref="155AltOrders">AltOrders</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8ListInit4sizeEv" title='llvm::ListInit::size' data-ref="_ZNK4llvm8ListInit4sizeEv">size</a>());</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <i>// Default allocation order always contains all registers.</i></td></tr>
<tr><th id="755">755</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a> = <b>true</b>;</td></tr>
<tr><th id="756">756</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="156i" title='i' data-type='unsigned int' data-ref="156i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="157e" title='e' data-type='unsigned int' data-ref="157e">e</dfn> = <a class="local col4 ref" href="#154Elements" title='Elements' data-ref="154Elements">Elements</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a> != <a class="local col7 ref" href="#157e" title='e' data-ref="157e">e</a>; ++<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>) {</td></tr>
<tr><th id="757">757</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>((*<a class="local col4 ref" href="#154Elements" title='Elements' data-ref="154Elements">Elements</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>]</a>);</td></tr>
<tr><th id="758">758</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col8 decl" id="158Reg" title='Reg' data-type='const llvm::CodeGenRegister *' data-ref="158Reg">Reg</dfn> = <a class="local col8 ref" href="#148RegBank" title='RegBank' data-ref="148RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>((*<a class="local col4 ref" href="#154Elements" title='Elements' data-ref="154Elements">Elements</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>]</a>);</td></tr>
<tr><th id="759">759</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#158Reg" title='Reg' data-ref="158Reg">Reg</a>);</td></tr>
<tr><th id="760">760</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a> &amp;= <a class="local col8 ref" href="#158Reg" title='Reg' data-ref="158Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>;</td></tr>
<tr><th id="761">761</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::TopoSigs" title='llvm::CodeGenRegisterClass::TopoSigs' data-ref="llvm::CodeGenRegisterClass::TopoSigs">TopoSigs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col8 ref" href="#158Reg" title='Reg' data-ref="158Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getTopoSigEv" title='llvm::CodeGenRegister::getTopoSig' data-ref="_ZNK4llvm15CodeGenRegister10getTopoSigEv">getTopoSig</a>());</td></tr>
<tr><th id="762">762</th><td>  }</td></tr>
<tr><th id="763">763</th><td>  <a class="tu ref" href="#_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE" title='sortAndUniqueRegisters' data-use='c' data-ref="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE">sortAndUniqueRegisters</a>(<span class='refarg'><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</a></span>);</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i>// Alternative allocation orders may be subsets.</i></td></tr>
<tr><th id="766">766</th><td>  <a class="type" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory" title='llvm::SetTheory' data-ref="llvm::SetTheory">SetTheory</a>::<a class="typedef" href="../../include/llvm/TableGen/SetTheory.h.html#llvm::SetTheory::RecSet" title='llvm::SetTheory::RecSet' data-type='SmallSetVector&lt;llvm::Record *, 16&gt;' data-ref="llvm::SetTheory::RecSet">RecSet</a> <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm14SmallSetVectorC1Ev" title='llvm::SmallSetVector::SmallSetVector&lt;T, N&gt;' data-ref="_ZN4llvm14SmallSetVectorC1Ev"></a><dfn class="local col9 decl" id="159Order" title='Order' data-type='SetTheory::RecSet' data-ref="159Order">Order</dfn>;</td></tr>
<tr><th id="767">767</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="160i" title='i' data-type='unsigned int' data-ref="160i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="161e" title='e' data-type='unsigned int' data-ref="161e">e</dfn> = <a class="local col5 ref" href="#155AltOrders" title='AltOrders' data-ref="155AltOrders">AltOrders</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8ListInit4sizeEv" title='llvm::ListInit::size' data-ref="_ZNK4llvm8ListInit4sizeEv">size</a>(); <a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a> != <a class="local col1 ref" href="#161e" title='e' data-ref="161e">e</a>; ++<a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a>) {</td></tr>
<tr><th id="768">768</th><td>    <a class="local col8 ref" href="#148RegBank" title='RegBank' data-ref="148RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank7getSetsEv" title='llvm::CodeGenRegBank::getSets' data-ref="_ZN4llvm14CodeGenRegBank7getSetsEv">getSets</a>().<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory8evaluateEPNS_4InitERNS_14SmallSetVectorIPNS_6RecordELj16EEENS_8ArrayRefINS_5SMLocEEE" title='llvm::SetTheory::evaluate' data-ref="_ZN4llvm9SetTheory8evaluateEPNS_4InitERNS_14SmallSetVectorIPNS_6RecordELj16EEENS_8ArrayRefINS_5SMLocEEE">evaluate</a>(<a class="local col5 ref" href="#155AltOrders" title='AltOrders' data-ref="155AltOrders">AltOrders</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8ListInit10getElementEj" title='llvm::ListInit::getElement' data-ref="_ZNK4llvm8ListInit10getElementEj">getElement</a>(<a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a>), <span class='refarg'><a class="local col9 ref" href="#159Order" title='Order' data-ref="159Order">Order</a></span>, <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>());</td></tr>
<tr><th id="769">769</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>1</var> + <a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col9 ref" href="#159Order" title='Order' data-ref="159Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col9 ref" href="#159Order" title='Order' data-ref="159Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="770">770</th><td>    <i>// Verify that all altorder members are regclass members.</i></td></tr>
<tr><th id="771">771</th><td>    <b>while</b> (!<a class="local col9 ref" href="#159Order" title='Order' data-ref="159Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5emptyEv" title='llvm::SetVector::empty' data-ref="_ZNK4llvm9SetVector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="772">772</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col2 decl" id="162Reg" title='Reg' data-type='llvm::CodeGenRegister *' data-ref="162Reg">Reg</dfn> = <a class="local col8 ref" href="#148RegBank" title='RegBank' data-ref="148RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col9 ref" href="#159Order" title='Order' data-ref="159Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4backEv" title='llvm::SetVector::back' data-ref="_ZNK4llvm9SetVector4backEv">back</a>());</td></tr>
<tr><th id="773">773</th><td>      <a class="local col9 ref" href="#159Order" title='Order' data-ref="159Order">Order</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector8pop_backEv" title='llvm::SetVector::pop_back' data-ref="_ZN4llvm9SetVector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="774">774</th><td>      <b>if</b> (!<a class="member" href="#_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegisterClass::contains' data-ref="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE">contains</a>(<a class="local col2 ref" href="#162Reg" title='Reg' data-ref="162Reg">Reg</a>))</td></tr>
<tr><th id="775">775</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <q>" AltOrder register "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col2 ref" href="#162Reg" title='Reg' data-ref="162Reg">Reg</a>-&gt;<a class="ref" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="776">776</th><td>                      <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" is not a class member"</q>);</td></tr>
<tr><th id="777">777</th><td>    }</td></tr>
<tr><th id="778">778</th><td>  }</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Namespace"</q>);</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordVal" title='llvm::RecordVal' data-ref="llvm::RecordVal">RecordVal</a> *<dfn class="local col3 decl" id="163RV" title='RV' data-type='const llvm::RecordVal *' data-ref="163RV"><a class="local col3 ref" href="#163RV" title='RV' data-ref="163RV">RV</a></dfn> = <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvm6Record8getValueENS_9StringRefE" title='llvm::Record::getValue' data-ref="_ZN4llvm6Record8getValueENS_9StringRefE">getValue</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegInfos"</q>))</td></tr>
<tr><th id="783">783</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a> *<dfn class="local col4 decl" id="164DI" title='DI' data-type='llvm::DefInit *' data-ref="164DI"><a class="local col4 ref" href="#164DI" title='DI' data-ref="164DI">DI</a></dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm16dyn_cast_or_nullEPT0_" title='llvm::dyn_cast_or_null' data-ref="_ZN4llvm16dyn_cast_or_nullEPT0_">dyn_cast_or_null</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a>&gt;(<a class="local col3 ref" href="#163RV" title='RV' data-ref="163RV">RV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm9RecordVal8getValueEv" title='llvm::RecordVal::getValue' data-ref="_ZNK4llvm9RecordVal8getValueEv">getValue</a>()))</td></tr>
<tr><th id="784">784</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a> <a class="ref" href="InfoByHwMode.h.html#168" title='llvm::RegSizeInfoByHwMode::operator=' data-ref="_ZN4llvm19RegSizeInfoByHwModeaSEOS0_">=</a> <a class="type" href="InfoByHwMode.h.html#llvm::RegSizeInfoByHwMode" title='llvm::RegSizeInfoByHwMode' data-ref="llvm::RegSizeInfoByHwMode">RegSizeInfoByHwMode</a><a class="ref" href="InfoByHwMode.h.html#_ZN4llvm19RegSizeInfoByHwModeC1EPNS_6RecordERKNS_14CodeGenHwModesE" title='llvm::RegSizeInfoByHwMode::RegSizeInfoByHwMode' data-ref="_ZN4llvm19RegSizeInfoByHwModeC1EPNS_6RecordERKNS_14CodeGenHwModesE">(</a><a class="local col4 ref" href="#164DI" title='DI' data-ref="164DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>(), <a class="local col8 ref" href="#148RegBank" title='RegBank' data-ref="148RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank10getHwModesEv" title='llvm::CodeGenRegBank::getHwModes' data-ref="_ZNK4llvm14CodeGenRegBank10getHwModesEv">getHwModes</a>());</td></tr>
<tr><th id="785">785</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165Size" title='Size' data-type='unsigned int' data-ref="165Size">Size</dfn> = <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Size"</q>);</td></tr>
<tr><th id="786">786</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((RSI.hasDefault() || Size != 0 || VTs[0].isSimple()) &amp;&amp; &quot;Impossible to determine register size&quot;) ? void (0) : __assert_fail (&quot;(RSI.hasDefault() || Size != 0 || VTs[0].isSimple()) &amp;&amp; \&quot;Impossible to determine register size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 787, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode10hasDefaultEv" title='llvm::InfoByHwMode::hasDefault' data-ref="_ZNK4llvm12InfoByHwMode10hasDefaultEv">hasDefault</a>() || <a class="local col5 ref" href="#165Size" title='Size' data-ref="165Size">Size</a> != <var>0</var> || <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>[<var>0</var>].<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode8isSimpleEv" title='llvm::InfoByHwMode::isSimple' data-ref="_ZNK4llvm12InfoByHwMode8isSimpleEv">isSimple</a>()) &amp;&amp;</td></tr>
<tr><th id="787">787</th><td>         <q>"Impossible to determine register size"</q>);</td></tr>
<tr><th id="788">788</th><td>  <b>if</b> (!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode10hasDefaultEv" title='llvm::InfoByHwMode::hasDefault' data-ref="_ZNK4llvm12InfoByHwMode10hasDefaultEv">hasDefault</a>()) {</td></tr>
<tr><th id="789">789</th><td>    <a class="type" href="InfoByHwMode.h.html#llvm::RegSizeInfo" title='llvm::RegSizeInfo' data-ref="llvm::RegSizeInfo">RegSizeInfo</a> <a class="ref fake" href="InfoByHwMode.h.html#_ZN4llvm11RegSizeInfoC1Ev" title='llvm::RegSizeInfo::RegSizeInfo' data-ref="_ZN4llvm11RegSizeInfoC1Ev"></a><dfn class="local col6 decl" id="166RI" title='RI' data-type='llvm::RegSizeInfo' data-ref="166RI">RI</dfn>;</td></tr>
<tr><th id="790">790</th><td>    <a class="local col6 ref" href="#166RI" title='RI' data-ref="166RI">RI</a>.<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::RegSize" title='llvm::RegSizeInfo::RegSize' data-ref="llvm::RegSizeInfo::RegSize">RegSize</a> = <a class="local col6 ref" href="#166RI" title='RI' data-ref="166RI">RI</a>.<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillSize" title='llvm::RegSizeInfo::SpillSize' data-ref="llvm::RegSizeInfo::SpillSize">SpillSize</a> = <a class="local col5 ref" href="#165Size" title='Size' data-ref="165Size">Size</a> ? <a class="local col5 ref" href="#165Size" title='Size' data-ref="165Size">Size</a></td></tr>
<tr><th id="791">791</th><td>                                     : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm12InfoByHwMode9getSimpleEv" title='llvm::InfoByHwMode::getSimple' data-ref="_ZNK4llvm12InfoByHwMode9getSimpleEv">getSimple</a>().<a class="ref" href="../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="792">792</th><td>    <a class="local col6 ref" href="#166RI" title='RI' data-ref="166RI">RI</a>.<a class="ref" href="InfoByHwMode.h.html#llvm::RegSizeInfo::SpillAlignment" title='llvm::RegSizeInfo::SpillAlignment' data-ref="llvm::RegSizeInfo::SpillAlignment">SpillAlignment</a> = <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Alignment"</q>);</td></tr>
<tr><th id="793">793</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#llvm::InfoByHwMode::Map" title='llvm::InfoByHwMode&lt;llvm::RegSizeInfo&gt;::Map' data-ref="llvm::InfoByHwMode::Map">Map</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOSt4pairIKT_T0_E" title='std::map::insert' data-ref="_ZNSt3map6insertEOSt4pairIKT_T0_E">insert</a>({<a class="enum" href="InfoByHwMode.h.html#llvm::DefaultMode" title='llvm::DefaultMode' data-ref="llvm::DefaultMode">DefaultMode</a>, <a class="local col6 ref" href="#166RI" title='RI' data-ref="166RI">RI</a>});</td></tr>
<tr><th id="794">794</th><td>  }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CopyCost" title='llvm::CodeGenRegisterClass::CopyCost' data-ref="llvm::CodeGenRegisterClass::CopyCost">CopyCost</a> = <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CopyCost"</q>);</td></tr>
<tr><th id="797">797</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a> = <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"isAllocatable"</q>);</td></tr>
<tr><th id="798">798</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AltOrderSelect" title='llvm::CodeGenRegisterClass::AltOrderSelect' data-ref="llvm::CodeGenRegisterClass::AltOrderSelect">AltOrderSelect</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AltOrderSelect"</q>);</td></tr>
<tr><th id="799">799</th><td>  <em>int</em> <dfn class="local col7 decl" id="167AllocationPriority" title='AllocationPriority' data-type='int' data-ref="167AllocationPriority">AllocationPriority</dfn> = <a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AllocationPriority"</q>);</td></tr>
<tr><th id="800">800</th><td>  <b>if</b> (<a class="local col7 ref" href="#167AllocationPriority" title='AllocationPriority' data-ref="167AllocationPriority">AllocationPriority</a> &lt; <var>0</var> || <a class="local col7 ref" href="#167AllocationPriority" title='AllocationPriority' data-ref="167AllocationPriority">AllocationPriority</a> &gt; <var>63</var>)</td></tr>
<tr><th id="801">801</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col9 ref" href="#149R" title='R' data-ref="149R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"AllocationPriority out of range [0,63]"</q>);</td></tr>
<tr><th id="802">802</th><td>  <b>this</b>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AllocationPriority" title='llvm::CodeGenRegisterClass::AllocationPriority' data-ref="llvm::CodeGenRegisterClass::AllocationPriority">AllocationPriority</a> = <a class="local col7 ref" href="#167AllocationPriority" title='AllocationPriority' data-ref="167AllocationPriority">AllocationPriority</a>;</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><i>// Create an inferred register class that was missing from the .td files.</i></td></tr>
<tr><th id="806">806</th><td><i>// Most properties will be inherited from the closest super-class after the</i></td></tr>
<tr><th id="807">807</th><td><i>// class structure has been computed.</i></td></tr>
<tr><th id="808">808</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE" title='llvm::CodeGenRegisterClass::CodeGenRegisterClass' data-ref="_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE">CodeGenRegisterClass</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col8 decl" id="168RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="168RegBank">RegBank</dfn>,</td></tr>
<tr><th id="809">809</th><td>                                           <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="169Name" title='Name' data-type='llvm::StringRef' data-ref="169Name">Name</dfn>, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a> <dfn class="local col0 decl" id="170Props" title='Props' data-type='llvm::CodeGenRegisterClass::Key' data-ref="170Props">Props</dfn>)</td></tr>
<tr><th id="810">810</th><td>  : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E">(</a>*<a class="local col0 ref" href="#170Props" title='Props' data-ref="170Props">Props</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</a>),</td></tr>
<tr><th id="811">811</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::TheDef" title='llvm::CodeGenRegisterClass::TheDef' data-ref="llvm::CodeGenRegisterClass::TheDef">TheDef</a>(<b>nullptr</b>),</td></tr>
<tr><th id="812">812</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Name" title='llvm::CodeGenRegisterClass::Name' data-ref="llvm::CodeGenRegisterClass::Name">Name</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col9 ref" href="#169Name" title='Name' data-ref="169Name">Name</a>),</td></tr>
<tr><th id="813">813</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::TopoSigs" title='llvm::CodeGenRegisterClass::TopoSigs' data-ref="llvm::CodeGenRegisterClass::TopoSigs">TopoSigs</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col8 ref" href="#168RegBank" title='RegBank' data-ref="168RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv" title='llvm::CodeGenRegBank::getNumTopoSigs' data-ref="_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv">getNumTopoSigs</a>()),</td></tr>
<tr><th id="814">814</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>(-<var>1</var>),</td></tr>
<tr><th id="815">815</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a><a class="ref" href="InfoByHwMode.h.html#168" title='llvm::RegSizeInfoByHwMode::RegSizeInfoByHwMode' data-ref="_ZN4llvm19RegSizeInfoByHwModeC1ERKS0_">(</a><a class="local col0 ref" href="#170Props" title='Props' data-ref="170Props">Props</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::RSI" title='llvm::CodeGenRegisterClass::Key::RSI' data-ref="llvm::CodeGenRegisterClass::Key::RSI">RSI</a>),</td></tr>
<tr><th id="816">816</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CopyCost" title='llvm::CodeGenRegisterClass::CopyCost' data-ref="llvm::CodeGenRegisterClass::CopyCost">CopyCost</a>(<var>0</var>),</td></tr>
<tr><th id="817">817</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a>(<b>true</b>),</td></tr>
<tr><th id="818">818</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AllocationPriority" title='llvm::CodeGenRegisterClass::AllocationPriority' data-ref="llvm::CodeGenRegisterClass::AllocationPriority">AllocationPriority</a>(<var>0</var>) {</td></tr>
<tr><th id="819">819</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a> = <b>true</b>;</td></tr>
<tr><th id="820">820</th><td>  <b>for</b> (<em>const</em> <em>auto</em> <dfn class="local col1 decl" id="171R" title='R' data-type='const llvm::CodeGenRegister *const' data-ref="171R">R</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</a>) {</td></tr>
<tr><th id="821">821</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::TopoSigs" title='llvm::CodeGenRegisterClass::TopoSigs' data-ref="llvm::CodeGenRegisterClass::TopoSigs">TopoSigs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col1 ref" href="#171R" title='R' data-ref="171R">R</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getTopoSigEv" title='llvm::CodeGenRegister::getTopoSig' data-ref="_ZNK4llvm15CodeGenRegister10getTopoSigEv">getTopoSig</a>());</td></tr>
<tr><th id="822">822</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a> &amp;= <a class="local col1 ref" href="#171R" title='R' data-ref="171R">R</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>;</td></tr>
<tr><th id="823">823</th><td>  }</td></tr>
<tr><th id="824">824</th><td>}</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td><i>// Compute inherited propertied for a synthesized register class.</i></td></tr>
<tr><th id="827">827</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE" title='llvm::CodeGenRegisterClass::inheritProperties' data-ref="_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE">inheritProperties</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col2 decl" id="172RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="172RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="828">828</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!getDef() &amp;&amp; &quot;Only synthesized classes can inherit properties&quot;) ? void (0) : __assert_fail (&quot;!getDef() &amp;&amp; \&quot;Only synthesized classes can inherit properties\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 828, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass6getDefEv" title='llvm::CodeGenRegisterClass::getDef' data-ref="_ZNK4llvm20CodeGenRegisterClass6getDefEv">getDef</a>() &amp;&amp; <q>"Only synthesized classes can inherit properties"</q>);</td></tr>
<tr><th id="829">829</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SuperClasses.empty() &amp;&amp; &quot;Synthesized class without super class&quot;) ? void (0) : __assert_fail (&quot;!SuperClasses.empty() &amp;&amp; \&quot;Synthesized class without super class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 829, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SuperClasses" title='llvm::CodeGenRegisterClass::SuperClasses' data-ref="llvm::CodeGenRegisterClass::SuperClasses">SuperClasses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"Synthesized class without super class"</q>);</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>  <i>// The last super-class is the smallest one.</i></td></tr>
<tr><th id="832">832</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col3 decl" id="173Super" title='Super' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="173Super">Super</dfn> = *<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SuperClasses" title='llvm::CodeGenRegisterClass::SuperClasses' data-ref="llvm::CodeGenRegisterClass::SuperClasses">SuperClasses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <i>// Most properties are copied directly.</i></td></tr>
<tr><th id="835">835</th><td><i>  // Exceptions are members, size, and alignment</i></td></tr>
<tr><th id="836">836</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSERKS0_">=</a> <a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a>;</td></tr>
<tr><th id="837">837</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a> <a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSERKNS_11SmallVectorIT_XT0_EEE">=</a> <a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::VTs" title='llvm::CodeGenRegisterClass::VTs' data-ref="llvm::CodeGenRegisterClass::VTs">VTs</a>;</td></tr>
<tr><th id="838">838</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CopyCost" title='llvm::CodeGenRegisterClass::CopyCost' data-ref="llvm::CodeGenRegisterClass::CopyCost">CopyCost</a> = <a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CopyCost" title='llvm::CodeGenRegisterClass::CopyCost' data-ref="llvm::CodeGenRegisterClass::CopyCost">CopyCost</a>;</td></tr>
<tr><th id="839">839</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a> = <a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a>;</td></tr>
<tr><th id="840">840</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AltOrderSelect" title='llvm::CodeGenRegisterClass::AltOrderSelect' data-ref="llvm::CodeGenRegisterClass::AltOrderSelect">AltOrderSelect</a> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSERKS0_">=</a> <a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AltOrderSelect" title='llvm::CodeGenRegisterClass::AltOrderSelect' data-ref="llvm::CodeGenRegisterClass::AltOrderSelect">AltOrderSelect</a>;</td></tr>
<tr><th id="841">841</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AllocationPriority" title='llvm::CodeGenRegisterClass::AllocationPriority' data-ref="llvm::CodeGenRegisterClass::AllocationPriority">AllocationPriority</a> = <a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::AllocationPriority" title='llvm::CodeGenRegisterClass::AllocationPriority' data-ref="llvm::CodeGenRegisterClass::AllocationPriority">AllocationPriority</a>;</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>  <i>// Copy all allocation orders, filter out foreign registers from the larger</i></td></tr>
<tr><th id="844">844</th><td><i>  // super-class.</i></td></tr>
<tr><th id="845">845</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="846">846</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="174i" title='i' data-type='unsigned int' data-ref="174i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="175ie" title='ie' data-type='unsigned int' data-ref="175ie">ie</dfn> = <a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a> != <a class="local col5 ref" href="#175ie" title='ie' data-ref="175ie">ie</a>; ++<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>)</td></tr>
<tr><th id="847">847</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="176j" title='j' data-type='unsigned int' data-ref="176j">j</dfn> = <var>0</var>, <dfn class="local col7 decl" id="177je" title='je' data-type='unsigned int' data-ref="177je">je</dfn> = <a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#176j" title='j' data-ref="176j">j</a> != <a class="local col7 ref" href="#177je" title='je' data-ref="177je">je</a>; ++<a class="local col6 ref" href="#176j" title='j' data-ref="176j">j</a>)</td></tr>
<tr><th id="848">848</th><td>      <b>if</b> (<a class="member" href="#_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegisterClass::contains' data-ref="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE">contains</a>(<a class="local col2 ref" href="#172RegBank" title='RegBank' data-ref="172RegBank">RegBank</a>.<a class="ref" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>]</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#176j" title='j' data-ref="176j">j</a>]</a>)))</td></tr>
<tr><th id="849">849</th><td>        <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#173Super" title='Super' data-ref="173Super">Super</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Orders" title='llvm::CodeGenRegisterClass::Orders' data-ref="llvm::CodeGenRegisterClass::Orders">Orders</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>]</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#176j" title='j' data-ref="176j">j</a>]</a>);</td></tr>
<tr><th id="850">850</th><td>}</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td><em>bool</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegisterClass::contains' data-ref="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE">contains</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col8 decl" id="178Reg" title='Reg' data-type='const llvm::CodeGenRegister *' data-ref="178Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="853">853</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt13binary_searchT_S_RKT0_T1_" title='std::binary_search' data-ref="_ZSt13binary_searchT_S_RKT0_T1_">binary_search</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(), <a class="local col8 ref" href="#178Reg" title='Reg' data-ref="178Reg">Reg</a>,</td></tr>
<tr><th id="854">854</th><td>                            <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#1479" title='llvm::deref&lt;llvm::less&gt;::deref' data-ref="_ZN4llvm5derefINS_4lessEEC1Ev">(</a>));</td></tr>
<tr><th id="855">855</th><td>}</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_20CodeGenRegisterClass3KeyE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_20CodeGenRegisterClass3KeyE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="179OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="179OS">OS</dfn>, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a> &amp;<dfn class="local col0 decl" id="180K" title='K' data-type='const CodeGenRegisterClass::Key &amp;' data-ref="180K">K</dfn>) {</td></tr>
<tr><th id="860">860</th><td>    <a class="local col9 ref" href="#179OS" title='OS' data-ref="179OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"{ "</q> <a class="ref" href="InfoByHwMode.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_19RegSizeInfoByHwModeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_19RegSizeInfoByHwModeE">&lt;&lt;</a> <a class="local col0 ref" href="#180K" title='K' data-ref="180K">K</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::RSI" title='llvm::CodeGenRegisterClass::Key::RSI' data-ref="llvm::CodeGenRegisterClass::Key::RSI">RSI</a>;</td></tr>
<tr><th id="861">861</th><td>    <b>for</b> (<em>const</em> <em>auto</em> <dfn class="local col1 decl" id="181R" title='R' data-type='const llvm::CodeGenRegister *const' data-ref="181R">R</dfn> : *<a class="local col0 ref" href="#180K" title='K' data-ref="180K">K</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</a>)</td></tr>
<tr><th id="862">862</th><td>      <a class="local col9 ref" href="#179OS" title='OS' data-ref="179OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#181R" title='R' data-ref="181R">R</a>-&gt;<a class="ref" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>();</td></tr>
<tr><th id="863">863</th><td>    <b>return</b> <a class="local col9 ref" href="#179OS" title='OS' data-ref="179OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }"</q>;</td></tr>
<tr><th id="864">864</th><td>  }</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><i>// This is a simple lexicographical order that can be used to search for sets.</i></td></tr>
<tr><th id="869">869</th><td><i>// It is not the same as the topological order provided by TopoOrderRC.</i></td></tr>
<tr><th id="870">870</th><td><em>bool</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a>::</td></tr>
<tr><th id="871">871</th><td><dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass3KeyltERKS1_" title='llvm::CodeGenRegisterClass::Key::operator&lt;' data-ref="_ZNK4llvm20CodeGenRegisterClass3KeyltERKS1_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a> &amp;<dfn class="local col2 decl" id="182B" title='B' data-type='const CodeGenRegisterClass::Key &amp;' data-ref="182B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="872">872</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Members &amp;&amp; B.Members) ? void (0) : __assert_fail (&quot;Members &amp;&amp; B.Members&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 872, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</a> &amp;&amp; <a class="local col2 ref" href="#182B" title='B' data-ref="182B">B</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</a>);</td></tr>
<tr><th id="873">873</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(*<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</a>, <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::RSI" title='llvm::CodeGenRegisterClass::Key::RSI' data-ref="llvm::CodeGenRegisterClass::Key::RSI">RSI</a>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZStltRKSt5tupleIJDpT_EERKS_IJDpT0_EE" title='std::operator&lt;' data-ref="_ZStltRKSt5tupleIJDpT_EERKS_IJDpT0_EE">&lt;</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(*<a class="local col2 ref" href="#182B" title='B' data-ref="182B">B</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::Members" title='llvm::CodeGenRegisterClass::Key::Members' data-ref="llvm::CodeGenRegisterClass::Key::Members">Members</a>, <a class="local col2 ref" href="#182B" title='B' data-ref="182B">B</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key::RSI" title='llvm::CodeGenRegisterClass::Key::RSI' data-ref="llvm::CodeGenRegisterClass::Key::RSI">RSI</a>);</td></tr>
<tr><th id="874">874</th><td>}</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">// Returns true if RC is a strict subclass.</i></td></tr>
<tr><th id="877">877</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">// RC is a sub-class of this class if it is a valid replacement for any</i></td></tr>
<tr><th id="878">878</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">// instruction operand where a register of this classis required. It must</i></td></tr>
<tr><th id="879">879</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">// satisfy these conditions:</i></td></tr>
<tr><th id="880">880</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">//</i></td></tr>
<tr><th id="881">881</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">// 1. All RC registers are also in this.</i></td></tr>
<tr><th id="882">882</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">// 2. The RC spill size must not be smaller than our spill size.</i></td></tr>
<tr><th id="883">883</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">// 3. RC spill alignment must be compatible with ours.</i></td></tr>
<tr><th id="884">884</th><td><i  data-doc="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">//</i></td></tr>
<tr><th id="885">885</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_" title='testSubClass' data-type='bool testSubClass(const llvm::CodeGenRegisterClass * A, const llvm::CodeGenRegisterClass * B)' data-ref="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">testSubClass</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col3 decl" id="183A" title='A' data-type='const llvm::CodeGenRegisterClass *' data-ref="183A">A</dfn>,</td></tr>
<tr><th id="886">886</th><td>                         <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col4 decl" id="184B" title='B' data-type='const llvm::CodeGenRegisterClass *' data-ref="184B">B</dfn>) {</td></tr>
<tr><th id="887">887</th><td>  <b>return</b> <a class="local col3 ref" href="#183A" title='A' data-ref="183A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm19RegSizeInfoByHwMode12isSubClassOfERKS0_" title='llvm::RegSizeInfoByHwMode::isSubClassOf' data-ref="_ZNK4llvm19RegSizeInfoByHwMode12isSubClassOfERKS0_">isSubClassOf</a>(<a class="local col4 ref" href="#184B" title='B' data-ref="184B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>) &amp;&amp;</td></tr>
<tr><th id="888">888</th><td>         <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt8includesT_S_T0_S0_T1_" title='std::includes' data-ref="_ZSt8includesT_S_T0_S0_T1_">includes</a>(<a class="local col3 ref" href="#183A" title='A' data-ref="183A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <a class="local col3 ref" href="#183A" title='A' data-ref="183A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="889">889</th><td>                       <a class="local col4 ref" href="#184B" title='B' data-ref="184B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <a class="local col4 ref" href="#184B" title='B' data-ref="184B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="890">890</th><td>                       <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#1479" title='llvm::deref&lt;llvm::less&gt;::deref' data-ref="_ZN4llvm5derefINS_4lessEEC1Ev">(</a>));</td></tr>
<tr><th id="891">891</th><td>}</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><i class="doc" data-doc="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_">/// Sorting predicate for register classes.  This provides a topological</i></td></tr>
<tr><th id="894">894</th><td><i class="doc" data-doc="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_">/// ordering that arranges all register classes before their sub-classes.</i></td></tr>
<tr><th id="895">895</th><td><i class="doc" data-doc="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_">///</i></td></tr>
<tr><th id="896">896</th><td><i class="doc" data-doc="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_">/// Register classes with the same registers, spill size, and alignment form a</i></td></tr>
<tr><th id="897">897</th><td><i class="doc" data-doc="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_">/// clique.  They will be ordered alphabetically.</i></td></tr>
<tr><th id="898">898</th><td><i class="doc" data-doc="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_">///</i></td></tr>
<tr><th id="899">899</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_" title='TopoOrderRC' data-type='bool TopoOrderRC(const llvm::CodeGenRegisterClass &amp; PA, const llvm::CodeGenRegisterClass &amp; PB)' data-ref="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_">TopoOrderRC</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col5 decl" id="185PA" title='PA' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="185PA">PA</dfn>,</td></tr>
<tr><th id="900">900</th><td>                        <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col6 decl" id="186PB" title='PB' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="186PB">PB</dfn>) {</td></tr>
<tr><th id="901">901</th><td>  <em>auto</em> *<dfn class="local col7 decl" id="187A" title='A' data-type='const llvm::CodeGenRegisterClass *' data-ref="187A">A</dfn> = &amp;<a class="local col5 ref" href="#185PA" title='PA' data-ref="185PA">PA</a>;</td></tr>
<tr><th id="902">902</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="188B" title='B' data-type='const llvm::CodeGenRegisterClass *' data-ref="188B">B</dfn> = &amp;<a class="local col6 ref" href="#186PB" title='PB' data-ref="186PB">PB</a>;</td></tr>
<tr><th id="903">903</th><td>  <b>if</b> (<a class="local col7 ref" href="#187A" title='A' data-ref="187A">A</a> == <a class="local col8 ref" href="#188B" title='B' data-ref="188B">B</a>)</td></tr>
<tr><th id="904">904</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>  <b>if</b> (<a class="local col7 ref" href="#187A" title='A' data-ref="187A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a> <a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm19RegSizeInfoByHwModeltERKS0_" title='llvm::RegSizeInfoByHwMode::operator&lt;' data-ref="_ZNK4llvm19RegSizeInfoByHwModeltERKS0_">&lt;</a> <a class="local col8 ref" href="#188B" title='B' data-ref="188B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>)</td></tr>
<tr><th id="907">907</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="908">908</th><td>  <b>if</b> (<a class="local col7 ref" href="#187A" title='A' data-ref="187A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a> <a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm19RegSizeInfoByHwModeneERKS0_" title='llvm::RegSizeInfoByHwMode::operator!=' data-ref="_ZNK4llvm19RegSizeInfoByHwModeneERKS0_">!=</a> <a class="local col8 ref" href="#188B" title='B' data-ref="188B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>)</td></tr>
<tr><th id="909">909</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <i>// Order by descending set size.  Note that the classes' allocation order may</i></td></tr>
<tr><th id="912">912</th><td><i>  // not have been computed yet.  The Members set is always vaild.</i></td></tr>
<tr><th id="913">913</th><td>  <b>if</b> (<a class="local col7 ref" href="#187A" title='A' data-ref="187A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <a class="local col8 ref" href="#188B" title='B' data-ref="188B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="914">914</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="915">915</th><td>  <b>if</b> (<a class="local col7 ref" href="#187A" title='A' data-ref="187A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &lt; <a class="local col8 ref" href="#188B" title='B' data-ref="188B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="916">916</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <i>// Finally order by name as a tie breaker.</i></td></tr>
<tr><th id="919">919</th><td>  <b>return</b> <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col7 ref" href="#187A" title='A' data-ref="187A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>()) <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmltENS_9StringRefES0_" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_9StringRefES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#188B" title='B' data-ref="188B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>();</td></tr>
<tr><th id="920">920</th><td>}</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td><span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv" title='llvm::CodeGenRegisterClass::getQualifiedName' data-ref="_ZNK4llvm20CodeGenRegisterClass16getQualifiedNameEv">getQualifiedName</dfn>() <em>const</em> {</td></tr>
<tr><th id="923">923</th><td>  <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="924">924</th><td>    <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>();</td></tr>
<tr><th id="925">925</th><td>  <b>else</b></td></tr>
<tr><th id="926">926</th><td>    <b>return</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Namespace" title='llvm::CodeGenRegisterClass::Namespace' data-ref="llvm::CodeGenRegisterClass::Namespace">Namespace</a> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_9StringRefEPKc" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_9StringRefEPKc">+</a> <q>"::"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>()).<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>();</td></tr>
<tr><th id="927">927</th><td>}</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><i>// Compute sub-classes of all register classes.</i></td></tr>
<tr><th id="930">930</th><td><i>// Assume the classes are ordered topologically.</i></td></tr>
<tr><th id="931">931</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE" title='llvm::CodeGenRegisterClass::computeSubClasses' data-ref="_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE">computeSubClasses</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col9 decl" id="189RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="189RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="932">932</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="190RegClasses" title='RegClasses' data-type='std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt; &amp;' data-ref="190RegClasses">RegClasses</dfn> = <a class="local col9 ref" href="#189RegBank" title='RegBank' data-ref="189RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>();</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <i>// Visit backwards so sub-classes are seen first.</i></td></tr>
<tr><th id="935">935</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="191I" title='I' data-type='std::reverse_iterator&lt;std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt; &gt;' data-ref="191I">I</dfn> = <a class="local col0 ref" href="#190RegClasses" title='RegClasses' data-ref="190RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list6rbeginEv" title='std::__cxx11::list::rbegin' data-ref="_ZNSt7__cxx114list6rbeginEv">rbegin</a>(), <dfn class="local col2 decl" id="192E" title='E' data-type='std::reverse_iterator&lt;std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt; &gt;' data-ref="192E">E</dfn> = <a class="local col0 ref" href="#190RegClasses" title='RegClasses' data-ref="190RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4rendEv" title='std::__cxx11::list::rend' data-ref="_ZNSt7__cxx114list4rendEv">rend</a>(); <a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col2 ref" href="#192E" title='E' data-ref="192E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a>) {</td></tr>
<tr><th id="936">936</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col3 decl" id="193RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="193RC">RC</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a>;</td></tr>
<tr><th id="937">937</th><td>    <a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col0 ref" href="#190RegClasses" title='RegClasses' data-ref="190RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>());</td></tr>
<tr><th id="938">938</th><td>    <a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="939">939</th><td>    <b>if</b> (<a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a>)</td></tr>
<tr><th id="940">940</th><td>      <b>continue</b>;</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>    <i>// Normally, all subclasses have IDs &gt;= rci, unless RC is part of a clique.</i></td></tr>
<tr><th id="943">943</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="194I2" title='I2' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="194I2">I2</dfn> = <a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iterator4baseEv" title='std::reverse_iterator::base' data-ref="_ZNKSt16reverse_iterator4baseEv">base</a>(), <dfn class="local col5 decl" id="195E2" title='E2' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="195E2">E2</dfn> = <a class="local col0 ref" href="#190RegClasses" title='RegClasses' data-ref="190RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list3endEv" title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv">end</a>(); <a class="local col4 ref" href="#194I2" title='I2' data-ref="194I2">I2</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <a class="local col5 ref" href="#195E2" title='E2' data-ref="195E2">E2</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col4 ref" href="#194I2" title='I2' data-ref="194I2">I2</a>) {</td></tr>
<tr><th id="944">944</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col6 decl" id="196SubRC" title='SubRC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="196SubRC">SubRC</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col4 ref" href="#194I2" title='I2' data-ref="194I2">I2</a>;</td></tr>
<tr><th id="945">945</th><td>      <b>if</b> (<a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col6 ref" href="#196SubRC" title='SubRC' data-ref="196SubRC">SubRC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>))</td></tr>
<tr><th id="946">946</th><td>        <b>continue</b>;</td></tr>
<tr><th id="947">947</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_" title='testSubClass' data-use='c' data-ref="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">testSubClass</a>(&amp;<a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>, &amp;<a class="local col6 ref" href="#196SubRC" title='SubRC' data-ref="196SubRC">SubRC</a>))</td></tr>
<tr><th id="948">948</th><td>        <b>continue</b>;</td></tr>
<tr><th id="949">949</th><td>      <i>// SubRC is a sub-class. Grap all its sub-classes so we won't have to</i></td></tr>
<tr><th id="950">950</th><td><i>      // check them again.</i></td></tr>
<tr><th id="951">951</th><td>      <a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col6 ref" href="#196SubRC" title='SubRC' data-ref="196SubRC">SubRC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</a>;</td></tr>
<tr><th id="952">952</th><td>    }</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>    <i>// Sweep up missed clique members.  They will be immediately preceding RC.</i></td></tr>
<tr><th id="955">955</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="197I2" title='I2' data-type='std::reverse_iterator&lt;std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt; &gt;' data-ref="197I2">I2</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorC1ERKSt16reverse_iteratorIT_E" title='std::reverse_iterator::reverse_iterator&lt;_Iterator&gt;' data-ref="_ZNSt16reverse_iteratorC1ERKSt16reverse_iteratorIT_E"></a><a class="local col1 ref" href="#191I" title='I' data-ref="191I">I</a>); <a class="local col7 ref" href="#197I2" title='I2' data-ref="197I2">I2</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col2 ref" href="#192E" title='E' data-ref="192E">E</a> &amp;&amp; <a class="tu ref" href="#_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_" title='testSubClass' data-use='c' data-ref="_ZL12testSubClassPKN4llvm20CodeGenRegisterClassES2_">testSubClass</a>(&amp;<a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>, &amp;<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col7 ref" href="#197I2" title='I2' data-ref="197I2">I2</a>); <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col7 ref" href="#197I2" title='I2' data-ref="197I2">I2</a>)</td></tr>
<tr><th id="956">956</th><td>      <a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SubClasses" title='llvm::CodeGenRegisterClass::SubClasses' data-ref="llvm::CodeGenRegisterClass::SubClasses">SubClasses</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col7 ref" href="#197I2" title='I2' data-ref="197I2">I2</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratorptEv" title='std::reverse_iterator::operator-&gt;' data-ref="_ZNKSt16reverse_iteratorptEv">-&gt;</a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <i>// Compute the SuperClasses lists from the SubClasses vectors.</i></td></tr>
<tr><th id="960">960</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="198RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="198RC">RC</dfn> : <a class="local col0 ref" href="#190RegClasses" title='RegClasses' data-ref="190RegClasses">RegClasses</a>) {</td></tr>
<tr><th id="961">961</th><td>    <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="199SC" title='SC' data-type='const llvm::BitVector &amp;' data-ref="199SC">SC</dfn> = <a class="local col8 ref" href="#198RC" title='RC' data-ref="198RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv" title='llvm::CodeGenRegisterClass::getSubClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv">getSubClasses</a>();</td></tr>
<tr><th id="962">962</th><td>    <em>auto</em> <dfn class="local col0 decl" id="200I" title='I' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="200I">I</dfn> = <a class="local col0 ref" href="#190RegClasses" title='RegClasses' data-ref="190RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>();</td></tr>
<tr><th id="963">963</th><td>    <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="201s" title='s' data-type='int' data-ref="201s">s</dfn> = <var>0</var>, <dfn class="local col2 decl" id="202next_s" title='next_s' data-type='int' data-ref="202next_s">next_s</dfn> = <a class="local col9 ref" href="#199SC" title='SC' data-ref="199SC">SC</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col2 ref" href="#202next_s" title='next_s' data-ref="202next_s">next_s</a> != -<var>1</var>;</td></tr>
<tr><th id="964">964</th><td>         <a class="local col2 ref" href="#202next_s" title='next_s' data-ref="202next_s">next_s</a> = <a class="local col9 ref" href="#199SC" title='SC' data-ref="199SC">SC</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col1 ref" href="#201s" title='s' data-ref="201s">s</a>)) {</td></tr>
<tr><th id="965">965</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt7advanceRT_T0_" title='std::advance' data-ref="_ZSt7advanceRT_T0_">advance</a>(<span class='refarg'><a class="local col0 ref" href="#200I" title='I' data-ref="200I">I</a></span>, <a class="local col2 ref" href="#202next_s" title='next_s' data-ref="202next_s">next_s</a> - <a class="local col1 ref" href="#201s" title='s' data-ref="201s">s</a>);</td></tr>
<tr><th id="966">966</th><td>      <a class="local col1 ref" href="#201s" title='s' data-ref="201s">s</a> = <a class="local col2 ref" href="#202next_s" title='next_s' data-ref="202next_s">next_s</a>;</td></tr>
<tr><th id="967">967</th><td>      <b>if</b> (&amp;<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col0 ref" href="#200I" title='I' data-ref="200I">I</a> == &amp;<a class="local col8 ref" href="#198RC" title='RC' data-ref="198RC">RC</a>)</td></tr>
<tr><th id="968">968</th><td>        <b>continue</b>;</td></tr>
<tr><th id="969">969</th><td>      <a class="local col0 ref" href="#200I" title='I' data-ref="200I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorptEv" title='std::_List_iterator::operator-&gt;' data-ref="_ZNKSt14_List_iteratorptEv">-&gt;</a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SuperClasses" title='llvm::CodeGenRegisterClass::SuperClasses' data-ref="llvm::CodeGenRegisterClass::SuperClasses">SuperClasses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col8 ref" href="#198RC" title='RC' data-ref="198RC">RC</a>);</td></tr>
<tr><th id="970">970</th><td>    }</td></tr>
<tr><th id="971">971</th><td>  }</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <i>// With the class hierarchy in place, let synthesized register classes inherit</i></td></tr>
<tr><th id="974">974</th><td><i>  // properties from their closest super-class. The iteration order here can</i></td></tr>
<tr><th id="975">975</th><td><i>  // propagate properties down multiple levels.</i></td></tr>
<tr><th id="976">976</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="203RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="203RC">RC</dfn> : <a class="local col0 ref" href="#190RegClasses" title='RegClasses' data-ref="190RegClasses">RegClasses</a>)</td></tr>
<tr><th id="977">977</th><td>    <b>if</b> (!<a class="local col3 ref" href="#203RC" title='RC' data-ref="203RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass6getDefEv" title='llvm::CodeGenRegisterClass::getDef' data-ref="_ZNK4llvm20CodeGenRegisterClass6getDefEv">getDef</a>())</td></tr>
<tr><th id="978">978</th><td>      <a class="local col3 ref" href="#203RC" title='RC' data-ref="203RC">RC</a>.<a class="member" href="#_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE" title='llvm::CodeGenRegisterClass::inheritProperties' data-ref="_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE">inheritProperties</a>(<span class='refarg'><a class="local col9 ref" href="#189RegBank" title='RegBank' data-ref="189RegBank">RegBank</a></span>);</td></tr>
<tr><th id="979">979</th><td>}</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><a class="type" href="../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt;&gt;</td></tr>
<tr><th id="982">982</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE" title='llvm::CodeGenRegisterClass::getMatchingSubClassWithSubRegs' data-ref="_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE">getMatchingSubClassWithSubRegs</dfn>(</td></tr>
<tr><th id="983">983</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col4 decl" id="204RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="204RegBank">RegBank</dfn>, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col5 decl" id="205SubIdx" title='SubIdx' data-type='const llvm::CodeGenSubRegIndex *' data-ref="205SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="984">984</th><td>  <em>auto</em> <dfn class="local col6 decl" id="206SizeOrder" title='SizeOrder' data-type='(lambda at /root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp:984:20)' data-ref="206SizeOrder">SizeOrder</dfn> = [](<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col7 decl" id="207A" title='A' data-type='const llvm::CodeGenRegisterClass *' data-ref="207A">A</dfn>,</td></tr>
<tr><th id="985">985</th><td>                      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col8 decl" id="208B" title='B' data-type='const llvm::CodeGenRegisterClass *' data-ref="208B">B</dfn>) {</td></tr>
<tr><th id="986">986</th><td>    <b>return</b> <a class="local col7 ref" href="#207A" title='A' data-ref="207A">A</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="987">987</th><td>  };</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="209RegClasses" title='RegClasses' data-type='std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt; &amp;' data-ref="209RegClasses">RegClasses</dfn> = <a class="local col4 ref" href="#204RegBank" title='RegBank' data-ref="204RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>();</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <i>// Find all the subclasses of this one that fully support the sub-register</i></td></tr>
<tr><th id="992">992</th><td><i>  // index and order them by size. BiggestSuperRC should always be first.</i></td></tr>
<tr><th id="993">993</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col0 decl" id="210BiggestSuperRegRC" title='BiggestSuperRegRC' data-type='llvm::CodeGenRegisterClass *' data-ref="210BiggestSuperRegRC">BiggestSuperRegRC</dfn> = <a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE" title='llvm::CodeGenRegisterClass::getSubClassWithSubReg' data-ref="_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE">getSubClassWithSubReg</a>(<a class="local col5 ref" href="#205SubIdx" title='SubIdx' data-ref="205SubIdx">SubIdx</a>);</td></tr>
<tr><th id="994">994</th><td>  <b>if</b> (!<a class="local col0 ref" href="#210BiggestSuperRegRC" title='BiggestSuperRegRC' data-ref="210BiggestSuperRegRC">BiggestSuperRegRC</a>)</td></tr>
<tr><th id="995">995</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="996">996</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col1 decl" id="211SuperRegRCsBV" title='SuperRegRCsBV' data-type='llvm::BitVector' data-ref="211SuperRegRCsBV">SuperRegRCsBV</dfn> = <a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1ERKS0_" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1ERKS0_"></a><a class="local col0 ref" href="#210BiggestSuperRegRC" title='BiggestSuperRegRC' data-ref="210BiggestSuperRegRC">BiggestSuperRegRC</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv" title='llvm::CodeGenRegisterClass::getSubClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass13getSubClassesEv">getSubClasses</a>();</td></tr>
<tr><th id="997">997</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="212SuperRegRCs" title='SuperRegRCs' data-type='std::vector&lt;CodeGenRegisterClass *&gt;' data-ref="212SuperRegRCs">SuperRegRCs</dfn>;</td></tr>
<tr><th id="998">998</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="213RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="213RC">RC</dfn> : <a class="local col9 ref" href="#209RegClasses" title='RegClasses' data-ref="209RegClasses">RegClasses</a>)</td></tr>
<tr><th id="999">999</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col1 ref" href="#211SuperRegRCsBV" title='SuperRegRCsBV' data-ref="211SuperRegRCsBV">SuperRegRCsBV</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col3 ref" href="#213RC" title='RC' data-ref="213RC">RC</a>.<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>]</a>)</td></tr>
<tr><th id="1000">1000</th><td>      <a class="local col2 ref" href="#212SuperRegRCs" title='SuperRegRCs' data-ref="212SuperRegRCs">SuperRegRCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector12emplace_backEDpOT_" title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOT_">emplace_back</a>(&amp;<a class="local col3 ref" href="#213RC" title='RC' data-ref="213RC">RC</a>);</td></tr>
<tr><th id="1001">1001</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col2 ref" href="#212SuperRegRCs" title='SuperRegRCs' data-ref="212SuperRegRCs">SuperRegRCs</a></span>, <a class="local col6 ref" href="#206SizeOrder" title='SizeOrder' data-ref="206SizeOrder">SizeOrder</a>);</td></tr>
<tr><th id="1002">1002</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuperRegRCs.front() == BiggestSuperRegRC &amp;&amp; &quot;Biggest class wasn&apos;t first&quot;) ? void (0) : __assert_fail (&quot;SuperRegRCs.front() == BiggestSuperRegRC &amp;&amp; \&quot;Biggest class wasn&apos;t first\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1002, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#212SuperRegRCs" title='SuperRegRCs' data-ref="212SuperRegRCs">SuperRegRCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>() == <a class="local col0 ref" href="#210BiggestSuperRegRC" title='BiggestSuperRegRC' data-ref="210BiggestSuperRegRC">BiggestSuperRegRC</a> &amp;&amp; <q>"Biggest class wasn't first"</q>);</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>  <i>// Find all the subreg classes and order them by size too.</i></td></tr>
<tr><th id="1005">1005</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *, <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>&gt;&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col4 decl" id="214SuperRegClasses" title='SuperRegClasses' data-type='std::vector&lt;std::pair&lt;CodeGenRegisterClass *, BitVector&gt; &gt;' data-ref="214SuperRegClasses">SuperRegClasses</dfn>;</td></tr>
<tr><th id="1006">1006</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="215RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="215RC">RC</dfn>: <a class="local col9 ref" href="#209RegClasses" title='RegClasses' data-ref="209RegClasses">RegClasses</a>) {</td></tr>
<tr><th id="1007">1007</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col6 decl" id="216SuperRegClassesBV" title='SuperRegClassesBV' data-type='llvm::BitVector' data-ref="216SuperRegClassesBV">SuperRegClassesBV</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col9 ref" href="#209RegClasses" title='RegClasses' data-ref="209RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>());</td></tr>
<tr><th id="1008">1008</th><td>    <a class="local col5 ref" href="#215RC" title='RC' data-ref="215RC">RC</a>.<a class="member" href="#_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE" title='llvm::CodeGenRegisterClass::getSuperRegClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE">getSuperRegClasses</a>(<a class="local col5 ref" href="#205SubIdx" title='SubIdx' data-ref="205SubIdx">SubIdx</a>, <span class='refarg'><a class="local col6 ref" href="#216SuperRegClassesBV" title='SuperRegClassesBV' data-ref="216SuperRegClassesBV">SuperRegClassesBV</a></span>);</td></tr>
<tr><th id="1009">1009</th><td>    <b>if</b> (<a class="local col6 ref" href="#216SuperRegClassesBV" title='SuperRegClassesBV' data-ref="216SuperRegClassesBV">SuperRegClassesBV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>())</td></tr>
<tr><th id="1010">1010</th><td>      <a class="local col4 ref" href="#214SuperRegClasses" title='SuperRegClasses' data-ref="214SuperRegClasses">SuperRegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col5 ref" href="#215RC" title='RC' data-ref="215RC">RC</a>, <span class='refarg'><a class="local col6 ref" href="#216SuperRegClassesBV" title='SuperRegClassesBV' data-ref="216SuperRegClassesBV">SuperRegClassesBV</a></span>));</td></tr>
<tr><th id="1011">1011</th><td>  }</td></tr>
<tr><th id="1012">1012</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col4 ref" href="#214SuperRegClasses" title='SuperRegClasses' data-ref="214SuperRegClasses">SuperRegClasses</a></span>,</td></tr>
<tr><th id="1013">1013</th><td>             [&amp;](<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *, <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>&gt; &amp;<dfn class="local col7 decl" id="217A" title='A' data-type='const std::pair&lt;CodeGenRegisterClass *, BitVector&gt; &amp;' data-ref="217A">A</dfn>,</td></tr>
<tr><th id="1014">1014</th><td>                 <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *, <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>&gt; &amp;<dfn class="local col8 decl" id="218B" title='B' data-type='const std::pair&lt;CodeGenRegisterClass *, BitVector&gt; &amp;' data-ref="218B">B</dfn>) {</td></tr>
<tr><th id="1015">1015</th><td>               <b>return</b> <a class="local col6 ref" href="#206SizeOrder" title='SizeOrder' data-ref="206SizeOrder">SizeOrder</a>(<a class="local col7 ref" href="#217A" title='A' data-ref="217A">A</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenRegisterClass *, llvm::BitVector&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col8 ref" href="#218B" title='B' data-ref="218B">B</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenRegisterClass *, llvm::BitVector&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1016">1016</th><td>             });</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <i>// Find the biggest subclass and subreg class such that R:subidx is in the</i></td></tr>
<tr><th id="1019">1019</th><td><i>  // subreg class for all R in subclass.</i></td></tr>
<tr><th id="1020">1020</th><td><i>  //</i></td></tr>
<tr><th id="1021">1021</th><td><i>  // For example:</i></td></tr>
<tr><th id="1022">1022</th><td><i>  // All registers in X86's GR64 have a sub_32bit subregister but no class</i></td></tr>
<tr><th id="1023">1023</th><td><i>  // exists that contains all the 32-bit subregisters because GR64 contains RIP</i></td></tr>
<tr><th id="1024">1024</th><td><i>  // but GR32 does not contain EIP. Instead, we constrain SuperRegRC to</i></td></tr>
<tr><th id="1025">1025</th><td><i>  // GR32_with_sub_8bit (which is identical to GR32_with_sub_32bit) and then,</i></td></tr>
<tr><th id="1026">1026</th><td><i>  // having excluded RIP, we are able to find a SubRegRC (GR32).</i></td></tr>
<tr><th id="1027">1027</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col9 decl" id="219ChosenSuperRegClass" title='ChosenSuperRegClass' data-type='llvm::CodeGenRegisterClass *' data-ref="219ChosenSuperRegClass">ChosenSuperRegClass</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1028">1028</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col0 decl" id="220SubRegRC" title='SubRegRC' data-type='llvm::CodeGenRegisterClass *' data-ref="220SubRegRC">SubRegRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1029">1029</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col1 decl" id="221SuperRegRC" title='SuperRegRC' data-type='llvm::CodeGenRegisterClass *' data-ref="221SuperRegRC">SuperRegRC</dfn> : <a class="local col2 ref" href="#212SuperRegRCs" title='SuperRegRCs' data-ref="212SuperRegRCs">SuperRegRCs</a>) {</td></tr>
<tr><th id="1030">1030</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="222SuperRegClassPair" title='SuperRegClassPair' data-type='const std::pair&lt;llvm::CodeGenRegisterClass *, llvm::BitVector&gt; &amp;' data-ref="222SuperRegClassPair">SuperRegClassPair</dfn> : <a class="local col4 ref" href="#214SuperRegClasses" title='SuperRegClasses' data-ref="214SuperRegClasses">SuperRegClasses</a>) {</td></tr>
<tr><th id="1031">1031</th><td>      <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col3 decl" id="223SuperRegClassBV" title='SuperRegClassBV' data-type='const llvm::BitVector &amp;' data-ref="223SuperRegClassBV">SuperRegClassBV</dfn> = <a class="local col2 ref" href="#222SuperRegClassPair" title='SuperRegClassPair' data-ref="222SuperRegClassPair">SuperRegClassPair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenRegisterClass *, llvm::BitVector&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1032">1032</th><td>      <b>if</b> (<a class="local col3 ref" href="#223SuperRegClassBV" title='SuperRegClassBV' data-ref="223SuperRegClassBV">SuperRegClassBV</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj">[<a class="local col1 ref" href="#221SuperRegRC" title='SuperRegRC' data-ref="221SuperRegRC">SuperRegRC</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>]</a>) {</td></tr>
<tr><th id="1033">1033</th><td>        <a class="local col0 ref" href="#220SubRegRC" title='SubRegRC' data-ref="220SubRegRC">SubRegRC</a> = <a class="local col2 ref" href="#222SuperRegClassPair" title='SuperRegClassPair' data-ref="222SuperRegClassPair">SuperRegClassPair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenRegisterClass *, llvm::BitVector&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1034">1034</th><td>        <a class="local col9 ref" href="#219ChosenSuperRegClass" title='ChosenSuperRegClass' data-ref="219ChosenSuperRegClass">ChosenSuperRegClass</a> = <a class="local col1 ref" href="#221SuperRegRC" title='SuperRegRC' data-ref="221SuperRegRC">SuperRegRC</a>;</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>        <i>// If SubRegRC is bigger than SuperRegRC then there are members of</i></td></tr>
<tr><th id="1037">1037</th><td><i>        // SubRegRC that don't have super registers via SubIdx. Keep looking to</i></td></tr>
<tr><th id="1038">1038</th><td><i>        // find a better fit and fall back on this one if there isn't one.</i></td></tr>
<tr><th id="1039">1039</th><td><i>        //</i></td></tr>
<tr><th id="1040">1040</th><td><i>        // This is intended to prevent X86 from making odd choices such as</i></td></tr>
<tr><th id="1041">1041</th><td><i>        // picking LOW32_ADDR_ACCESS_RBP instead of GR32 in the example above.</i></td></tr>
<tr><th id="1042">1042</th><td><i>        // LOW32_ADDR_ACCESS_RBP is a valid choice but contains registers that</i></td></tr>
<tr><th id="1043">1043</th><td><i>        // aren't subregisters of SuperRegRC whereas GR32 has a direct 1:1</i></td></tr>
<tr><th id="1044">1044</th><td><i>        // mapping.</i></td></tr>
<tr><th id="1045">1045</th><td>        <b>if</b> (<a class="local col1 ref" href="#221SuperRegRC" title='SuperRegRC' data-ref="221SuperRegRC">SuperRegRC</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt;= <a class="local col0 ref" href="#220SubRegRC" title='SubRegRC' data-ref="220SubRegRC">SubRegRC</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="1046">1046</th><td>          <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#219ChosenSuperRegClass" title='ChosenSuperRegClass' data-ref="219ChosenSuperRegClass">ChosenSuperRegClass</a></span>, <span class='refarg'><a class="local col0 ref" href="#220SubRegRC" title='SubRegRC' data-ref="220SubRegRC">SubRegRC</a></span>);</td></tr>
<tr><th id="1047">1047</th><td>      }</td></tr>
<tr><th id="1048">1048</th><td>    }</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td>    <i>// If we found a fit but it wasn't quite ideal because SubRegRC had excess</i></td></tr>
<tr><th id="1051">1051</th><td><i>    // registers, then we're done.</i></td></tr>
<tr><th id="1052">1052</th><td>    <b>if</b> (<a class="local col9 ref" href="#219ChosenSuperRegClass" title='ChosenSuperRegClass' data-ref="219ChosenSuperRegClass">ChosenSuperRegClass</a>)</td></tr>
<tr><th id="1053">1053</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#219ChosenSuperRegClass" title='ChosenSuperRegClass' data-ref="219ChosenSuperRegClass">ChosenSuperRegClass</a></span>, <span class='refarg'><a class="local col0 ref" href="#220SubRegRC" title='SubRegRC' data-ref="220SubRegRC">SubRegRC</a></span>);</td></tr>
<tr><th id="1054">1054</th><td>  }</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="1057">1057</th><td>}</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE" title='llvm::CodeGenRegisterClass::getSuperRegClasses' data-ref="_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE">getSuperRegClasses</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col4 decl" id="224SubIdx" title='SubIdx' data-type='const llvm::CodeGenSubRegIndex *' data-ref="224SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="1060">1060</th><td>                                              <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col5 decl" id="225Out" title='Out' data-type='llvm::BitVector &amp;' data-ref="225Out">Out</dfn>) <em>const</em> {</td></tr>
<tr><th id="1061">1061</th><td>  <em>auto</em> <dfn class="local col6 decl" id="226FindI" title='FindI' data-type='llvm::DenseMapIterator&lt;const llvm::CodeGenSubRegIndex *, llvm::SmallPtrSet&lt;llvm::CodeGenRegisterClass *, 8&gt;, llvm::DenseMapInfo&lt;const llvm::CodeGenSubRegIndex *&gt;, llvm::detail::DenseMapPair&lt;const llvm::CodeGenSubRegIndex *, llvm::SmallPtrSet&lt;llvm::CodeGenRegisterClass *, 8&gt; &gt;, true&gt;' data-ref="226FindI">FindI</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SuperRegClasses" title='llvm::CodeGenRegisterClass::SuperRegClasses' data-ref="llvm::CodeGenRegisterClass::SuperRegClasses">SuperRegClasses</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col4 ref" href="#224SubIdx" title='SubIdx' data-ref="224SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1062">1062</th><td>  <b>if</b> (<a class="local col6 ref" href="#226FindI" title='FindI' data-ref="226FindI">FindI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::SuperRegClasses" title='llvm::CodeGenRegisterClass::SuperRegClasses' data-ref="llvm::CodeGenRegisterClass::SuperRegClasses">SuperRegClasses</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b>;</td></tr>
<tr><th id="1064">1064</th><td>  <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col7 decl" id="227RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="227RC">RC</dfn> : <a class="local col6 ref" href="#226FindI" title='FindI' data-ref="226FindI">FindI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenSubRegIndex *, llvm::SmallPtrSet&lt;llvm::CodeGenRegisterClass *, 8&gt; &gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1065">1065</th><td>    <a class="local col5 ref" href="#225Out" title='Out' data-ref="225Out">Out</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col7 ref" href="#227RC" title='RC' data-ref="227RC">RC</a>-&gt;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="1066">1066</th><td>}</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td><i>// Populate a unique sorted list of units from a register set.</i></td></tr>
<tr><th id="1069">1069</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<dfn class="decl def" id="_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE" title='llvm::CodeGenRegisterClass::buildRegUnitSet' data-ref="_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE">buildRegUnitSet</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col8 decl" id="228RegBank" title='RegBank' data-type='const llvm::CodeGenRegBank &amp;' data-ref="228RegBank">RegBank</dfn>,</td></tr>
<tr><th id="1070">1070</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="229RegUnits" title='RegUnits' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="229RegUnits">RegUnits</dfn>) <em>const</em> {</td></tr>
<tr><th id="1071">1071</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="230TmpUnits" title='TmpUnits' data-type='std::vector&lt;unsigned int&gt;' data-ref="230TmpUnits">TmpUnits</dfn>;</td></tr>
<tr><th id="1072">1072</th><td>  <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::RegUnitIterator" title='(anonymous namespace)::RegUnitIterator' data-ref="(anonymousnamespace)::RegUnitIterator">RegUnitIterator</a> <dfn class="local col1 decl" id="231UnitI" title='UnitI' data-type='(anonymous namespace)::RegUnitIterator' data-ref="231UnitI">UnitI</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_115RegUnitIteratorC1ERKSt6vectorIPKN4llvm15CodeGenRegisterESaIS5_EE" title='(anonymous namespace)::RegUnitIterator::RegUnitIterator' data-use='c' data-ref="_ZN12_GLOBAL__N_115RegUnitIteratorC1ERKSt6vectorIPKN4llvm15CodeGenRegisterESaIS5_EE">(</a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Members" title='llvm::CodeGenRegisterClass::Members' data-ref="llvm::CodeGenRegisterClass::Members">Members</a>); <a class="local col1 ref" href="#231UnitI" title='UnitI' data-ref="231UnitI">UnitI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv" title='(anonymous namespace)::RegUnitIterator::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv">isValid</a>(); <a class="tu ref" href="#_ZN12_GLOBAL__N_115RegUnitIteratorppEv" title='(anonymous namespace)::RegUnitIterator::operator++' data-use='c' data-ref="_ZN12_GLOBAL__N_115RegUnitIteratorppEv">++</a><a class="local col1 ref" href="#231UnitI" title='UnitI' data-ref="231UnitI">UnitI</a>) {</td></tr>
<tr><th id="1073">1073</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::RegUnit" title='llvm::RegUnit' data-ref="llvm::RegUnit">RegUnit</a> &amp;<dfn class="local col2 decl" id="232RU" title='RU' data-type='const llvm::RegUnit &amp;' data-ref="232RU">RU</dfn> = <a class="local col8 ref" href="#228RegBank" title='RegBank' data-ref="228RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZNK4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIteratordeEv" title='(anonymous namespace)::RegUnitIterator::operator*' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIteratordeEv">*</a><a class="local col1 ref" href="#231UnitI" title='UnitI' data-ref="231UnitI">UnitI</a>);</td></tr>
<tr><th id="1074">1074</th><td>    <b>if</b> (!<a class="local col2 ref" href="#232RU" title='RU' data-ref="232RU">RU</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Artificial" title='llvm::RegUnit::Artificial' data-ref="llvm::RegUnit::Artificial">Artificial</a>)</td></tr>
<tr><th id="1075">1075</th><td>      <a class="local col0 ref" href="#230TmpUnits" title='TmpUnits' data-ref="230TmpUnits">TmpUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIteratordeEv" title='(anonymous namespace)::RegUnitIterator::operator*' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIteratordeEv">*</a><a class="local col1 ref" href="#231UnitI" title='UnitI' data-ref="231UnitI">UnitI</a>);</td></tr>
<tr><th id="1076">1076</th><td>  }</td></tr>
<tr><th id="1077">1077</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_">sort</a>(<span class='refarg'><a class="local col0 ref" href="#230TmpUnits" title='TmpUnits' data-ref="230TmpUnits">TmpUnits</a></span>);</td></tr>
<tr><th id="1078">1078</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11unique_copyT_S_T0_" title='std::unique_copy' data-ref="_ZSt11unique_copyT_S_T0_">unique_copy</a>(<a class="local col0 ref" href="#230TmpUnits" title='TmpUnits' data-ref="230TmpUnits">TmpUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col0 ref" href="#230TmpUnits" title='TmpUnits' data-ref="230TmpUnits">TmpUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="1079">1079</th><td>                   <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZSt13back_inserterRT_" title='std::back_inserter' data-ref="_ZSt13back_inserterRT_">back_inserter</a>(<span class='refarg'><a class="local col9 ref" href="#229RegUnits" title='RegUnits' data-ref="229RegUnits">RegUnits</a></span>));</td></tr>
<tr><th id="1080">1080</th><td>}</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1083">1083</th><td><i>//                               CodeGenRegBank</i></td></tr>
<tr><th id="1084">1084</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE" title='llvm::CodeGenRegBank::CodeGenRegBank' data-ref="_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE">CodeGenRegBank</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col3 decl" id="233Records" title='Records' data-type='llvm::RecordKeeper &amp;' data-ref="233Records">Records</dfn>,</td></tr>
<tr><th id="1087">1087</th><td>                               <em>const</em> <a class="type" href="CodeGenHwModes.h.html#llvm::CodeGenHwModes" title='llvm::CodeGenHwModes' data-ref="llvm::CodeGenHwModes">CodeGenHwModes</a> &amp;<dfn class="local col4 decl" id="234Modes" title='Modes' data-type='const llvm::CodeGenHwModes &amp;' data-ref="234Modes">Modes</dfn>) : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::CGH" title='llvm::CodeGenRegBank::CGH' data-ref="llvm::CodeGenRegBank::CGH">CGH</a>(<a class="local col4 ref" href="#234Modes" title='Modes' data-ref="234Modes">Modes</a>) {</td></tr>
<tr><th id="1088">1088</th><td>  <i>// Configure register Sets to understand register classes and tuples.</i></td></tr>
<tr><th id="1089">1089</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Sets" title='llvm::CodeGenRegBank::Sets' data-ref="llvm::CodeGenRegBank::Sets">Sets</a>.<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory16addFieldExpanderENS_9StringRefES1_" title='llvm::SetTheory::addFieldExpander' data-ref="_ZN4llvm9SetTheory16addFieldExpanderENS_9StringRefES1_">addFieldExpander</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MemberList"</q>);</td></tr>
<tr><th id="1090">1090</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Sets" title='llvm::CodeGenRegBank::Sets' data-ref="llvm::CodeGenRegBank::Sets">Sets</a>.<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory16addFieldExpanderENS_9StringRefES1_" title='llvm::SetTheory::addFieldExpander' data-ref="_ZN4llvm9SetTheory16addFieldExpanderENS_9StringRefES1_">addFieldExpander</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CalleeSavedRegs"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SaveList"</q>);</td></tr>
<tr><th id="1091">1091</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Sets" title='llvm::CodeGenRegBank::Sets' data-ref="llvm::CodeGenRegBank::Sets">Sets</a>.<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory11addExpanderENS_9StringRefESt10unique_ptrINS0_8ExpanderESt14default_deleteIS3_EE" title='llvm::SetTheory::addExpander' data-ref="_ZN4llvm9SetTheory11addExpanderENS_9StringRefESt10unique_ptrINS0_8ExpanderESt14default_deleteIS3_EE">addExpander</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterTuples"</q>,</td></tr>
<tr><th id="1092">1092</th><td>                   <a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-use='c' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="tu type" href="#(anonymousnamespace)::TupleExpander" title='(anonymous namespace)::TupleExpander' data-ref="(anonymousnamespace)::TupleExpander">TupleExpander</a>&gt;(<span class='refarg'><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SynthDefs" title='llvm::CodeGenRegBank::SynthDefs' data-ref="llvm::CodeGenRegBank::SynthDefs">SynthDefs</a></span>));</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>  <i>// Read in the user-defined (named) sub-register indices.</i></td></tr>
<tr><th id="1095">1095</th><td><i>  // More indices will be synthesized later.</i></td></tr>
<tr><th id="1096">1096</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col5 decl" id="235SRIs" title='SRIs' data-type='std::vector&lt;Record *&gt;' data-ref="235SRIs">SRIs</dfn> = <a class="local col3 ref" href="#233Records" title='Records' data-ref="233Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE" title='llvm::RecordKeeper::getAllDerivedDefinitions' data-ref="_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE">getAllDerivedDefinitions</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SubRegIndex"</q>);</td></tr>
<tr><th id="1097">1097</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col5 ref" href="#235SRIs" title='SRIs' data-ref="235SRIs">SRIs</a></span>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::LessRecord" title='llvm::LessRecord' data-ref="llvm::LessRecord">LessRecord</a><a class="ref" href="../../include/llvm/TableGen/Record.h.html#1745" title='llvm::LessRecord::LessRecord' data-ref="_ZN4llvm10LessRecordC1Ev">(</a>));</td></tr>
<tr><th id="1098">1098</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="236i" title='i' data-type='unsigned int' data-ref="236i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="237e" title='e' data-type='unsigned int' data-ref="237e">e</dfn> = <a class="local col5 ref" href="#235SRIs" title='SRIs' data-ref="235SRIs">SRIs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a> != <a class="local col7 ref" href="#237e" title='e' data-ref="237e">e</a>; ++<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>)</td></tr>
<tr><th id="1099">1099</th><td>    <a class="member" href="#_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE" title='llvm::CodeGenRegBank::getSubRegIdx' data-ref="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE">getSubRegIdx</a>(<a class="local col5 ref" href="#235SRIs" title='SRIs' data-ref="235SRIs">SRIs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>);</td></tr>
<tr><th id="1100">1100</th><td>  <i>// Build composite maps from ComposedOf fields.</i></td></tr>
<tr><th id="1101">1101</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="238Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex &amp;' data-ref="238Idx">Idx</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>)</td></tr>
<tr><th id="1102">1102</th><td>    <a class="local col8 ref" href="#238Idx" title='Idx' data-ref="238Idx">Idx</a>.<a class="ref" href="#_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE" title='llvm::CodeGenSubRegIndex::updateComponents' data-ref="_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE">updateComponents</a>(<span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <i>// Read in the register definitions.</i></td></tr>
<tr><th id="1105">1105</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col9 decl" id="239Regs" title='Regs' data-type='std::vector&lt;Record *&gt;' data-ref="239Regs">Regs</dfn> = <a class="local col3 ref" href="#233Records" title='Records' data-ref="233Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE" title='llvm::RecordKeeper::getAllDerivedDefinitions' data-ref="_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE">getAllDerivedDefinitions</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Register"</q>);</td></tr>
<tr><th id="1106">1106</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col9 ref" href="#239Regs" title='Regs' data-ref="239Regs">Regs</a></span>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::LessRecordRegister" title='llvm::LessRecordRegister' data-ref="llvm::LessRecordRegister">LessRecordRegister</a><a class="ref" href="../../include/llvm/TableGen/Record.h.html#1769" title='llvm::LessRecordRegister::LessRecordRegister' data-ref="_ZN4llvm18LessRecordRegisterC1Ev">(</a>));</td></tr>
<tr><th id="1107">1107</th><td>  <i>// Assign the enumeration values.</i></td></tr>
<tr><th id="1108">1108</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="240i" title='i' data-type='unsigned int' data-ref="240i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="241e" title='e' data-type='unsigned int' data-ref="241e">e</dfn> = <a class="local col9 ref" href="#239Regs" title='Regs' data-ref="239Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col0 ref" href="#240i" title='i' data-ref="240i">i</a> != <a class="local col1 ref" href="#241e" title='e' data-ref="241e">e</a>; ++<a class="local col0 ref" href="#240i" title='i' data-ref="240i">i</a>)</td></tr>
<tr><th id="1109">1109</th><td>    <a class="member" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col9 ref" href="#239Regs" title='Regs' data-ref="239Regs">Regs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#240i" title='i' data-ref="240i">i</a>]</a>);</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <i>// Expand tuples and number the new registers.</i></td></tr>
<tr><th id="1112">1112</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col2 decl" id="242Tups" title='Tups' data-type='std::vector&lt;Record *&gt;' data-ref="242Tups">Tups</dfn> =</td></tr>
<tr><th id="1113">1113</th><td>    <a class="local col3 ref" href="#233Records" title='Records' data-ref="233Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE" title='llvm::RecordKeeper::getAllDerivedDefinitions' data-ref="_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE">getAllDerivedDefinitions</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterTuples"</q>);</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="243R" title='R' data-type='llvm::Record *' data-ref="243R">R</dfn> : <a class="local col2 ref" href="#242Tups" title='Tups' data-ref="242Tups">Tups</a>) {</td></tr>
<tr><th id="1116">1116</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <dfn class="local col4 decl" id="244TupRegs" title='TupRegs' data-type='std::vector&lt;Record *&gt;' data-ref="244TupRegs">TupRegs</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a>*<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Sets" title='llvm::CodeGenRegBank::Sets' data-ref="llvm::CodeGenRegBank::Sets">Sets</a>.<a class="ref" href="../../include/llvm/TableGen/SetTheory.h.html#_ZN4llvm9SetTheory6expandEPNS_6RecordE" title='llvm::SetTheory::expand' data-ref="_ZN4llvm9SetTheory6expandEPNS_6RecordE">expand</a>(<a class="local col3 ref" href="#243R" title='R' data-ref="243R">R</a>);</td></tr>
<tr><th id="1117">1117</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col4 ref" href="#244TupRegs" title='TupRegs' data-ref="244TupRegs">TupRegs</a></span>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::LessRecordRegister" title='llvm::LessRecordRegister' data-ref="llvm::LessRecordRegister">LessRecordRegister</a><a class="ref" href="../../include/llvm/TableGen/Record.h.html#1769" title='llvm::LessRecordRegister::LessRecordRegister' data-ref="_ZN4llvm18LessRecordRegisterC1Ev">(</a>));</td></tr>
<tr><th id="1118">1118</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="245RC" title='RC' data-type='llvm::Record *' data-ref="245RC">RC</dfn> : <a class="local col4 ref" href="#244TupRegs" title='TupRegs' data-ref="244TupRegs">TupRegs</a>)</td></tr>
<tr><th id="1119">1119</th><td>      <a class="member" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col5 ref" href="#245RC" title='RC' data-ref="245RC">RC</a>);</td></tr>
<tr><th id="1120">1120</th><td>  }</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>  <i>// Now all the registers are known. Build the object graph of explicit</i></td></tr>
<tr><th id="1123">1123</th><td><i>  // register-register references.</i></td></tr>
<tr><th id="1124">1124</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="246Reg" title='Reg' data-type='llvm::CodeGenRegister &amp;' data-ref="246Reg">Reg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>)</td></tr>
<tr><th id="1125">1125</th><td>    <a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg">Reg</a>.<a class="ref" href="#_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::buildObjectGraph' data-ref="_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE">buildObjectGraph</a>(<span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>  <i>// Compute register name map.</i></td></tr>
<tr><th id="1128">1128</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="247Reg" title='Reg' data-type='llvm::CodeGenRegister &amp;' data-ref="247Reg">Reg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>)</td></tr>
<tr><th id="1129">1129</th><td>    <i>// FIXME: This could just be RegistersByName[name] = register, except that</i></td></tr>
<tr><th id="1130">1130</th><td><i>    // causes some failures in MIPS - perhaps they have duplicate register name</i></td></tr>
<tr><th id="1131">1131</th><td><i>    // entries? (or maybe there's a reason for it - I don't know much about this</i></td></tr>
<tr><th id="1132">1132</th><td><i>    // code, just drive-by refactoring)</i></td></tr>
<tr><th id="1133">1133</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegistersByName" title='llvm::CodeGenRegBank::RegistersByName' data-ref="llvm::CodeGenRegBank::RegistersByName">RegistersByName</a>.<a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMap6insertESt4pairINS_9StringRefET_E" title='llvm::StringMap::insert' data-ref="_ZN4llvm9StringMap6insertESt4pairINS_9StringRefET_E">insert</a>(</td></tr>
<tr><th id="1134">1134</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col7 ref" href="#247Reg" title='Reg' data-ref="247Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::TheDef" title='llvm::CodeGenRegister::TheDef' data-ref="llvm::CodeGenRegister::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AsmName"</q>), &amp;<a class="local col7 ref" href="#247Reg" title='Reg' data-ref="247Reg">Reg</a>));</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <i>// Precompute all sub-register maps.</i></td></tr>
<tr><th id="1137">1137</th><td><i>  // This will create Composite entries for all inferred sub-register indices.</i></td></tr>
<tr><th id="1138">1138</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="248Reg" title='Reg' data-type='llvm::CodeGenRegister &amp;' data-ref="248Reg">Reg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>)</td></tr>
<tr><th id="1139">1139</th><td>    <a class="local col8 ref" href="#248Reg" title='Reg' data-ref="248Reg">Reg</a>.<a class="ref" href="#_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSubRegs' data-ref="_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE">computeSubRegs</a>(<span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <i>// Compute transitive closure of subregister index ConcatenationOf vectors</i></td></tr>
<tr><th id="1142">1142</th><td><i>  // and initialize ConcatIdx map.</i></td></tr>
<tr><th id="1143">1143</th><td>  <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> &amp;<dfn class="local col9 decl" id="249SRI" title='SRI' data-type='llvm::CodeGenSubRegIndex &amp;' data-ref="249SRI">SRI</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1144">1144</th><td>    <a class="local col9 ref" href="#249SRI" title='SRI' data-ref="249SRI">SRI</a>.<a class="ref" href="#_ZN4llvm18CodeGenSubRegIndex30computeConcatTransitiveClosureEv" title='llvm::CodeGenSubRegIndex::computeConcatTransitiveClosure' data-ref="_ZN4llvm18CodeGenSubRegIndex30computeConcatTransitiveClosureEv">computeConcatTransitiveClosure</a>();</td></tr>
<tr><th id="1145">1145</th><td>    <b>if</b> (!<a class="local col9 ref" href="#249SRI" title='SRI' data-ref="249SRI">SRI</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1146">1146</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::ConcatIdx" title='llvm::CodeGenRegBank::ConcatIdx' data-ref="llvm::CodeGenRegBank::ConcatIdx">ConcatIdx</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(</td></tr>
<tr><th id="1147">1147</th><td>          <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*,<var>8</var>&gt;<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col9 ref" href="#249SRI" title='SRI' data-ref="249SRI">SRI</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="1148">1148</th><td>                                             <a class="local col9 ref" href="#249SRI" title='SRI' data-ref="249SRI">SRI</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()), &amp;<a class="local col9 ref" href="#249SRI" title='SRI' data-ref="249SRI">SRI</a>));</td></tr>
<tr><th id="1149">1149</th><td>  }</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>  <i>// Infer even more sub-registers by combining leading super-registers.</i></td></tr>
<tr><th id="1152">1152</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="250Reg" title='Reg' data-type='llvm::CodeGenRegister &amp;' data-ref="250Reg">Reg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>)</td></tr>
<tr><th id="1153">1153</th><td>    <b>if</b> (<a class="local col0 ref" href="#250Reg" title='Reg' data-ref="250Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</a>)</td></tr>
<tr><th id="1154">1154</th><td>      <a class="local col0 ref" href="#250Reg" title='Reg' data-ref="250Reg">Reg</a>.<a class="ref" href="#_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSecondarySubRegs' data-ref="_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE">computeSecondarySubRegs</a>(<span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <i>// After the sub-register graph is complete, compute the topologically</i></td></tr>
<tr><th id="1157">1157</th><td><i>  // ordered SuperRegs list.</i></td></tr>
<tr><th id="1158">1158</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="251Reg" title='Reg' data-type='llvm::CodeGenRegister &amp;' data-ref="251Reg">Reg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>)</td></tr>
<tr><th id="1159">1159</th><td>    <a class="local col1 ref" href="#251Reg" title='Reg' data-ref="251Reg">Reg</a>.<a class="ref" href="#_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::computeSuperRegs' data-ref="_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE">computeSuperRegs</a>(<span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td>  <i>// For each pair of Reg:SR, if both are non-artificial, mark the</i></td></tr>
<tr><th id="1162">1162</th><td><i>  // corresponding sub-register index as non-artificial.</i></td></tr>
<tr><th id="1163">1163</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="252Reg" title='Reg' data-type='llvm::CodeGenRegister &amp;' data-ref="252Reg">Reg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>) {</td></tr>
<tr><th id="1164">1164</th><td>    <b>if</b> (<a class="local col2 ref" href="#252Reg" title='Reg' data-ref="252Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>)</td></tr>
<tr><th id="1165">1165</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1166">1166</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="253P" title='P' data-type='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;' data-ref="253P">P</dfn> : <a class="local col2 ref" href="#252Reg" title='Reg' data-ref="252Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>()) {</td></tr>
<tr><th id="1167">1167</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col4 decl" id="254SR" title='SR' data-type='const llvm::CodeGenRegister *' data-ref="254SR">SR</dfn> = <a class="local col3 ref" href="#253P" title='P' data-ref="253P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1168">1168</th><td>      <b>if</b> (!<a class="local col4 ref" href="#254SR" title='SR' data-ref="254SR">SR</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>)</td></tr>
<tr><th id="1169">1169</th><td>        <a class="local col3 ref" href="#253P" title='P' data-ref="253P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Artificial" title='llvm::CodeGenSubRegIndex::Artificial' data-ref="llvm::CodeGenSubRegIndex::Artificial">Artificial</a> = <b>false</b>;</td></tr>
<tr><th id="1170">1170</th><td>    }</td></tr>
<tr><th id="1171">1171</th><td>  }</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>  <i>// Native register units are associated with a leaf register. They've all been</i></td></tr>
<tr><th id="1174">1174</th><td><i>  // discovered now.</i></td></tr>
<tr><th id="1175">1175</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::NumNativeRegUnits" title='llvm::CodeGenRegBank::NumNativeRegUnits' data-ref="llvm::CodeGenRegBank::NumNativeRegUnits">NumNativeRegUnits</a> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>  <i>// Read in register class definitions.</i></td></tr>
<tr><th id="1178">1178</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col5 decl" id="255RCs" title='RCs' data-type='std::vector&lt;Record *&gt;' data-ref="255RCs">RCs</dfn> = <a class="local col3 ref" href="#233Records" title='Records' data-ref="233Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE" title='llvm::RecordKeeper::getAllDerivedDefinitions' data-ref="_ZNK4llvm12RecordKeeper24getAllDerivedDefinitionsENS_9StringRefE">getAllDerivedDefinitions</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>);</td></tr>
<tr><th id="1179">1179</th><td>  <b>if</b> (<a class="local col5 ref" href="#255RCs" title='RCs' data-ref="255RCs">RCs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1180">1180</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorERKNS_5TwineE">PrintFatalError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"No 'RegisterClass' subclasses defined!"</q>);</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>  <i>// Allocate user-defined register classes.</i></td></tr>
<tr><th id="1183">1183</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col6 decl" id="256R" title='R' data-type='llvm::Record *' data-ref="256R">R</dfn> : <a class="local col5 ref" href="#255RCs" title='RCs' data-ref="255RCs">RCs</a>) {</td></tr>
<tr><th id="1184">1184</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list12emplace_backEDpOT_" title='std::__cxx11::list::emplace_back' data-ref="_ZNSt7__cxx114list12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'>*<b>this</b></span>, <span class='refarg'><a class="local col6 ref" href="#256R" title='R' data-ref="256R">R</a></span>);</td></tr>
<tr><th id="1185">1185</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col7 decl" id="257RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="257RC">RC</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4backEv" title='std::__cxx11::list::back' data-ref="_ZNSt7__cxx114list4backEv">back</a>();</td></tr>
<tr><th id="1186">1186</th><td>    <b>if</b> (!<a class="local col7 ref" href="#257RC" title='RC' data-ref="257RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a>)</td></tr>
<tr><th id="1187">1187</th><td>      <a class="member" href="#_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::addToMaps' data-ref="_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE">addToMaps</a>(&amp;<a class="local col7 ref" href="#257RC" title='RC' data-ref="257RC">RC</a>);</td></tr>
<tr><th id="1188">1188</th><td>  }</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>  <i>// Infer missing classes to create a full algebra.</i></td></tr>
<tr><th id="1191">1191</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv" title='llvm::CodeGenRegBank::computeInferredRegisterClasses' data-ref="_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv">computeInferredRegisterClasses</a>();</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <i>// Order register classes topologically and assign enum values.</i></td></tr>
<tr><th id="1194">1194</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4sortET_" title='std::__cxx11::list::sort' data-ref="_ZNSt7__cxx114list4sortET_">sort</a>(<a class="tu ref" href="#_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_" title='TopoOrderRC' data-use='r' data-ref="_ZL11TopoOrderRCRKN4llvm20CodeGenRegisterClassES2_">TopoOrderRC</a>);</td></tr>
<tr><th id="1195">1195</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="258i" title='i' data-type='unsigned int' data-ref="258i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="1196">1196</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="259RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="259RC">RC</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>)</td></tr>
<tr><th id="1197">1197</th><td>    <a class="local col9 ref" href="#259RC" title='RC' data-ref="259RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::EnumValue" title='llvm::CodeGenRegisterClass::EnumValue' data-ref="llvm::CodeGenRegisterClass::EnumValue">EnumValue</a> = <a class="local col8 ref" href="#258i" title='i' data-ref="258i">i</a>++;</td></tr>
<tr><th id="1198">1198</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<a class="ref" href="#_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE" title='llvm::CodeGenRegisterClass::computeSubClasses' data-ref="_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE">computeSubClasses</a>(<span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1199">1199</th><td>}</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><i>// Create a synthetic CodeGenSubRegIndex without a corresponding Record.</i></td></tr>
<tr><th id="1202">1202</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*</td></tr>
<tr><th id="1203">1203</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank17createSubRegIndexENS_9StringRefES1_" title='llvm::CodeGenRegBank::createSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank17createSubRegIndexENS_9StringRefES1_">createSubRegIndex</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="260Name" title='Name' data-type='llvm::StringRef' data-ref="260Name">Name</dfn>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="261Namespace" title='Namespace' data-type='llvm::StringRef' data-ref="261Namespace">Namespace</dfn>) {</td></tr>
<tr><th id="1204">1204</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque12emplace_backEDpOT_" title='std::deque::emplace_back' data-ref="_ZNSt5deque12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'><a class="local col0 ref" href="#260Name" title='Name' data-ref="260Name">Name</a></span>, <span class='refarg'><a class="local col1 ref" href="#261Namespace" title='Namespace' data-ref="261Namespace">Namespace</a></span>, <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="1205">1205</th><td>  <b>return</b> &amp;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque4backEv" title='std::deque::back' data-ref="_ZNSt5deque4backEv">back</a>();</td></tr>
<tr><th id="1206">1206</th><td>}</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE" title='llvm::CodeGenRegBank::getSubRegIdx' data-ref="_ZN4llvm14CodeGenRegBank12getSubRegIdxEPNS_6RecordE">getSubRegIdx</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="262Def" title='Def' data-type='llvm::Record *' data-ref="262Def">Def</dfn>) {</td></tr>
<tr><th id="1209">1209</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *&amp;<dfn class="local col3 decl" id="263Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex *&amp;' data-ref="263Idx">Idx</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Def2SubRegIdx" title='llvm::CodeGenRegBank::Def2SubRegIdx' data-ref="llvm::CodeGenRegBank::Def2SubRegIdx">Def2SubRegIdx</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#262Def" title='Def' data-ref="262Def">Def</a>]</a>;</td></tr>
<tr><th id="1210">1210</th><td>  <b>if</b> (<a class="local col3 ref" href="#263Idx" title='Idx' data-ref="263Idx">Idx</a>)</td></tr>
<tr><th id="1211">1211</th><td>    <b>return</b> <a class="local col3 ref" href="#263Idx" title='Idx' data-ref="263Idx">Idx</a>;</td></tr>
<tr><th id="1212">1212</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque12emplace_backEDpOT_" title='std::deque::emplace_back' data-ref="_ZNSt5deque12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'><a class="local col2 ref" href="#262Def" title='Def' data-ref="262Def">Def</a></span>, <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="1213">1213</th><td>  <a class="local col3 ref" href="#263Idx" title='Idx' data-ref="263Idx">Idx</a> = &amp;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque4backEv" title='std::deque::back' data-ref="_ZNSt5deque4backEv">back</a>();</td></tr>
<tr><th id="1214">1214</th><td>  <b>return</b> <a class="local col3 ref" href="#263Idx" title='Idx' data-ref="263Idx">Idx</a>;</td></tr>
<tr><th id="1215">1215</th><td>}</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="264Def" title='Def' data-type='llvm::Record *' data-ref="264Def">Def</dfn>) {</td></tr>
<tr><th id="1218">1218</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *&amp;<dfn class="local col5 decl" id="265Reg" title='Reg' data-type='llvm::CodeGenRegister *&amp;' data-ref="265Reg">Reg</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Def2Reg" title='llvm::CodeGenRegBank::Def2Reg' data-ref="llvm::CodeGenRegBank::Def2Reg">Def2Reg</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#264Def" title='Def' data-ref="264Def">Def</a>]</a>;</td></tr>
<tr><th id="1219">1219</th><td>  <b>if</b> (<a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a>)</td></tr>
<tr><th id="1220">1220</th><td>    <b>return</b> <a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a>;</td></tr>
<tr><th id="1221">1221</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque12emplace_backEDpOT_" title='std::deque::emplace_back' data-ref="_ZNSt5deque12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'><a class="local col4 ref" href="#264Def" title='Def' data-ref="264Def">Def</a></span>, <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="1222">1222</th><td>  <a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a> = &amp;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque4backEv" title='std::deque::back' data-ref="_ZNSt5deque4backEv">back</a>();</td></tr>
<tr><th id="1223">1223</th><td>  <b>return</b> <a class="local col5 ref" href="#265Reg" title='Reg' data-ref="265Reg">Reg</a>;</td></tr>
<tr><th id="1224">1224</th><td>}</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::addToMaps' data-ref="_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE">addToMaps</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col6 decl" id="266RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="266RC">RC</dfn>) {</td></tr>
<tr><th id="1227">1227</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="267Def" title='Def' data-type='llvm::Record *' data-ref="267Def"><a class="local col7 ref" href="#267Def" title='Def' data-ref="267Def">Def</a></dfn> = <a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass6getDefEv" title='llvm::CodeGenRegisterClass::getDef' data-ref="_ZNK4llvm20CodeGenRegisterClass6getDefEv">getDef</a>())</td></tr>
<tr><th id="1228">1228</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Def2RC" title='llvm::CodeGenRegBank::Def2RC' data-ref="llvm::CodeGenRegBank::Def2RC">Def2RC</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col7 ref" href="#267Def" title='Def' data-ref="267Def">Def</a></span>, <span class='refarg'><a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a></span>));</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <i>// Duplicate classes are rejected by insert().</i></td></tr>
<tr><th id="1231">1231</th><td><i>  // That's OK, we only care about the properties handled by CGRC::Key.</i></td></tr>
<tr><th id="1232">1232</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a> <dfn class="local col8 decl" id="268K" title='K' data-type='CodeGenRegisterClass::Key' data-ref="268K">K</dfn><a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm20CodeGenRegisterClass3KeyC1ERKS0_" title='llvm::CodeGenRegisterClass::Key::Key' data-ref="_ZN4llvm20CodeGenRegisterClass3KeyC1ERKS0_">(</a>*<a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a>);</td></tr>
<tr><th id="1233">1233</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Key2RC" title='llvm::CodeGenRegBank::Key2RC' data-ref="llvm::CodeGenRegBank::Key2RC">Key2RC</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#268K" title='K' data-ref="268K">K</a></span>, <span class='refarg'><a class="local col6 ref" href="#266RC" title='RC' data-ref="266RC">RC</a></span>));</td></tr>
<tr><th id="1234">1234</th><td>}</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><i>// Create a synthetic sub-class if it is missing.</i></td></tr>
<tr><th id="1237">1237</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>*</td></tr>
<tr><th id="1238">1238</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE" title='llvm::CodeGenRegBank::getOrCreateSubClass' data-ref="_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE">getOrCreateSubClass</dfn>(<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col9 decl" id="269RC" title='RC' data-type='const llvm::CodeGenRegisterClass *' data-ref="269RC">RC</dfn>,</td></tr>
<tr><th id="1239">1239</th><td>                                    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> *<dfn class="local col0 decl" id="270Members" title='Members' data-type='const CodeGenRegister::Vec *' data-ref="270Members">Members</dfn>,</td></tr>
<tr><th id="1240">1240</th><td>                                    <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="271Name" title='Name' data-type='llvm::StringRef' data-ref="271Name">Name</dfn>) {</td></tr>
<tr><th id="1241">1241</th><td>  <i>// Synthetic sub-class has the same size and alignment as RC.</i></td></tr>
<tr><th id="1242">1242</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>::<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Key" title='llvm::CodeGenRegisterClass::Key' data-ref="llvm::CodeGenRegisterClass::Key">Key</a> <dfn class="local col2 decl" id="272K" title='K' data-type='CodeGenRegisterClass::Key' data-ref="272K">K</dfn><a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm20CodeGenRegisterClass3KeyC1EPKSt6vectorIPKNS_15CodeGenRegisterESaIS5_EERKNS_19RegSizeInfoByHwModeE" title='llvm::CodeGenRegisterClass::Key::Key' data-ref="_ZN4llvm20CodeGenRegisterClass3KeyC1EPKSt6vectorIPKNS_15CodeGenRegisterESaIS5_EERKNS_19RegSizeInfoByHwModeE">(</a><a class="local col0 ref" href="#270Members" title='Members' data-ref="270Members">Members</a>, <a class="local col9 ref" href="#269RC" title='RC' data-ref="269RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>);</td></tr>
<tr><th id="1243">1243</th><td>  <a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RCKeyMap" title='llvm::CodeGenRegBank::RCKeyMap' data-type='std::map&lt;CodeGenRegisterClass::Key, CodeGenRegisterClass *&gt;' data-ref="llvm::CodeGenRegBank::RCKeyMap">RCKeyMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenRegisterClass::Key,llvm::CodeGenRegisterClass*,std::less{llvm::CodeGenRegisterClass::Key},std::allocator{std::pair{constllvm::Co7619276" title='std::map&lt;llvm::CodeGenRegisterClass::Key, llvm::CodeGenRegisterClass *, std::less&lt;llvm::CodeGenRegisterClass::Key&gt;, std::allocator&lt;std::pair&lt;const llvm::CodeGenRegisterClass::Key, llvm::CodeGenRegisterClass *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenRegisterClass::Key,llvm::CodeGenRegisterClass*,std::less{llvm::CodeGenRegisterClass::Key},std::allocator{std::pair{constllvm::Co7619276">const_iterator</a> <dfn class="local col3 decl" id="273FoundI" title='FoundI' data-type='RCKeyMap::const_iterator' data-ref="273FoundI">FoundI</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Key2RC" title='llvm::CodeGenRegBank::Key2RC' data-ref="llvm::CodeGenRegBank::Key2RC">Key2RC</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col2 ref" href="#272K" title='K' data-ref="272K">K</a>);</td></tr>
<tr><th id="1244">1244</th><td>  <b>if</b> (<a class="local col3 ref" href="#273FoundI" title='FoundI' data-ref="273FoundI">FoundI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Key2RC" title='llvm::CodeGenRegBank::Key2RC' data-ref="llvm::CodeGenRegBank::Key2RC">Key2RC</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="1245">1245</th><td>    <b>return</b> <a class="local col3 ref" href="#273FoundI" title='FoundI' data-ref="273FoundI">FoundI</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenRegisterClass::Key, llvm::CodeGenRegisterClass *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <i>// Sub-class doesn't exist, create a new one.</i></td></tr>
<tr><th id="1248">1248</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list12emplace_backEDpOT_" title='std::__cxx11::list::emplace_back' data-ref="_ZNSt7__cxx114list12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'>*<b>this</b></span>, <span class='refarg'><a class="local col1 ref" href="#271Name" title='Name' data-ref="271Name">Name</a></span>, <span class='refarg'><a class="local col2 ref" href="#272K" title='K' data-ref="272K">K</a></span>);</td></tr>
<tr><th id="1249">1249</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::addToMaps' data-ref="_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE">addToMaps</a>(&amp;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4backEv" title='std::__cxx11::list::back' data-ref="_ZNSt7__cxx114list4backEv">back</a>());</td></tr>
<tr><th id="1250">1250</th><td>  <b>return</b> &amp;<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list4backEv" title='std::__cxx11::list::back' data-ref="_ZNSt7__cxx114list4backEv">back</a>();</td></tr>
<tr><th id="1251">1251</th><td>}</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank11getRegClassEPNS_6RecordE" title='llvm::CodeGenRegBank::getRegClass' data-ref="_ZN4llvm14CodeGenRegBank11getRegClassEPNS_6RecordE">getRegClass</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="274Def" title='Def' data-type='llvm::Record *' data-ref="274Def">Def</dfn>) {</td></tr>
<tr><th id="1254">1254</th><td>  <b>if</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col5 decl" id="275RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="275RC"><a class="local col5 ref" href="#275RC" title='RC' data-ref="275RC">RC</a></dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Def2RC" title='llvm::CodeGenRegBank::Def2RC' data-ref="llvm::CodeGenRegBank::Def2RC">Def2RC</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#274Def" title='Def' data-ref="274Def">Def</a>]</a>)</td></tr>
<tr><th id="1255">1255</th><td>    <b>return</b> <a class="local col5 ref" href="#275RC" title='RC' data-ref="275RC">RC</a>;</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td>  <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col4 ref" href="#274Def" title='Def' data-ref="274Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Not a known RegisterClass!"</q>);</td></tr>
<tr><th id="1258">1258</th><td>}</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*</td></tr>
<tr><th id="1261">1261</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank23getCompositeSubRegIndexEPNS_18CodeGenSubRegIndexES2_" title='llvm::CodeGenRegBank::getCompositeSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank23getCompositeSubRegIndexEPNS_18CodeGenSubRegIndexES2_">getCompositeSubRegIndex</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col6 decl" id="276A" title='A' data-type='llvm::CodeGenSubRegIndex *' data-ref="276A">A</dfn>,</td></tr>
<tr><th id="1262">1262</th><td>                                        <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col7 decl" id="277B" title='B' data-type='llvm::CodeGenSubRegIndex *' data-ref="277B">B</dfn>) {</td></tr>
<tr><th id="1263">1263</th><td>  <i>// Look for an existing entry.</i></td></tr>
<tr><th id="1264">1264</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col8 decl" id="278Comp" title='Comp' data-type='llvm::CodeGenSubRegIndex *' data-ref="278Comp">Comp</dfn> = <a class="local col6 ref" href="#276A" title='A' data-ref="276A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7composeEPS0_" title='llvm::CodeGenSubRegIndex::compose' data-ref="_ZNK4llvm18CodeGenSubRegIndex7composeEPS0_">compose</a>(<a class="local col7 ref" href="#277B" title='B' data-ref="277B">B</a>);</td></tr>
<tr><th id="1265">1265</th><td>  <b>if</b> (<a class="local col8 ref" href="#278Comp" title='Comp' data-ref="278Comp">Comp</a>)</td></tr>
<tr><th id="1266">1266</th><td>    <b>return</b> <a class="local col8 ref" href="#278Comp" title='Comp' data-ref="278Comp">Comp</a>;</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  <i>// None exists, synthesize one.</i></td></tr>
<tr><th id="1269">1269</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col9 decl" id="279Name" title='Name' data-type='std::string' data-ref="279Name">Name</dfn> = <a class="local col6 ref" href="#276A" title='A' data-ref="276A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"_then_"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="local col7 ref" href="#277B" title='B' data-ref="277B">B</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>();</td></tr>
<tr><th id="1270">1270</th><td>  <a class="local col8 ref" href="#278Comp" title='Comp' data-ref="278Comp">Comp</a> = <a class="member" href="#_ZN4llvm14CodeGenRegBank17createSubRegIndexENS_9StringRefES1_" title='llvm::CodeGenRegBank::createSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank17createSubRegIndexENS_9StringRefES1_">createSubRegIndex</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col9 ref" href="#279Name" title='Name' data-ref="279Name">Name</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col6 ref" href="#276A" title='A' data-ref="276A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv" title='llvm::CodeGenSubRegIndex::getNamespace' data-ref="_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv">getNamespace</a>());</td></tr>
<tr><th id="1271">1271</th><td>  <a class="local col6 ref" href="#276A" title='A' data-ref="276A">A</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_" title='llvm::CodeGenSubRegIndex::addComposite' data-ref="_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_">addComposite</a>(<a class="local col7 ref" href="#277B" title='B' data-ref="277B">B</a>, <a class="local col8 ref" href="#278Comp" title='Comp' data-ref="278Comp">Comp</a>);</td></tr>
<tr><th id="1272">1272</th><td>  <b>return</b> <a class="local col8 ref" href="#278Comp" title='Comp' data-ref="278Comp">Comp</a>;</td></tr>
<tr><th id="1273">1273</th><td>}</td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::</td></tr>
<tr><th id="1276">1276</th><td><dfn class="decl def" id="_ZN4llvm14CodeGenRegBank20getConcatSubRegIndexERKNS_11SmallVectorIPNS_18CodeGenSubRegIndexELj8EEE" title='llvm::CodeGenRegBank::getConcatSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank20getConcatSubRegIndexERKNS_11SmallVectorIPNS_18CodeGenSubRegIndexELj8EEE">getConcatSubRegIndex</dfn>(<em>const</em> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *, <var>8</var>&gt; &amp;<dfn class="local col0 decl" id="280Parts" title='Parts' data-type='const SmallVector&lt;llvm::CodeGenSubRegIndex *, 8&gt; &amp;' data-ref="280Parts">Parts</dfn>) {</td></tr>
<tr><th id="1277">1277</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Parts.size() &gt; 1 &amp;&amp; &quot;Need two parts to concatenate&quot;) ? void (0) : __assert_fail (&quot;Parts.size() &gt; 1 &amp;&amp; \&quot;Need two parts to concatenate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1277, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var> &amp;&amp; <q>"Need two parts to concatenate"</q>);</td></tr>
<tr><th id="1278">1278</th><td><u>#<span data-ppcond="1278">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1279">1279</th><td>  <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col1 decl" id="281Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex *' data-ref="281Idx">Idx</dfn> : <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>) {</td></tr>
<tr><th id="1280">1280</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx-&gt;ConcatenationOf.empty() &amp;&amp; &quot;No transitive closure?&quot;) ? void (0) : __assert_fail (&quot;Idx-&gt;ConcatenationOf.empty() &amp;&amp; \&quot;No transitive closure?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1280, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#281Idx" title='Idx' data-ref="281Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"No transitive closure?"</q>);</td></tr>
<tr><th id="1281">1281</th><td>  }</td></tr>
<tr><th id="1282">1282</th><td><u>#<span data-ppcond="1278">endif</span></u></td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td>  <i>// Look for an existing entry.</i></td></tr>
<tr><th id="1285">1285</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *&amp;<dfn class="local col2 decl" id="282Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex *&amp;' data-ref="282Idx">Idx</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::ConcatIdx" title='llvm::CodeGenRegBank::ConcatIdx' data-ref="llvm::CodeGenRegBank::ConcatIdx">ConcatIdx</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>]</a>;</td></tr>
<tr><th id="1286">1286</th><td>  <b>if</b> (<a class="local col2 ref" href="#282Idx" title='Idx' data-ref="282Idx">Idx</a>)</td></tr>
<tr><th id="1287">1287</th><td>    <b>return</b> <a class="local col2 ref" href="#282Idx" title='Idx' data-ref="282Idx">Idx</a>;</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <i>// None exists, synthesize one.</i></td></tr>
<tr><th id="1290">1290</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col3 decl" id="283Name" title='Name' data-type='std::string' data-ref="283Name">Name</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>();</td></tr>
<tr><th id="1291">1291</th><td>  <i>// Determine whether all parts are contiguous.</i></td></tr>
<tr><th id="1292">1292</th><td>  <em>bool</em> <dfn class="local col4 decl" id="284isContinuous" title='isContinuous' data-type='bool' data-ref="284isContinuous">isContinuous</dfn> = <b>true</b>;</td></tr>
<tr><th id="1293">1293</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="285Size" title='Size' data-type='unsigned int' data-ref="285Size">Size</dfn> = <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a>;</td></tr>
<tr><th id="1294">1294</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="286LastOffset" title='LastOffset' data-type='unsigned int' data-ref="286LastOffset">LastOffset</dfn> = <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a>;</td></tr>
<tr><th id="1295">1295</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="287LastSize" title='LastSize' data-type='unsigned int' data-ref="287LastSize">LastSize</dfn> = <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a>;</td></tr>
<tr><th id="1296">1296</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="288i" title='i' data-type='unsigned int' data-ref="288i">i</dfn> = <var>1</var>, <dfn class="local col9 decl" id="289e" title='e' data-type='unsigned int' data-ref="289e">e</dfn> = <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#288i" title='i' data-ref="288i">i</a> != <a class="local col9 ref" href="#289e" title='e' data-ref="289e">e</a>; ++<a class="local col8 ref" href="#288i" title='i' data-ref="288i">i</a>) {</td></tr>
<tr><th id="1297">1297</th><td>    <a class="local col3 ref" href="#283Name" title='Name' data-ref="283Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLET_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLET_">+=</a> <kbd>'_'</kbd>;</td></tr>
<tr><th id="1298">1298</th><td>    <a class="local col3 ref" href="#283Name" title='Name' data-ref="283Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLERKNS_12basic_stringIT_T0_T1_EE">+=</a> <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#288i" title='i' data-ref="288i">i</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>();</td></tr>
<tr><th id="1299">1299</th><td>    <a class="local col5 ref" href="#285Size" title='Size' data-ref="285Size">Size</a> += <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#288i" title='i' data-ref="288i">i</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a>;</td></tr>
<tr><th id="1300">1300</th><td>    <b>if</b> (<a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#288i" title='i' data-ref="288i">i</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> != (<a class="local col6 ref" href="#286LastOffset" title='LastOffset' data-ref="286LastOffset">LastOffset</a> + <a class="local col7 ref" href="#287LastSize" title='LastSize' data-ref="287LastSize">LastSize</a>))</td></tr>
<tr><th id="1301">1301</th><td>      <a class="local col4 ref" href="#284isContinuous" title='isContinuous' data-ref="284isContinuous">isContinuous</a> = <b>false</b>;</td></tr>
<tr><th id="1302">1302</th><td>    <a class="local col6 ref" href="#286LastOffset" title='LastOffset' data-ref="286LastOffset">LastOffset</a> = <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#288i" title='i' data-ref="288i">i</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a>;</td></tr>
<tr><th id="1303">1303</th><td>    <a class="local col7 ref" href="#287LastSize" title='LastSize' data-ref="287LastSize">LastSize</a> = <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#288i" title='i' data-ref="288i">i</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a>;</td></tr>
<tr><th id="1304">1304</th><td>  }</td></tr>
<tr><th id="1305">1305</th><td>  <a class="local col2 ref" href="#282Idx" title='Idx' data-ref="282Idx">Idx</a> = <a class="member" href="#_ZN4llvm14CodeGenRegBank17createSubRegIndexENS_9StringRefES1_" title='llvm::CodeGenRegBank::createSubRegIndex' data-ref="_ZN4llvm14CodeGenRegBank17createSubRegIndexENS_9StringRefES1_">createSubRegIndex</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col3 ref" href="#283Name" title='Name' data-ref="283Name">Name</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv" title='llvm::CodeGenSubRegIndex::getNamespace' data-ref="_ZNK4llvm18CodeGenSubRegIndex12getNamespaceEv">getNamespace</a>());</td></tr>
<tr><th id="1306">1306</th><td>  <a class="local col2 ref" href="#282Idx" title='Idx' data-ref="282Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Size" title='llvm::CodeGenSubRegIndex::Size' data-ref="llvm::CodeGenSubRegIndex::Size">Size</a> = <a class="local col5 ref" href="#285Size" title='Size' data-ref="285Size">Size</a>;</td></tr>
<tr><th id="1307">1307</th><td>  <a class="local col2 ref" href="#282Idx" title='Idx' data-ref="282Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> = <a class="local col4 ref" href="#284isContinuous" title='isContinuous' data-ref="284isContinuous">isContinuous</a> ? <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Offset" title='llvm::CodeGenSubRegIndex::Offset' data-ref="llvm::CodeGenSubRegIndex::Offset">Offset</a> : -<var>1</var>;</td></tr>
<tr><th id="1308">1308</th><td>  <a class="local col2 ref" href="#282Idx" title='Idx' data-ref="282Idx">Idx</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::ConcatenationOf" title='llvm::CodeGenSubRegIndex::ConcatenationOf' data-ref="llvm::CodeGenSubRegIndex::ConcatenationOf">ConcatenationOf</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6assignET_S1_" title='llvm::SmallVectorImpl::assign' data-ref="_ZN4llvm15SmallVectorImpl6assignET_S1_">assign</a>(<a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col0 ref" href="#280Parts" title='Parts' data-ref="280Parts">Parts</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="1309">1309</th><td>  <b>return</b> <a class="local col2 ref" href="#282Idx" title='Idx' data-ref="282Idx">Idx</a>;</td></tr>
<tr><th id="1310">1310</th><td>}</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank17computeCompositesEv" title='llvm::CodeGenRegBank::computeComposites' data-ref="_ZN4llvm14CodeGenRegBank17computeCompositesEv">computeComposites</dfn>() {</td></tr>
<tr><th id="1313">1313</th><td>  <b>using</b> <dfn class="local col0 typedef" id="290RegMap" title='RegMap' data-type='std::map&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="290RegMap">RegMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt;;</td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td>  <i>// Subreg -&gt; { Reg-&gt;Reg }, where the right-hand side is the mapping from</i></td></tr>
<tr><th id="1316">1316</th><td><i>  // register to (sub)register associated with the action of the left-hand</i></td></tr>
<tr><th id="1317">1317</th><td><i>  // side subregister.</i></td></tr>
<tr><th id="1318">1318</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <a class="local col0 typedef" href="#290RegMap" title='RegMap' data-type='std::map&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="290RegMap">RegMap</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col1 decl" id="291SubRegAction" title='SubRegAction' data-type='std::map&lt;const CodeGenSubRegIndex *, RegMap&gt;' data-ref="291SubRegAction">SubRegAction</dfn>;</td></tr>
<tr><th id="1319">1319</th><td>  <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> &amp;<dfn class="local col2 decl" id="292R" title='R' data-type='const llvm::CodeGenRegister &amp;' data-ref="292R">R</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>) {</td></tr>
<tr><th id="1320">1320</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col3 decl" id="293SM" title='SM' data-type='const CodeGenRegister::SubRegMap &amp;' data-ref="293SM">SM</dfn> = <a class="local col2 ref" href="#292R" title='R' data-ref="292R">R</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>();</td></tr>
<tr><th id="1321">1321</th><td>    <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="local col4 decl" id="294P" title='P' data-type='std::pair&lt;const CodeGenSubRegIndex *, const CodeGenRegister *&gt;' data-ref="294P">P</dfn> : <a class="local col3 ref" href="#293SM" title='SM' data-ref="293SM">SM</a>)</td></tr>
<tr><th id="1322">1322</th><td>      <a class="local col1 ref" href="#291SubRegAction" title='SubRegAction' data-ref="291SubRegAction">SubRegAction</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col4 ref" href="#294P" title='P' data-ref="294P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::CodeGenSubRegIndex *, const llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOSt4pairIKT_T0_E" title='std::map::insert' data-ref="_ZNSt3map6insertEOSt4pairIKT_T0_E">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a>&amp;<a class="local col2 ref" href="#292R" title='R' data-ref="292R">R</a>, <a class="local col4 ref" href="#294P" title='P' data-ref="294P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenSubRegIndex *, const llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>});</td></tr>
<tr><th id="1323">1323</th><td>  }</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td>  <i>// Calculate the composition of two subregisters as compositions of their</i></td></tr>
<tr><th id="1326">1326</th><td><i>  // associated actions.</i></td></tr>
<tr><th id="1327">1327</th><td>  <em>auto</em> <dfn class="local col5 decl" id="295compose" title='compose' data-type='(lambda at /root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp:1327:18)' data-ref="295compose">compose</dfn> = [&amp;SubRegAction] (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col6 decl" id="296Sub1" title='Sub1' data-type='const llvm::CodeGenSubRegIndex *' data-ref="296Sub1">Sub1</dfn>,</td></tr>
<tr><th id="1328">1328</th><td>                                  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col7 decl" id="297Sub2" title='Sub2' data-type='const llvm::CodeGenSubRegIndex *' data-ref="297Sub2">Sub2</dfn>) {</td></tr>
<tr><th id="1329">1329</th><td>    <a class="local col0 typedef" href="#290RegMap" title='RegMap' data-type='std::map&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="290RegMap">RegMap</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col8 decl" id="298C" title='C' data-type='RegMap' data-ref="298C">C</dfn>;</td></tr>
<tr><th id="1330">1330</th><td>    <em>const</em> <a class="local col0 typedef" href="#290RegMap" title='RegMap' data-type='std::map&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="290RegMap">RegMap</a> &amp;<dfn class="local col9 decl" id="299Img1" title='Img1' data-type='const RegMap &amp;' data-ref="299Img1">Img1</dfn> = <a class="local col1 ref" href="#291SubRegAction" title='SubRegAction' data-ref="291SubRegAction">SubRegAction</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map2atERKT_" title='std::map::at' data-ref="_ZNSt3map2atERKT_">at</a>(<a class="local col6 ref" href="#296Sub1" title='Sub1' data-ref="296Sub1">Sub1</a>);</td></tr>
<tr><th id="1331">1331</th><td>    <em>const</em> <a class="local col0 typedef" href="#290RegMap" title='RegMap' data-type='std::map&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="290RegMap">RegMap</a> &amp;<dfn class="local col0 decl" id="300Img2" title='Img2' data-type='const RegMap &amp;' data-ref="300Img2">Img2</dfn> = <a class="local col1 ref" href="#291SubRegAction" title='SubRegAction' data-ref="291SubRegAction">SubRegAction</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map2atERKT_" title='std::map::at' data-ref="_ZNSt3map2atERKT_">at</a>(<a class="local col7 ref" href="#297Sub2" title='Sub2' data-ref="297Sub2">Sub2</a>);</td></tr>
<tr><th id="1332">1332</th><td>    <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="local col1 decl" id="301P" title='P' data-type='std::pair&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="301P">P</dfn> : <a class="local col9 ref" href="#299Img1" title='Img1' data-ref="299Img1">Img1</a>) {</td></tr>
<tr><th id="1333">1333</th><td>      <em>auto</em> <dfn class="local col2 decl" id="302F" title='F' data-type='std::_Rb_tree_const_iterator&lt;std::pair&lt;const llvm::CodeGenRegister *const, const llvm::CodeGenRegister *&gt; &gt;' data-ref="302F">F</dfn> = <a class="local col0 ref" href="#300Img2" title='Img2' data-ref="300Img2">Img2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col1 ref" href="#301P" title='P' data-ref="301P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenRegister *, const llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1334">1334</th><td>      <b>if</b> (<a class="local col2 ref" href="#302F" title='F' data-ref="302F">F</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col0 ref" href="#300Img2" title='Img2' data-ref="300Img2">Img2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>())</td></tr>
<tr><th id="1335">1335</th><td>        <a class="local col8 ref" href="#298C" title='C' data-ref="298C">C</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOSt4pairIKT_T0_E" title='std::map::insert' data-ref="_ZNSt3map6insertEOSt4pairIKT_T0_E">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="local col1 ref" href="#301P" title='P' data-ref="301P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::CodeGenRegister *, const llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col2 ref" href="#302F" title='F' data-ref="302F">F</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenRegister *const, const llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>});</td></tr>
<tr><th id="1336">1336</th><td>    }</td></tr>
<tr><th id="1337">1337</th><td>    <b>return</b> <a class="local col8 ref" href="#298C" title='C' data-ref="298C">C</a>;</td></tr>
<tr><th id="1338">1338</th><td>  };</td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td>  <i>// Check if the two maps agree on the intersection of their domains.</i></td></tr>
<tr><th id="1341">1341</th><td>  <em>auto</em> <dfn class="local col3 decl" id="303agree" title='agree' data-type='(lambda at /root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp:1341:16)' data-ref="303agree">agree</dfn> = [] (<em>const</em> <a class="local col0 typedef" href="#290RegMap" title='RegMap' data-type='std::map&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="290RegMap">RegMap</a> &amp;<dfn class="local col4 decl" id="304Map1" title='Map1' data-type='const RegMap &amp;' data-ref="304Map1">Map1</dfn>, <em>const</em> <a class="local col0 typedef" href="#290RegMap" title='RegMap' data-type='std::map&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="290RegMap">RegMap</a> &amp;<dfn class="local col5 decl" id="305Map2" title='Map2' data-type='const RegMap &amp;' data-ref="305Map2">Map2</dfn>) {</td></tr>
<tr><th id="1342">1342</th><td>    <i>// Technically speaking, an empty map agrees with any other map, but</i></td></tr>
<tr><th id="1343">1343</th><td><i>    // this could flag false positives. We're interested in non-vacuous</i></td></tr>
<tr><th id="1344">1344</th><td><i>    // agreements.</i></td></tr>
<tr><th id="1345">1345</th><td>    <b>if</b> (<a class="local col4 ref" href="#304Map1" title='Map1' data-ref="304Map1">Map1</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>() || <a class="local col5 ref" href="#305Map2" title='Map2' data-ref="305Map2">Map2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>())</td></tr>
<tr><th id="1346">1346</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1347">1347</th><td>    <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*, <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <dfn class="local col6 decl" id="306P" title='P' data-type='std::pair&lt;const CodeGenRegister *, const CodeGenRegister *&gt;' data-ref="306P">P</dfn> : <a class="local col4 ref" href="#304Map1" title='Map1' data-ref="304Map1">Map1</a>) {</td></tr>
<tr><th id="1348">1348</th><td>      <em>auto</em> <dfn class="local col7 decl" id="307F" title='F' data-type='std::_Rb_tree_const_iterator&lt;std::pair&lt;const llvm::CodeGenRegister *const, const llvm::CodeGenRegister *&gt; &gt;' data-ref="307F">F</dfn> = <a class="local col5 ref" href="#305Map2" title='Map2' data-ref="305Map2">Map2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col6 ref" href="#306P" title='P' data-ref="306P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::CodeGenRegister *, const llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1349">1349</th><td>      <b>if</b> (<a class="local col7 ref" href="#307F" title='F' data-ref="307F">F</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="local col5 ref" href="#305Map2" title='Map2' data-ref="305Map2">Map2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>() || <a class="local col6 ref" href="#306P" title='P' data-ref="306P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenRegister *, const llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a> != <a class="local col7 ref" href="#307F" title='F' data-ref="307F">F</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenRegister *const, const llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1350">1350</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1351">1351</th><td>    }</td></tr>
<tr><th id="1352">1352</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1353">1353</th><td>  };</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>  <b>using</b> <dfn class="local col8 typedef" id="308CompositePair" title='CompositePair' data-type='std::pair&lt;const CodeGenSubRegIndex *, const CodeGenSubRegIndex *&gt;' data-ref="308CompositePair">CompositePair</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*,</td></tr>
<tr><th id="1356">1356</th><td>                                  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a>*&gt;;</td></tr>
<tr><th id="1357">1357</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<a class="local col8 typedef" href="#308CompositePair" title='CompositePair' data-type='std::pair&lt;const CodeGenSubRegIndex *, const CodeGenSubRegIndex *&gt;' data-ref="308CompositePair">CompositePair</a>,<var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col9 decl" id="309UserDefined" title='UserDefined' data-type='SmallSet&lt;CompositePair, 4&gt;' data-ref="309UserDefined">UserDefined</dfn>;</td></tr>
<tr><th id="1358">1358</th><td>  <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> &amp;<dfn class="local col0 decl" id="310Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="310Idx">Idx</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>)</td></tr>
<tr><th id="1359">1359</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="311P" title='P' data-type='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;' data-ref="311P">P</dfn> : <a class="local col0 ref" href="#310Idx" title='Idx' data-ref="310Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv" title='llvm::CodeGenSubRegIndex::getComposites' data-ref="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv">getComposites</a>())</td></tr>
<tr><th id="1360">1360</th><td>      <a class="local col9 ref" href="#309UserDefined" title='UserDefined' data-ref="309UserDefined">UserDefined</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col0 ref" href="#310Idx" title='Idx' data-ref="310Idx">Idx</a>, <a class="local col1 ref" href="#311P" title='P' data-ref="311P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::first' data-ref="std::pair::first">first</a>));</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <i>// Keep track of TopoSigs visited. We only need to visit each TopoSig once,</i></td></tr>
<tr><th id="1363">1363</th><td><i>  // and many registers will share TopoSigs on regular architectures.</i></td></tr>
<tr><th id="1364">1364</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col2 decl" id="312TopoSigs" title='TopoSigs' data-type='llvm::BitVector' data-ref="312TopoSigs">TopoSigs</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv" title='llvm::CodeGenRegBank::getNumTopoSigs' data-ref="_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv">getNumTopoSigs</a>());</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="313Reg1" title='Reg1' data-type='const llvm::CodeGenRegister &amp;' data-ref="313Reg1">Reg1</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>) {</td></tr>
<tr><th id="1367">1367</th><td>    <i>// Skip identical subreg structures already processed.</i></td></tr>
<tr><th id="1368">1368</th><td>    <b>if</b> (<a class="local col2 ref" href="#312TopoSigs" title='TopoSigs' data-ref="312TopoSigs">TopoSigs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col3 ref" href="#313Reg1" title='Reg1' data-ref="313Reg1">Reg1</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getTopoSigEv" title='llvm::CodeGenRegister::getTopoSig' data-ref="_ZNK4llvm15CodeGenRegister10getTopoSigEv">getTopoSig</a>()))</td></tr>
<tr><th id="1369">1369</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1370">1370</th><td>    <a class="local col2 ref" href="#312TopoSigs" title='TopoSigs' data-ref="312TopoSigs">TopoSigs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col3 ref" href="#313Reg1" title='Reg1' data-ref="313Reg1">Reg1</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getTopoSigEv" title='llvm::CodeGenRegister::getTopoSig' data-ref="_ZNK4llvm15CodeGenRegister10getTopoSigEv">getTopoSig</a>());</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col4 decl" id="314SRM1" title='SRM1' data-type='const CodeGenRegister::SubRegMap &amp;' data-ref="314SRM1">SRM1</dfn> = <a class="local col3 ref" href="#313Reg1" title='Reg1' data-ref="313Reg1">Reg1</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>();</td></tr>
<tr><th id="1373">1373</th><td>    <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col5 decl" id="315i1" title='i1' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="315i1">i1</dfn> = <a class="local col4 ref" href="#314SRM1" title='SRM1' data-ref="314SRM1">SRM1</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="1374">1374</th><td>         <dfn class="local col6 decl" id="316e1" title='e1' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="316e1">e1</dfn> = <a class="local col4 ref" href="#314SRM1" title='SRM1' data-ref="314SRM1">SRM1</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>(); <a class="local col5 ref" href="#315i1" title='i1' data-ref="315i1">i1</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col6 ref" href="#316e1" title='e1' data-ref="316e1">e1</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col5 ref" href="#315i1" title='i1' data-ref="315i1">i1</a>) {</td></tr>
<tr><th id="1375">1375</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col7 decl" id="317Idx1" title='Idx1' data-type='llvm::CodeGenSubRegIndex *' data-ref="317Idx1">Idx1</dfn> = <a class="local col5 ref" href="#315i1" title='i1' data-ref="315i1">i1</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1376">1376</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col8 decl" id="318Reg2" title='Reg2' data-type='llvm::CodeGenRegister *' data-ref="318Reg2">Reg2</dfn> = <a class="local col5 ref" href="#315i1" title='i1' data-ref="315i1">i1</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1377">1377</th><td>      <i>// Ignore identity compositions.</i></td></tr>
<tr><th id="1378">1378</th><td>      <b>if</b> (&amp;<a class="local col3 ref" href="#313Reg1" title='Reg1' data-ref="313Reg1">Reg1</a> == <a class="local col8 ref" href="#318Reg2" title='Reg2' data-ref="318Reg2">Reg2</a>)</td></tr>
<tr><th id="1379">1379</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1380">1380</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col9 decl" id="319SRM2" title='SRM2' data-type='const CodeGenRegister::SubRegMap &amp;' data-ref="319SRM2">SRM2</dfn> = <a class="local col8 ref" href="#318Reg2" title='Reg2' data-ref="318Reg2">Reg2</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>();</td></tr>
<tr><th id="1381">1381</th><td>      <i>// Try composing Idx1 with another SubRegIndex.</i></td></tr>
<tr><th id="1382">1382</th><td>      <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col0 decl" id="320i2" title='i2' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="320i2">i2</dfn> = <a class="local col9 ref" href="#319SRM2" title='SRM2' data-ref="319SRM2">SRM2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="1383">1383</th><td>           <dfn class="local col1 decl" id="321e2" title='e2' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="321e2">e2</dfn> = <a class="local col9 ref" href="#319SRM2" title='SRM2' data-ref="319SRM2">SRM2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>(); <a class="local col0 ref" href="#320i2" title='i2' data-ref="320i2">i2</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col1 ref" href="#321e2" title='e2' data-ref="321e2">e2</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col0 ref" href="#320i2" title='i2' data-ref="320i2">i2</a>) {</td></tr>
<tr><th id="1384">1384</th><td>        <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col2 decl" id="322Idx2" title='Idx2' data-type='llvm::CodeGenSubRegIndex *' data-ref="322Idx2">Idx2</dfn> = <a class="local col0 ref" href="#320i2" title='i2' data-ref="320i2">i2</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1385">1385</th><td>        <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col3 decl" id="323Reg3" title='Reg3' data-type='llvm::CodeGenRegister *' data-ref="323Reg3">Reg3</dfn> = <a class="local col0 ref" href="#320i2" title='i2' data-ref="320i2">i2</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1386">1386</th><td>        <i>// Ignore identity compositions.</i></td></tr>
<tr><th id="1387">1387</th><td>        <b>if</b> (<a class="local col8 ref" href="#318Reg2" title='Reg2' data-ref="318Reg2">Reg2</a> == <a class="local col3 ref" href="#323Reg3" title='Reg3' data-ref="323Reg3">Reg3</a>)</td></tr>
<tr><th id="1388">1388</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1389">1389</th><td>        <i>// OK Reg1:IdxPair == Reg3. Find the index with Reg:Idx == Reg3.</i></td></tr>
<tr><th id="1390">1390</th><td>        <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col4 decl" id="324Idx3" title='Idx3' data-type='llvm::CodeGenSubRegIndex *' data-ref="324Idx3">Idx3</dfn> = <a class="local col3 ref" href="#313Reg1" title='Reg1' data-ref="313Reg1">Reg1</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_" title='llvm::CodeGenRegister::getSubRegIndex' data-ref="_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_">getSubRegIndex</a>(<a class="local col3 ref" href="#323Reg3" title='Reg3' data-ref="323Reg3">Reg3</a>);</td></tr>
<tr><th id="1391">1391</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx3 &amp;&amp; &quot;Sub-register doesn&apos;t have an index&quot;) ? void (0) : __assert_fail (&quot;Idx3 &amp;&amp; \&quot;Sub-register doesn&apos;t have an index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1391, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#324Idx3" title='Idx3' data-ref="324Idx3">Idx3</a> &amp;&amp; <q>"Sub-register doesn't have an index"</q>);</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>        <i>// Conflicting composition? Emit a warning but allow it.</i></td></tr>
<tr><th id="1394">1394</th><td>        <b>if</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col5 decl" id="325Prev" title='Prev' data-type='llvm::CodeGenSubRegIndex *' data-ref="325Prev"><a class="local col5 ref" href="#325Prev" title='Prev' data-ref="325Prev">Prev</a></dfn> = <a class="local col7 ref" href="#317Idx1" title='Idx1' data-ref="317Idx1">Idx1</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_" title='llvm::CodeGenSubRegIndex::addComposite' data-ref="_ZN4llvm18CodeGenSubRegIndex12addCompositeEPS0_S1_">addComposite</a>(<a class="local col2 ref" href="#322Idx2" title='Idx2' data-ref="322Idx2">Idx2</a>, <a class="local col4 ref" href="#324Idx3" title='Idx3' data-ref="324Idx3">Idx3</a>)) {</td></tr>
<tr><th id="1395">1395</th><td>          <i>// If the composition was not user-defined, always emit a warning.</i></td></tr>
<tr><th id="1396">1396</th><td>          <b>if</b> (!<a class="local col9 ref" href="#309UserDefined" title='UserDefined' data-ref="309UserDefined">UserDefined</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col7 ref" href="#317Idx1" title='Idx1' data-ref="317Idx1">Idx1</a>, <a class="local col2 ref" href="#322Idx2" title='Idx2' data-ref="322Idx2">Idx2</a>}) ||</td></tr>
<tr><th id="1397">1397</th><td>              <a class="local col3 ref" href="#303agree" title='agree' data-ref="303agree">agree</a>(<a class="local col5 ref" href="#295compose" title='compose' data-ref="295compose">compose</a>(<a class="local col7 ref" href="#317Idx1" title='Idx1' data-ref="317Idx1">Idx1</a>, <a class="local col2 ref" href="#322Idx2" title='Idx2' data-ref="322Idx2">Idx2</a>), <a class="local col1 ref" href="#291SubRegAction" title='SubRegAction' data-ref="291SubRegAction">SubRegAction</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map2atERKT_" title='std::map::at' data-ref="_ZNSt3map2atERKT_">at</a>(<a class="local col4 ref" href="#324Idx3" title='Idx3' data-ref="324Idx3">Idx3</a>)))</td></tr>
<tr><th id="1398">1398</th><td>            <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm12PrintWarningERKNS_5TwineE" title='llvm::PrintWarning' data-ref="_ZN4llvm12PrintWarningERKNS_5TwineE">PrintWarning</a>(<a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc">(</a><q>"SubRegIndex "</q>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col7 ref" href="#317Idx1" title='Idx1' data-ref="317Idx1">Idx1</a>-&gt;<a class="ref" href="#_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv" title='llvm::CodeGenSubRegIndex::getQualifiedName' data-ref="_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv">getQualifiedName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="1399">1399</th><td>                         <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" and "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col2 ref" href="#322Idx2" title='Idx2' data-ref="322Idx2">Idx2</a>-&gt;<a class="ref" href="#_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv" title='llvm::CodeGenSubRegIndex::getQualifiedName' data-ref="_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv">getQualifiedName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="1400">1400</th><td>                         <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" compose ambiguously as "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col5 ref" href="#325Prev" title='Prev' data-ref="325Prev">Prev</a>-&gt;<a class="ref" href="#_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv" title='llvm::CodeGenSubRegIndex::getQualifiedName' data-ref="_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv">getQualifiedName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="1401">1401</th><td>                         <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" or "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col4 ref" href="#324Idx3" title='Idx3' data-ref="324Idx3">Idx3</a>-&gt;<a class="ref" href="#_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv" title='llvm::CodeGenSubRegIndex::getQualifiedName' data-ref="_ZNK4llvm18CodeGenSubRegIndex16getQualifiedNameEv">getQualifiedName</a>());</td></tr>
<tr><th id="1402">1402</th><td>        }          </td></tr>
<tr><th id="1403">1403</th><td>      }</td></tr>
<tr><th id="1404">1404</th><td>    }</td></tr>
<tr><th id="1405">1405</th><td>  }</td></tr>
<tr><th id="1406">1406</th><td>}</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><i>// Compute lane masks. This is similar to register units, but at the</i></td></tr>
<tr><th id="1409">1409</th><td><i>// sub-register index level. Each bit in the lane mask is like a register unit</i></td></tr>
<tr><th id="1410">1410</th><td><i>// class, and two lane masks will have a bit in common if two sub-register</i></td></tr>
<tr><th id="1411">1411</th><td><i>// indices overlap in some register.</i></td></tr>
<tr><th id="1412">1412</th><td><i>//</i></td></tr>
<tr><th id="1413">1413</th><td><i>// Conservatively share a lane mask bit if two sub-register indices overlap in</i></td></tr>
<tr><th id="1414">1414</th><td><i>// some registers, but not in others. That shouldn't happen a lot.</i></td></tr>
<tr><th id="1415">1415</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv" title='llvm::CodeGenRegBank::computeSubRegLaneMasks' data-ref="_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv">computeSubRegLaneMasks</dfn>() {</td></tr>
<tr><th id="1416">1416</th><td>  <i>// First assign individual bits to all the leaf indices.</i></td></tr>
<tr><th id="1417">1417</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="326Bit" title='Bit' data-type='unsigned int' data-ref="326Bit">Bit</dfn> = <var>0</var>;</td></tr>
<tr><th id="1418">1418</th><td>  <i>// Determine mask of lanes that cover their registers.</i></td></tr>
<tr><th id="1419">1419</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::CoveringLanes" title='llvm::CodeGenRegBank::CoveringLanes' data-ref="llvm::CodeGenRegBank::CoveringLanes">CoveringLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="1420">1420</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="327Idx" title='Idx' data-type='llvm::CodeGenSubRegIndex &amp;' data-ref="327Idx">Idx</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1421">1421</th><td>    <b>if</b> (<a class="local col7 ref" href="#327Idx" title='Idx' data-ref="327Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv" title='llvm::CodeGenSubRegIndex::getComposites' data-ref="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv">getComposites</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1422">1422</th><td>      <b>if</b> (<a class="local col6 ref" href="#326Bit" title='Bit' data-ref="326Bit">Bit</a> &gt; <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="enum" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask::BitWidth" title='llvm::LaneBitmask::BitWidth' data-ref="llvm::LaneBitmask::BitWidth">BitWidth</a>) {</td></tr>
<tr><th id="1423">1423</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorERKNS_5TwineE">PrintFatalError</a>(</td></tr>
<tr><th id="1424">1424</th><td>          <a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc">(</a><q>"Ran out of lanemask bits to represent subregister "</q>)</td></tr>
<tr><th id="1425">1425</th><td>          <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col7 ref" href="#327Idx" title='Idx' data-ref="327Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>());</td></tr>
<tr><th id="1426">1426</th><td>      }</td></tr>
<tr><th id="1427">1427</th><td>      <a class="local col7 ref" href="#327Idx" title='Idx' data-ref="327Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getLaneEj" title='llvm::LaneBitmask::getLane' data-ref="_ZN4llvm11LaneBitmask7getLaneEj">getLane</a>(<a class="local col6 ref" href="#326Bit" title='Bit' data-ref="326Bit">Bit</a>);</td></tr>
<tr><th id="1428">1428</th><td>      ++<a class="local col6 ref" href="#326Bit" title='Bit' data-ref="326Bit">Bit</a>;</td></tr>
<tr><th id="1429">1429</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1430">1430</th><td>      <a class="local col7 ref" href="#327Idx" title='Idx' data-ref="327Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="1431">1431</th><td>    }</td></tr>
<tr><th id="1432">1432</th><td>  }</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>  <i>// Compute transformation sequences for composeSubRegIndexLaneMask. The idea</i></td></tr>
<tr><th id="1435">1435</th><td><i>  // here is that for each possible target subregister we look at the leafs</i></td></tr>
<tr><th id="1436">1436</th><td><i>  // in the subregister graph that compose for this target and create</i></td></tr>
<tr><th id="1437">1437</th><td><i>  // transformation sequences for the lanemasks. Each step in the sequence</i></td></tr>
<tr><th id="1438">1438</th><td><i>  // consists of a bitmask and a bitrotate operation. As the rotation amounts</i></td></tr>
<tr><th id="1439">1439</th><td><i>  // are usually the same for many subregisters we can easily combine the steps</i></td></tr>
<tr><th id="1440">1440</th><td><i>  // by combining the masks.</i></td></tr>
<tr><th id="1441">1441</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="328Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="328Idx">Idx</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1442">1442</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="329Composites" title='Composites' data-type='const std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenSubRegIndex *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &gt; &gt; &amp;' data-ref="329Composites">Composites</dfn> = <a class="local col8 ref" href="#328Idx" title='Idx' data-ref="328Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv" title='llvm::CodeGenSubRegIndex::getComposites' data-ref="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv">getComposites</a>();</td></tr>
<tr><th id="1443">1443</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="330LaneTransforms" title='LaneTransforms' data-type='llvm::SmallVector&lt;llvm::MaskRolPair, 1&gt; &amp;' data-ref="330LaneTransforms">LaneTransforms</dfn> = <a class="local col8 ref" href="#328Idx" title='Idx' data-ref="328Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform" title='llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform' data-ref="llvm::CodeGenSubRegIndex::CompositionLaneMaskTransform">CompositionLaneMaskTransform</a>;</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>    <b>if</b> (<a class="local col9 ref" href="#329Composites" title='Composites' data-ref="329Composites">Composites</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1446">1446</th><td>      <i>// Moving from a class with no subregisters we just had a single lane:</i></td></tr>
<tr><th id="1447">1447</th><td><i>      // The subregister must be a leaf subregister and only occupies 1 bit.</i></td></tr>
<tr><th id="1448">1448</th><td><i>      // Move the bit from the class without subregisters into that position.</i></td></tr>
<tr><th id="1449">1449</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="331DstBit" title='DstBit' data-type='unsigned int' data-ref="331DstBit">DstBit</dfn> = <a class="local col8 ref" href="#328Idx" title='Idx' data-ref="328Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask14getHighestLaneEv" title='llvm::LaneBitmask::getHighestLane' data-ref="_ZNK4llvm11LaneBitmask14getHighestLaneEv">getHighestLane</a>();</td></tr>
<tr><th id="1450">1450</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx.LaneMask == LaneBitmask::getLane(DstBit) &amp;&amp; &quot;Must be a leaf subregister&quot;) ? void (0) : __assert_fail (&quot;Idx.LaneMask == LaneBitmask::getLane(DstBit) &amp;&amp; \&quot;Must be a leaf subregister\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1451, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#328Idx" title='Idx' data-ref="328Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getLaneEj" title='llvm::LaneBitmask::getLane' data-ref="_ZN4llvm11LaneBitmask7getLaneEj">getLane</a>(<a class="local col1 ref" href="#331DstBit" title='DstBit' data-ref="331DstBit">DstBit</a>) &amp;&amp;</td></tr>
<tr><th id="1451">1451</th><td>             <q>"Must be a leaf subregister"</q>);</td></tr>
<tr><th id="1452">1452</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a> <dfn class="local col2 decl" id="332MaskRol" title='MaskRol' data-type='llvm::MaskRolPair' data-ref="332MaskRol">MaskRol</dfn> = { <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getLaneEj" title='llvm::LaneBitmask::getLane' data-ref="_ZN4llvm11LaneBitmask7getLaneEj">getLane</a>(<var>0</var>), (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>)<a class="local col1 ref" href="#331DstBit" title='DstBit' data-ref="331DstBit">DstBit</a> };</td></tr>
<tr><th id="1453">1453</th><td>      <a class="local col0 ref" href="#330LaneTransforms" title='LaneTransforms' data-ref="330LaneTransforms">LaneTransforms</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#332MaskRol" title='MaskRol' data-ref="332MaskRol">MaskRol</a>);</td></tr>
<tr><th id="1454">1454</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1455">1455</th><td>      <i>// Go through all leaf subregisters and find the ones that compose with</i></td></tr>
<tr><th id="1456">1456</th><td><i>      // Idx. These make out all possible valid bits in the lane mask we want to</i></td></tr>
<tr><th id="1457">1457</th><td><i>      // transform. Looking only at the leafs ensure that only a single bit in</i></td></tr>
<tr><th id="1458">1458</th><td><i>      // the mask is set.</i></td></tr>
<tr><th id="1459">1459</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="333NextBit" title='NextBit' data-type='unsigned int' data-ref="333NextBit">NextBit</dfn> = <var>0</var>;</td></tr>
<tr><th id="1460">1460</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="334Idx2" title='Idx2' data-type='llvm::CodeGenSubRegIndex &amp;' data-ref="334Idx2">Idx2</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1461">1461</th><td>        <i>// Skip non-leaf subregisters.</i></td></tr>
<tr><th id="1462">1462</th><td>        <b>if</b> (!<a class="local col4 ref" href="#334Idx2" title='Idx2' data-ref="334Idx2">Idx2</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv" title='llvm::CodeGenSubRegIndex::getComposites' data-ref="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv">getComposites</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>())</td></tr>
<tr><th id="1463">1463</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1464">1464</th><td>        <i>// Replicate the behaviour from the lane mask generation loop above.</i></td></tr>
<tr><th id="1465">1465</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="335SrcBit" title='SrcBit' data-type='unsigned int' data-ref="335SrcBit">SrcBit</dfn> = <a class="local col3 ref" href="#333NextBit" title='NextBit' data-ref="333NextBit">NextBit</a>;</td></tr>
<tr><th id="1466">1466</th><td>        <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="336SrcMask" title='SrcMask' data-type='llvm::LaneBitmask' data-ref="336SrcMask">SrcMask</dfn> = <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getLaneEj" title='llvm::LaneBitmask::getLane' data-ref="_ZN4llvm11LaneBitmask7getLaneEj">getLane</a>(<a class="local col5 ref" href="#335SrcBit" title='SrcBit' data-ref="335SrcBit">SrcBit</a>);</td></tr>
<tr><th id="1467">1467</th><td>        <b>if</b> (<a class="local col3 ref" href="#333NextBit" title='NextBit' data-ref="333NextBit">NextBit</a> &lt; <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="enum" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask::BitWidth" title='llvm::LaneBitmask::BitWidth' data-ref="llvm::LaneBitmask::BitWidth">BitWidth</a>-<var>1</var>)</td></tr>
<tr><th id="1468">1468</th><td>          ++<a class="local col3 ref" href="#333NextBit" title='NextBit' data-ref="333NextBit">NextBit</a>;</td></tr>
<tr><th id="1469">1469</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx2.LaneMask == SrcMask) ? void (0) : __assert_fail (&quot;Idx2.LaneMask == SrcMask&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1469, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#334Idx2" title='Idx2' data-ref="334Idx2">Idx2</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#336SrcMask" title='SrcMask' data-ref="336SrcMask">SrcMask</a>);</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td>        <i>// Get the composed subregister if there is any.</i></td></tr>
<tr><th id="1472">1472</th><td>        <em>auto</em> <dfn class="local col7 decl" id="337C" title='C' data-type='std::_Rb_tree_const_iterator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt; &gt;' data-ref="337C">C</dfn> = <a class="local col9 ref" href="#329Composites" title='Composites' data-ref="329Composites">Composites</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(&amp;<a class="local col4 ref" href="#334Idx2" title='Idx2' data-ref="334Idx2">Idx2</a>);</td></tr>
<tr><th id="1473">1473</th><td>        <b>if</b> (<a class="local col7 ref" href="#337C" title='C' data-ref="337C">C</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="local col9 ref" href="#329Composites" title='Composites' data-ref="329Composites">Composites</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>())</td></tr>
<tr><th id="1474">1474</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1475">1475</th><td>        <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col8 decl" id="338Composite" title='Composite' data-type='const llvm::CodeGenSubRegIndex *' data-ref="338Composite">Composite</dfn> = <a class="local col7 ref" href="#337C" title='C' data-ref="337C">C</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenSubRegIndex *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1476">1476</th><td>        <i>// The Composed subreg should be a leaf subreg too</i></td></tr>
<tr><th id="1477">1477</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Composite-&gt;getComposites().empty()) ? void (0) : __assert_fail (&quot;Composite-&gt;getComposites().empty()&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1477, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#338Composite" title='Composite' data-ref="338Composite">Composite</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv" title='llvm::CodeGenSubRegIndex::getComposites' data-ref="_ZNK4llvm18CodeGenSubRegIndex13getCompositesEv">getComposites</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>());</td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td>        <i>// Create Mask+Rotate operation and merge with existing ops if possible.</i></td></tr>
<tr><th id="1480">1480</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="339DstBit" title='DstBit' data-type='unsigned int' data-ref="339DstBit">DstBit</dfn> = <a class="local col8 ref" href="#338Composite" title='Composite' data-ref="338Composite">Composite</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask14getHighestLaneEv" title='llvm::LaneBitmask::getHighestLane' data-ref="_ZNK4llvm11LaneBitmask14getHighestLaneEv">getHighestLane</a>();</td></tr>
<tr><th id="1481">1481</th><td>        <em>int</em> <dfn class="local col0 decl" id="340Shift" title='Shift' data-type='int' data-ref="340Shift">Shift</dfn> = <a class="local col9 ref" href="#339DstBit" title='DstBit' data-ref="339DstBit">DstBit</a> - <a class="local col5 ref" href="#335SrcBit" title='SrcBit' data-ref="335SrcBit">SrcBit</a>;</td></tr>
<tr><th id="1482">1482</th><td>        <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="341RotateLeft" title='RotateLeft' data-type='uint8_t' data-ref="341RotateLeft">RotateLeft</dfn> = <a class="local col0 ref" href="#340Shift" title='Shift' data-ref="340Shift">Shift</a> &gt;= <var>0</var> ? (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>)<a class="local col0 ref" href="#340Shift" title='Shift' data-ref="340Shift">Shift</a></td></tr>
<tr><th id="1483">1483</th><td>                                        : <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="enum" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask::BitWidth" title='llvm::LaneBitmask::BitWidth' data-ref="llvm::LaneBitmask::BitWidth">BitWidth</a> + <a class="local col0 ref" href="#340Shift" title='Shift' data-ref="340Shift">Shift</a>;</td></tr>
<tr><th id="1484">1484</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="342I" title='I' data-type='llvm::MaskRolPair &amp;' data-ref="342I">I</dfn> : <a class="local col0 ref" href="#330LaneTransforms" title='LaneTransforms' data-ref="330LaneTransforms">LaneTransforms</a>) {</td></tr>
<tr><th id="1485">1485</th><td>          <b>if</b> (<a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::MaskRolPair::RotateLeft" title='llvm::MaskRolPair::RotateLeft' data-ref="llvm::MaskRolPair::RotateLeft">RotateLeft</a> == <a class="local col1 ref" href="#341RotateLeft" title='RotateLeft' data-ref="341RotateLeft">RotateLeft</a>) {</td></tr>
<tr><th id="1486">1486</th><td>            <a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::MaskRolPair::Mask" title='llvm::MaskRolPair::Mask' data-ref="llvm::MaskRolPair::Mask">Mask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#336SrcMask" title='SrcMask' data-ref="336SrcMask">SrcMask</a>;</td></tr>
<tr><th id="1487">1487</th><td>            <a class="local col6 ref" href="#336SrcMask" title='SrcMask' data-ref="336SrcMask">SrcMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="1488">1488</th><td>          }</td></tr>
<tr><th id="1489">1489</th><td>        }</td></tr>
<tr><th id="1490">1490</th><td>        <b>if</b> (<a class="local col6 ref" href="#336SrcMask" title='SrcMask' data-ref="336SrcMask">SrcMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="1491">1491</th><td>          <a class="type" href="CodeGenRegisters.h.html#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a> <dfn class="local col3 decl" id="343MaskRol" title='MaskRol' data-type='llvm::MaskRolPair' data-ref="343MaskRol">MaskRol</dfn> = { <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#336SrcMask" title='SrcMask' data-ref="336SrcMask">SrcMask</a>, <a class="local col1 ref" href="#341RotateLeft" title='RotateLeft' data-ref="341RotateLeft">RotateLeft</a> };</td></tr>
<tr><th id="1492">1492</th><td>          <a class="local col0 ref" href="#330LaneTransforms" title='LaneTransforms' data-ref="330LaneTransforms">LaneTransforms</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#343MaskRol" title='MaskRol' data-ref="343MaskRol">MaskRol</a>);</td></tr>
<tr><th id="1493">1493</th><td>        }</td></tr>
<tr><th id="1494">1494</th><td>      }</td></tr>
<tr><th id="1495">1495</th><td>    }</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td>    <i>// Optimize if the transformation consists of one step only: Set mask to</i></td></tr>
<tr><th id="1498">1498</th><td><i>    // 0xffffffff (including some irrelevant invalid bits) so that it should</i></td></tr>
<tr><th id="1499">1499</th><td><i>    // merge with more entries later while compressing the table.</i></td></tr>
<tr><th id="1500">1500</th><td>    <b>if</b> (<a class="local col0 ref" href="#330LaneTransforms" title='LaneTransforms' data-ref="330LaneTransforms">LaneTransforms</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="1501">1501</th><td>      <a class="local col0 ref" href="#330LaneTransforms" title='LaneTransforms' data-ref="330LaneTransforms">LaneTransforms</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::MaskRolPair::Mask" title='llvm::MaskRolPair::Mask' data-ref="llvm::MaskRolPair::Mask">Mask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>    <i>// Further compression optimization: For invalid compositions resulting</i></td></tr>
<tr><th id="1504">1504</th><td><i>    // in a sequence with 0 entries we can just pick any other. Choose</i></td></tr>
<tr><th id="1505">1505</th><td><i>    // Mask 0xffffffff with Rotation 0.</i></td></tr>
<tr><th id="1506">1506</th><td>    <b>if</b> (<a class="local col0 ref" href="#330LaneTransforms" title='LaneTransforms' data-ref="330LaneTransforms">LaneTransforms</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>) {</td></tr>
<tr><th id="1507">1507</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::MaskRolPair" title='llvm::MaskRolPair' data-ref="llvm::MaskRolPair">MaskRolPair</a> <dfn class="local col4 decl" id="344P" title='P' data-type='llvm::MaskRolPair' data-ref="344P">P</dfn> = { <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>(), <var>0</var> };</td></tr>
<tr><th id="1508">1508</th><td>      <a class="local col0 ref" href="#330LaneTransforms" title='LaneTransforms' data-ref="330LaneTransforms">LaneTransforms</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#344P" title='P' data-ref="344P">P</a>);</td></tr>
<tr><th id="1509">1509</th><td>    }</td></tr>
<tr><th id="1510">1510</th><td>  }</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>  <i>// FIXME: What if ad-hoc aliasing introduces overlaps that aren't represented</i></td></tr>
<tr><th id="1513">1513</th><td><i>  // by the sub-register graph? This doesn't occur in any known targets.</i></td></tr>
<tr><th id="1514">1514</th><td><i></i></td></tr>
<tr><th id="1515">1515</th><td><i>  // Inherit lanes from composites.</i></td></tr>
<tr><th id="1516">1516</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="345Idx" title='Idx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="345Idx">Idx</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1517">1517</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="346Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="346Mask">Mask</dfn> = <a class="local col5 ref" href="#345Idx" title='Idx' data-ref="345Idx">Idx</a>.<a class="ref" href="#_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv" title='llvm::CodeGenSubRegIndex::computeLaneMask' data-ref="_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv">computeLaneMask</a>();</td></tr>
<tr><th id="1518">1518</th><td>    <i>// If some super-registers without CoveredBySubRegs use this index, we can</i></td></tr>
<tr><th id="1519">1519</th><td><i>    // no longer assume that the lanes are covering their registers.</i></td></tr>
<tr><th id="1520">1520</th><td>    <b>if</b> (!<a class="local col5 ref" href="#345Idx" title='Idx' data-ref="345Idx">Idx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::AllSuperRegsCovered" title='llvm::CodeGenSubRegIndex::AllSuperRegsCovered' data-ref="llvm::CodeGenSubRegIndex::AllSuperRegsCovered">AllSuperRegsCovered</a>)</td></tr>
<tr><th id="1521">1521</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::CoveringLanes" title='llvm::CodeGenRegBank::CoveringLanes' data-ref="llvm::CodeGenRegBank::CoveringLanes">CoveringLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col6 ref" href="#346Mask" title='Mask' data-ref="346Mask">Mask</a>;</td></tr>
<tr><th id="1522">1522</th><td>  }</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>  <i>// Compute lane mask combinations for register classes.</i></td></tr>
<tr><th id="1525">1525</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="347RegClass" title='RegClass' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="347RegClass">RegClass</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>) {</td></tr>
<tr><th id="1526">1526</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col8 decl" id="348LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="348LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="1527">1527</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="349SubRegIndex" title='SubRegIndex' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="349SubRegIndex">SubRegIndex</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="1528">1528</th><td>      <b>if</b> (<a class="local col7 ref" href="#347RegClass" title='RegClass' data-ref="347RegClass">RegClass</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE" title='llvm::CodeGenRegisterClass::getSubClassWithSubReg' data-ref="_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE">getSubClassWithSubReg</a>(&amp;<a class="local col9 ref" href="#349SubRegIndex" title='SubRegIndex' data-ref="349SubRegIndex">SubRegIndex</a>) == <b>nullptr</b>)</td></tr>
<tr><th id="1529">1529</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1530">1530</th><td>      <a class="local col8 ref" href="#348LaneMask" title='LaneMask' data-ref="348LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#349SubRegIndex" title='SubRegIndex' data-ref="349SubRegIndex">SubRegIndex</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="1531">1531</th><td>    }</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>    <i>// For classes without any subregisters set LaneMask to 1 instead of 0.</i></td></tr>
<tr><th id="1534">1534</th><td><i>    // This makes it easier for client code to handle classes uniformly.</i></td></tr>
<tr><th id="1535">1535</th><td>    <b>if</b> (<a class="local col8 ref" href="#348LaneMask" title='LaneMask' data-ref="348LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1536">1536</th><td>      <a class="local col8 ref" href="#348LaneMask" title='LaneMask' data-ref="348LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getLaneEj" title='llvm::LaneBitmask::getLane' data-ref="_ZN4llvm11LaneBitmask7getLaneEj">getLane</a>(<var>0</var>);</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td>    <a class="local col7 ref" href="#347RegClass" title='RegClass' data-ref="347RegClass">RegClass</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::LaneMask" title='llvm::CodeGenRegisterClass::LaneMask' data-ref="llvm::CodeGenRegisterClass::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col8 ref" href="#348LaneMask" title='LaneMask' data-ref="348LaneMask">LaneMask</a>;</td></tr>
<tr><th id="1539">1539</th><td>  }</td></tr>
<tr><th id="1540">1540</th><td>}</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td><b>namespace</b> {</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// UberRegSet is a helper class for computeRegUnitWeights. Each UberRegSet is</i></td></tr>
<tr><th id="1545">1545</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// the transitive closure of the union of overlapping register</i></td></tr>
<tr><th id="1546">1546</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// classes. Together, the UberRegSets form a partition of the registers. If we</i></td></tr>
<tr><th id="1547">1547</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// consider overlapping register classes to be connected, then each UberRegSet</i></td></tr>
<tr><th id="1548">1548</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// is a set of connected components.</i></td></tr>
<tr><th id="1549">1549</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">//</i></td></tr>
<tr><th id="1550">1550</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// An UberRegSet will likely be a horizontal slice of register names of</i></td></tr>
<tr><th id="1551">1551</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// the same width. Nontrivial subregisters should then be in a separate</i></td></tr>
<tr><th id="1552">1552</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// UberRegSet. But this property isn't required for valid computation of</i></td></tr>
<tr><th id="1553">1553</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// register unit weights.</i></td></tr>
<tr><th id="1554">1554</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">//</i></td></tr>
<tr><th id="1555">1555</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// A Weight field caches the max per-register unit weight in each UberRegSet.</i></td></tr>
<tr><th id="1556">1556</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">//</i></td></tr>
<tr><th id="1557">1557</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// A set of SingularDeterminants flags single units of some register in this set</i></td></tr>
<tr><th id="1558">1558</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// for which the unit weight equals the set weight. These units should not have</i></td></tr>
<tr><th id="1559">1559</th><td><i  data-doc="(anonymousnamespace)::UberRegSet">// their weight increased.</i></td></tr>
<tr><th id="1560">1560</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</dfn> {</td></tr>
<tr><th id="1561">1561</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> <dfn class="tu decl" id="(anonymousnamespace)::UberRegSet::Regs" title='(anonymous namespace)::UberRegSet::Regs' data-type='CodeGenRegister::Vec' data-ref="(anonymousnamespace)::UberRegSet::Regs">Regs</dfn>;</td></tr>
<tr><th id="1562">1562</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::UberRegSet::Weight" title='(anonymous namespace)::UberRegSet::Weight' data-type='unsigned int' data-ref="(anonymousnamespace)::UberRegSet::Weight">Weight</dfn> = <var>0</var>;</td></tr>
<tr><th id="1563">1563</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a> <dfn class="tu decl" id="(anonymousnamespace)::UberRegSet::SingularDeterminants" title='(anonymous namespace)::UberRegSet::SingularDeterminants' data-type='CodeGenRegister::RegUnitList' data-ref="(anonymousnamespace)::UberRegSet::SingularDeterminants">SingularDeterminants</dfn>;</td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td>  <dfn class="tu decl" id="_ZN12_GLOBAL__N_110UberRegSetC1Ev" title='(anonymous namespace)::UberRegSet::UberRegSet' data-type='void (anonymous namespace)::UberRegSet::UberRegSet()' data-ref="_ZN12_GLOBAL__N_110UberRegSetC1Ev">UberRegSet</dfn>() = <b>default</b>;</td></tr>
<tr><th id="1566">1566</th><td>};</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td><i  data-doc="_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE">// Partition registers into UberRegSets, where each set is the transitive</i></td></tr>
<tr><th id="1571">1571</th><td><i  data-doc="_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE">// closure of the union of overlapping register classes.</i></td></tr>
<tr><th id="1572">1572</th><td><i  data-doc="_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE">//</i></td></tr>
<tr><th id="1573">1573</th><td><i  data-doc="_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE">// UberRegSets[0] is a special non-allocatable set.</i></td></tr>
<tr><th id="1574">1574</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE" title='computeUberSets' data-type='void computeUberSets(std::vector&lt;UberRegSet&gt; &amp; UberSets, std::vector&lt;UberRegSet *&gt; &amp; RegSets, llvm::CodeGenRegBank &amp; RegBank)' data-ref="_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE">computeUberSets</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a>&gt; &amp;<dfn class="local col0 decl" id="350UberSets" title='UberSets' data-type='std::vector&lt;UberRegSet&gt; &amp;' data-ref="350UberSets">UberSets</dfn>,</td></tr>
<tr><th id="1575">1575</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a>*&gt; &amp;<dfn class="local col1 decl" id="351RegSets" title='RegSets' data-type='std::vector&lt;UberRegSet *&gt; &amp;' data-ref="351RegSets">RegSets</dfn>,</td></tr>
<tr><th id="1576">1576</th><td>                            <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col2 decl" id="352RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="352RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="1577">1577</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="353Registers" title='Registers' data-type='const std::deque&lt;llvm::CodeGenRegister, std::allocator&lt;llvm::CodeGenRegister&gt; &gt; &amp;' data-ref="353Registers">Registers</dfn> = <a class="local col2 ref" href="#352RegBank" title='RegBank' data-ref="352RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank12getRegistersEv" title='llvm::CodeGenRegBank::getRegisters' data-ref="_ZN4llvm14CodeGenRegBank12getRegistersEv">getRegisters</a>();</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>  <i>// The Register EnumValue is one greater than its index into Registers.</i></td></tr>
<tr><th id="1580">1580</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Registers.size() == Registers.back().EnumValue &amp;&amp; &quot;register enum value mismatch&quot;) ? void (0) : __assert_fail (&quot;Registers.size() == Registers.back().EnumValue &amp;&amp; \&quot;register enum value mismatch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1581, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#353Registers" title='Registers' data-ref="353Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() == <a class="local col3 ref" href="#353Registers" title='Registers' data-ref="353Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4backEv" title='std::deque::back' data-ref="_ZNKSt5deque4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a> &amp;&amp;</td></tr>
<tr><th id="1581">1581</th><td>         <q>"register enum value mismatch"</q>);</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>  <i>// For simplicitly make the SetID the same as EnumValue.</i></td></tr>
<tr><th id="1584">1584</th><td>  <a class="type" href="../../include/llvm/ADT/IntEqClasses.h.html#llvm::IntEqClasses" title='llvm::IntEqClasses' data-ref="llvm::IntEqClasses">IntEqClasses</a> <dfn class="local col4 decl" id="354UberSetIDs" title='UberSetIDs' data-type='llvm::IntEqClasses' data-ref="354UberSetIDs">UberSetIDs</dfn><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZN4llvm12IntEqClassesC1Ej" title='llvm::IntEqClasses::IntEqClasses' data-ref="_ZN4llvm12IntEqClassesC1Ej">(</a><a class="local col3 ref" href="#353Registers" title='Registers' data-ref="353Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>()+<var>1</var>);</td></tr>
<tr><th id="1585">1585</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col5 decl" id="355AllocatableRegs" title='AllocatableRegs' data-type='std::set&lt;unsigned int&gt;' data-ref="355AllocatableRegs">AllocatableRegs</dfn>;</td></tr>
<tr><th id="1586">1586</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="356RegClass" title='RegClass' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="356RegClass">RegClass</dfn> : <a class="local col2 ref" href="#352RegBank" title='RegBank' data-ref="352RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>()) {</td></tr>
<tr><th id="1587">1587</th><td>    <b>if</b> (!<a class="local col6 ref" href="#356RegClass" title='RegClass' data-ref="356RegClass">RegClass</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a>)</td></tr>
<tr><th id="1588">1588</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> &amp;<dfn class="local col7 decl" id="357Regs" title='Regs' data-type='const CodeGenRegister::Vec &amp;' data-ref="357Regs">Regs</dfn> = <a class="local col6 ref" href="#356RegClass" title='RegClass' data-ref="356RegClass">RegClass</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>();</td></tr>
<tr><th id="1591">1591</th><td>    <b>if</b> (<a class="local col7 ref" href="#357Regs" title='Regs' data-ref="357Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1592">1592</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="358USetID" title='USetID' data-type='unsigned int' data-ref="358USetID">USetID</dfn> = <a class="local col4 ref" href="#354UberSetIDs" title='UberSetIDs' data-ref="354UberSetIDs">UberSetIDs</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClasses10findLeaderEj" title='llvm::IntEqClasses::findLeader' data-ref="_ZNK4llvm12IntEqClasses10findLeaderEj">findLeader</a>((<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#357Regs" title='Regs' data-ref="357Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>())-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="1595">1595</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (USetID &amp;&amp; &quot;register number 0 is invalid&quot;) ? void (0) : __assert_fail (&quot;USetID &amp;&amp; \&quot;register number 0 is invalid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1595, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#358USetID" title='USetID' data-ref="358USetID">USetID</a> &amp;&amp; <q>"register number 0 is invalid"</q>);</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td>    <a class="local col5 ref" href="#355AllocatableRegs" title='AllocatableRegs' data-ref="355AllocatableRegs">AllocatableRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>((<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#357Regs" title='Regs' data-ref="357Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>())-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="1598">1598</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="359I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;const llvm::CodeGenRegister *const *, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;' data-ref="359I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col7 ref" href="#357Regs" title='Regs' data-ref="357Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>()), <dfn class="local col0 decl" id="360E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;const llvm::CodeGenRegister *const *, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;' data-ref="360E">E</dfn> = <a class="local col7 ref" href="#357Regs" title='Regs' data-ref="357Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); <a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#360E" title='E' data-ref="360E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a>) {</td></tr>
<tr><th id="1599">1599</th><td>      <a class="local col5 ref" href="#355AllocatableRegs" title='AllocatableRegs' data-ref="355AllocatableRegs">AllocatableRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>((<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a>)-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="1600">1600</th><td>      <a class="local col4 ref" href="#354UberSetIDs" title='UberSetIDs' data-ref="354UberSetIDs">UberSetIDs</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZN4llvm12IntEqClasses4joinEjj" title='llvm::IntEqClasses::join' data-ref="_ZN4llvm12IntEqClasses4joinEjj">join</a>(<a class="local col8 ref" href="#358USetID" title='USetID' data-ref="358USetID">USetID</a>, (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#359I" title='I' data-ref="359I">I</a>)-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="1601">1601</th><td>    }</td></tr>
<tr><th id="1602">1602</th><td>  }</td></tr>
<tr><th id="1603">1603</th><td>  <i>// Combine non-allocatable regs.</i></td></tr>
<tr><th id="1604">1604</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="361Reg" title='Reg' data-type='const llvm::CodeGenRegister &amp;' data-ref="361Reg">Reg</dfn> : <a class="local col3 ref" href="#353Registers" title='Registers' data-ref="353Registers">Registers</a>) {</td></tr>
<tr><th id="1605">1605</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="362RegNum" title='RegNum' data-type='unsigned int' data-ref="362RegNum">RegNum</dfn> = <a class="local col1 ref" href="#361Reg" title='Reg' data-ref="361Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>;</td></tr>
<tr><th id="1606">1606</th><td>    <b>if</b> (<a class="local col5 ref" href="#355AllocatableRegs" title='AllocatableRegs' data-ref="355AllocatableRegs">AllocatableRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col2 ref" href="#362RegNum" title='RegNum' data-ref="362RegNum">RegNum</a>))</td></tr>
<tr><th id="1607">1607</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td>    <a class="local col4 ref" href="#354UberSetIDs" title='UberSetIDs' data-ref="354UberSetIDs">UberSetIDs</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZN4llvm12IntEqClasses4joinEjj" title='llvm::IntEqClasses::join' data-ref="_ZN4llvm12IntEqClasses4joinEjj">join</a>(<var>0</var>, <a class="local col2 ref" href="#362RegNum" title='RegNum' data-ref="362RegNum">RegNum</a>);</td></tr>
<tr><th id="1610">1610</th><td>  }</td></tr>
<tr><th id="1611">1611</th><td>  <a class="local col4 ref" href="#354UberSetIDs" title='UberSetIDs' data-ref="354UberSetIDs">UberSetIDs</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZN4llvm12IntEqClasses8compressEv" title='llvm::IntEqClasses::compress' data-ref="_ZN4llvm12IntEqClasses8compressEv">compress</a>();</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td>  <i>// Make the first UberSet a special unallocatable set.</i></td></tr>
<tr><th id="1614">1614</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="363ZeroID" title='ZeroID' data-type='unsigned int' data-ref="363ZeroID">ZeroID</dfn> = <a class="local col4 ref" href="#354UberSetIDs" title='UberSetIDs' data-ref="354UberSetIDs">UberSetIDs</a><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClassesixEj" title='llvm::IntEqClasses::operator[]' data-ref="_ZNK4llvm12IntEqClassesixEj">[<var>0</var>]</a>;</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>  <i>// Insert Registers into the UberSets formed by union-find.</i></td></tr>
<tr><th id="1617">1617</th><td><i>  // Do not resize after this.</i></td></tr>
<tr><th id="1618">1618</th><td>  <a class="local col0 ref" href="#350UberSets" title='UberSets' data-ref="350UberSets">UberSets</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-use='c' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col4 ref" href="#354UberSetIDs" title='UberSetIDs' data-ref="354UberSetIDs">UberSetIDs</a>.<a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClasses13getNumClassesEv" title='llvm::IntEqClasses::getNumClasses' data-ref="_ZNK4llvm12IntEqClasses13getNumClassesEv">getNumClasses</a>());</td></tr>
<tr><th id="1619">1619</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="364i" title='i' data-type='unsigned int' data-ref="364i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="1620">1620</th><td>  <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> &amp;<dfn class="local col5 decl" id="365Reg" title='Reg' data-type='const llvm::CodeGenRegister &amp;' data-ref="365Reg">Reg</dfn> : <a class="local col3 ref" href="#353Registers" title='Registers' data-ref="353Registers">Registers</a>) {</td></tr>
<tr><th id="1621">1621</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="366USetID" title='USetID' data-type='unsigned int' data-ref="366USetID">USetID</dfn> = <a class="local col4 ref" href="#354UberSetIDs" title='UberSetIDs' data-ref="354UberSetIDs">UberSetIDs</a><a class="ref" href="../../include/llvm/ADT/IntEqClasses.h.html#_ZNK4llvm12IntEqClassesixEj" title='llvm::IntEqClasses::operator[]' data-ref="_ZNK4llvm12IntEqClassesixEj">[<a class="local col5 ref" href="#365Reg" title='Reg' data-ref="365Reg">Reg</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>]</a>;</td></tr>
<tr><th id="1622">1622</th><td>    <b>if</b> (!<a class="local col6 ref" href="#366USetID" title='USetID' data-ref="366USetID">USetID</a>)</td></tr>
<tr><th id="1623">1623</th><td>      <a class="local col6 ref" href="#366USetID" title='USetID' data-ref="366USetID">USetID</a> = <a class="local col3 ref" href="#363ZeroID" title='ZeroID' data-ref="363ZeroID">ZeroID</a>;</td></tr>
<tr><th id="1624">1624</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#366USetID" title='USetID' data-ref="366USetID">USetID</a> == <a class="local col3 ref" href="#363ZeroID" title='ZeroID' data-ref="363ZeroID">ZeroID</a>)</td></tr>
<tr><th id="1625">1625</th><td>      <a class="local col6 ref" href="#366USetID" title='USetID' data-ref="366USetID">USetID</a> = <var>0</var>;</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>    <a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a> *<dfn class="local col7 decl" id="367USet" title='USet' data-type='(anonymous namespace)::UberRegSet *' data-ref="367USet">USet</dfn> = &amp;<a class="local col0 ref" href="#350UberSets" title='UberSets' data-ref="350UberSets">UberSets</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#366USetID" title='USetID' data-ref="366USetID">USetID</a>]</a>;</td></tr>
<tr><th id="1628">1628</th><td>    <a class="local col7 ref" href="#367USet" title='USet' data-ref="367USet">USet</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Regs" title='(anonymous namespace)::UberRegSet::Regs' data-use='m' data-ref="(anonymousnamespace)::UberRegSet::Regs">Regs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col5 ref" href="#365Reg" title='Reg' data-ref="365Reg">Reg</a>);</td></tr>
<tr><th id="1629">1629</th><td>    <a class="tu ref" href="#_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE" title='sortAndUniqueRegisters' data-use='c' data-ref="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE">sortAndUniqueRegisters</a>(<span class='refarg'><a class="local col7 ref" href="#367USet" title='USet' data-ref="367USet">USet</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Regs" title='(anonymous namespace)::UberRegSet::Regs' data-use='a' data-ref="(anonymousnamespace)::UberRegSet::Regs">Regs</a></span>);</td></tr>
<tr><th id="1630">1630</th><td>    <a class="local col1 ref" href="#351RegSets" title='RegSets' data-ref="351RegSets">RegSets</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#364i" title='i' data-ref="364i">i</a>++]</a> = <a class="local col7 ref" href="#367USet" title='USet' data-ref="367USet">USet</a>;</td></tr>
<tr><th id="1631">1631</th><td>  }</td></tr>
<tr><th id="1632">1632</th><td>}</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td><i  data-doc="_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE">// Recompute each UberSet weight after changing unit weights.</i></td></tr>
<tr><th id="1635">1635</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE" title='computeUberWeights' data-type='void computeUberWeights(std::vector&lt;UberRegSet&gt; &amp; UberSets, llvm::CodeGenRegBank &amp; RegBank)' data-ref="_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE">computeUberWeights</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a>&gt; &amp;<dfn class="local col8 decl" id="368UberSets" title='UberSets' data-type='std::vector&lt;UberRegSet&gt; &amp;' data-ref="368UberSets">UberSets</dfn>,</td></tr>
<tr><th id="1636">1636</th><td>                               <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col9 decl" id="369RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="369RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="1637">1637</th><td>  <i>// Skip the first unallocatable set.</i></td></tr>
<tr><th id="1638">1638</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{(anonymousnamespace)::UberRegSet,std::allocator{(anonymousnamespace)::UberRegSet}}::iterator" title='std::vector&lt;(anonymous namespace)::UberRegSet, std::allocator&lt;(anonymous namespace)::UberRegSet&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;UberRegSet, allocator&lt;UberRegSet&gt; &gt; &gt;' data-ref="std::vector{(anonymousnamespace)::UberRegSet,std::allocator{(anonymousnamespace)::UberRegSet}}::iterator">iterator</a> <dfn class="local col0 decl" id="370I" title='I' data-type='std::vector&lt;UberRegSet&gt;::iterator' data-ref="370I">I</dfn> = <span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-use='c' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col8 ref" href="#368UberSets" title='UberSets' data-ref="368UberSets">UberSets</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-use='c' data-ref="_ZNSt6vector5beginEv">begin</a>()),</td></tr>
<tr><th id="1639">1639</th><td>         <dfn class="local col1 decl" id="371E" title='E' data-type='std::vector&lt;UberRegSet&gt;::iterator' data-ref="371E">E</dfn> = <a class="local col8 ref" href="#368UberSets" title='UberSets' data-ref="368UberSets">UberSets</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a> <a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-use='c' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col1 ref" href="#371E" title='E' data-ref="371E">E</a>; <a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a>) {</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>    <i>// Initialize all unit weights in this set, and remember the max units/reg.</i></td></tr>
<tr><th id="1642">1642</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col2 decl" id="372Reg" title='Reg' data-type='const llvm::CodeGenRegister *' data-ref="372Reg">Reg</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1643">1643</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="373MaxWeight" title='MaxWeight' data-type='unsigned int' data-ref="373MaxWeight">MaxWeight</dfn> = <var>0</var>, <dfn class="local col4 decl" id="374Weight" title='Weight' data-type='unsigned int' data-ref="374Weight">Weight</dfn> = <var>0</var>;</td></tr>
<tr><th id="1644">1644</th><td>    <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::RegUnitIterator" title='(anonymous namespace)::RegUnitIterator' data-ref="(anonymousnamespace)::RegUnitIterator">RegUnitIterator</a> <dfn class="local col5 decl" id="375UnitI" title='UnitI' data-type='(anonymous namespace)::RegUnitIterator' data-ref="375UnitI">UnitI</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_115RegUnitIteratorC1ERKSt6vectorIPKN4llvm15CodeGenRegisterESaIS5_EE" title='(anonymous namespace)::RegUnitIterator::RegUnitIterator' data-use='c' data-ref="_ZN12_GLOBAL__N_115RegUnitIteratorC1ERKSt6vectorIPKN4llvm15CodeGenRegisterESaIS5_EE">(</a><a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Regs" title='(anonymous namespace)::UberRegSet::Regs' data-use='r' data-ref="(anonymousnamespace)::UberRegSet::Regs">Regs</a>); <a class="local col5 ref" href="#375UnitI" title='UnitI' data-ref="375UnitI">UnitI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv" title='(anonymous namespace)::RegUnitIterator::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator7isValidEv">isValid</a>(); <a class="tu ref" href="#_ZN12_GLOBAL__N_115RegUnitIteratorppEv" title='(anonymous namespace)::RegUnitIterator::operator++' data-use='c' data-ref="_ZN12_GLOBAL__N_115RegUnitIteratorppEv">++</a><a class="local col5 ref" href="#375UnitI" title='UnitI' data-ref="375UnitI">UnitI</a>) {</td></tr>
<tr><th id="1645">1645</th><td>      <b>if</b> (<a class="local col2 ref" href="#372Reg" title='Reg' data-ref="372Reg">Reg</a> != <a class="local col5 ref" href="#375UnitI" title='UnitI' data-ref="375UnitI">UnitI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIterator6getRegEv" title='(anonymous namespace)::RegUnitIterator::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1646">1646</th><td>        <b>if</b> (<a class="local col4 ref" href="#374Weight" title='Weight' data-ref="374Weight">Weight</a> &gt; <a class="local col3 ref" href="#373MaxWeight" title='MaxWeight' data-ref="373MaxWeight">MaxWeight</a>)</td></tr>
<tr><th id="1647">1647</th><td>          <a class="local col3 ref" href="#373MaxWeight" title='MaxWeight' data-ref="373MaxWeight">MaxWeight</a> = <a class="local col4 ref" href="#374Weight" title='Weight' data-ref="374Weight">Weight</a>;</td></tr>
<tr><th id="1648">1648</th><td>        <a class="local col2 ref" href="#372Reg" title='Reg' data-ref="372Reg">Reg</a> = <a class="local col5 ref" href="#375UnitI" title='UnitI' data-ref="375UnitI">UnitI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIterator6getRegEv" title='(anonymous namespace)::RegUnitIterator::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIterator6getRegEv">getReg</a>();</td></tr>
<tr><th id="1649">1649</th><td>        <a class="local col4 ref" href="#374Weight" title='Weight' data-ref="374Weight">Weight</a> = <var>0</var>;</td></tr>
<tr><th id="1650">1650</th><td>      }</td></tr>
<tr><th id="1651">1651</th><td>      <b>if</b> (!<a class="local col9 ref" href="#369RegBank" title='RegBank' data-ref="369RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIteratordeEv" title='(anonymous namespace)::RegUnitIterator::operator*' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIteratordeEv">*</a><a class="local col5 ref" href="#375UnitI" title='UnitI' data-ref="375UnitI">UnitI</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Artificial" title='llvm::RegUnit::Artificial' data-ref="llvm::RegUnit::Artificial">Artificial</a>) {</td></tr>
<tr><th id="1652">1652</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="376UWeight" title='UWeight' data-type='unsigned int' data-ref="376UWeight">UWeight</dfn> = <a class="local col9 ref" href="#369RegBank" title='RegBank' data-ref="369RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIteratordeEv" title='(anonymous namespace)::RegUnitIterator::operator*' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIteratordeEv">*</a><a class="local col5 ref" href="#375UnitI" title='UnitI' data-ref="375UnitI">UnitI</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a>;</td></tr>
<tr><th id="1653">1653</th><td>        <b>if</b> (!<a class="local col6 ref" href="#376UWeight" title='UWeight' data-ref="376UWeight">UWeight</a>) {</td></tr>
<tr><th id="1654">1654</th><td>          <a class="local col6 ref" href="#376UWeight" title='UWeight' data-ref="376UWeight">UWeight</a> = <var>1</var>;</td></tr>
<tr><th id="1655">1655</th><td>          <a class="local col9 ref" href="#369RegBank" title='RegBank' data-ref="369RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank21increaseRegUnitWeightEjj" title='llvm::CodeGenRegBank::increaseRegUnitWeight' data-ref="_ZN4llvm14CodeGenRegBank21increaseRegUnitWeightEjj">increaseRegUnitWeight</a>(<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RegUnitIteratordeEv" title='(anonymous namespace)::RegUnitIterator::operator*' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RegUnitIteratordeEv">*</a><a class="local col5 ref" href="#375UnitI" title='UnitI' data-ref="375UnitI">UnitI</a>, <a class="local col6 ref" href="#376UWeight" title='UWeight' data-ref="376UWeight">UWeight</a>);</td></tr>
<tr><th id="1656">1656</th><td>        }</td></tr>
<tr><th id="1657">1657</th><td>        <a class="local col4 ref" href="#374Weight" title='Weight' data-ref="374Weight">Weight</a> += <a class="local col6 ref" href="#376UWeight" title='UWeight' data-ref="376UWeight">UWeight</a>;</td></tr>
<tr><th id="1658">1658</th><td>      }</td></tr>
<tr><th id="1659">1659</th><td>    }</td></tr>
<tr><th id="1660">1660</th><td>    <b>if</b> (<a class="local col4 ref" href="#374Weight" title='Weight' data-ref="374Weight">Weight</a> &gt; <a class="local col3 ref" href="#373MaxWeight" title='MaxWeight' data-ref="373MaxWeight">MaxWeight</a>)</td></tr>
<tr><th id="1661">1661</th><td>      <a class="local col3 ref" href="#373MaxWeight" title='MaxWeight' data-ref="373MaxWeight">MaxWeight</a> = <a class="local col4 ref" href="#374Weight" title='Weight' data-ref="374Weight">Weight</a>;</td></tr>
<tr><th id="1662">1662</th><td>    <b>if</b> (<a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Weight" title='(anonymous namespace)::UberRegSet::Weight' data-use='r' data-ref="(anonymousnamespace)::UberRegSet::Weight">Weight</a> != <a class="local col3 ref" href="#373MaxWeight" title='MaxWeight' data-ref="373MaxWeight">MaxWeight</a>) {</td></tr>
<tr><th id="1663">1663</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot;UberSet &quot; &lt;&lt; I - UberSets.begin() &lt;&lt; &quot; Weight &quot; &lt;&lt; MaxWeight; for (auto &amp;Unit : I-&gt;Regs) dbgs() &lt;&lt; &quot; &quot; &lt;&lt; Unit-&gt;getName(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UberSet "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a> <a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator-" title='__gnu_cxx::operator-' data-use='c' data-ref="__gnu_cxx::operator-">-</a> <a class="local col8 ref" href="#368UberSets" title='UberSets' data-ref="368UberSets">UberSets</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-use='c' data-ref="_ZNSt6vector5beginEv">begin</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Weight "</q></td></tr>
<tr><th id="1664">1664</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#373MaxWeight" title='MaxWeight' data-ref="373MaxWeight">MaxWeight</a>;</td></tr>
<tr><th id="1665">1665</th><td>                 <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="377Unit" title='Unit' data-type='const llvm::CodeGenRegister *&amp;' data-ref="377Unit">Unit</dfn></td></tr>
<tr><th id="1666">1666</th><td>                      : <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Regs" title='(anonymous namespace)::UberRegSet::Regs' data-ref="(anonymousnamespace)::UberRegSet::Regs">Regs</a>) <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1667">1667</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col7 ref" href="#1663" title='Unit' data-ref="377Unit">Unit</a>-&gt;<a class="ref" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>();</td></tr>
<tr><th id="1668">1668</th><td>                 <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1669">1669</th><td>      <i>// Update the set weight.</i></td></tr>
<tr><th id="1670">1670</th><td>      <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Weight" title='(anonymous namespace)::UberRegSet::Weight' data-use='w' data-ref="(anonymousnamespace)::UberRegSet::Weight">Weight</a> = <a class="local col3 ref" href="#373MaxWeight" title='MaxWeight' data-ref="373MaxWeight">MaxWeight</a>;</td></tr>
<tr><th id="1671">1671</th><td>    }</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td>    <i>// Find singular determinants.</i></td></tr>
<tr><th id="1674">1674</th><td>    <b>for</b> (<em>const</em> <em>auto</em> <dfn class="local col8 decl" id="378R" title='R' data-type='const llvm::CodeGenRegister *const' data-ref="378R">R</dfn> : <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Regs" title='(anonymous namespace)::UberRegSet::Regs' data-ref="(anonymousnamespace)::UberRegSet::Regs">Regs</a>) {</td></tr>
<tr><th id="1675">1675</th><td>      <b>if</b> (<a class="local col8 ref" href="#378R" title='R' data-ref="378R">R</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5countEv" title='llvm::SparseBitVector::count' data-ref="_ZNK4llvm15SparseBitVector5countEv">count</a>() == <var>1</var> &amp;&amp; <a class="local col8 ref" href="#378R" title='R' data-ref="378R">R</a>-&gt;<a class="ref" href="#_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::getWeight' data-ref="_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE">getWeight</a>(<a class="local col9 ref" href="#369RegBank" title='RegBank' data-ref="369RegBank">RegBank</a>) == <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Weight" title='(anonymous namespace)::UberRegSet::Weight' data-use='r' data-ref="(anonymousnamespace)::UberRegSet::Weight">Weight</a>) {</td></tr>
<tr><th id="1676">1676</th><td>        <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="tu ref" href="#(anonymousnamespace)::UberRegSet::SingularDeterminants" title='(anonymous namespace)::UberRegSet::SingularDeterminants' data-use='w' data-ref="(anonymousnamespace)::UberRegSet::SingularDeterminants">SingularDeterminants</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectoroRERKNS_15SparseBitVectorIXT_EEE" title='llvm::SparseBitVector::operator|=' data-ref="_ZN4llvm15SparseBitVectoroRERKNS_15SparseBitVectorIXT_EEE">|=</a> <a class="local col8 ref" href="#378R" title='R' data-ref="378R">R</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>();</td></tr>
<tr><th id="1677">1677</th><td>      }</td></tr>
<tr><th id="1678">1678</th><td>    }</td></tr>
<tr><th id="1679">1679</th><td>  }</td></tr>
<tr><th id="1680">1680</th><td>}</td></tr>
<tr><th id="1681">1681</th><td></td></tr>
<tr><th id="1682">1682</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// normalizeWeight is a computeRegUnitWeights helper that adjusts the weight of</i></td></tr>
<tr><th id="1683">1683</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// a register and its subregisters so that they have the same weight as their</i></td></tr>
<tr><th id="1684">1684</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// UberSet. Self-recursion processes the subregister tree in postorder so</i></td></tr>
<tr><th id="1685">1685</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// subregisters are normalized first.</i></td></tr>
<tr><th id="1686">1686</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">//</i></td></tr>
<tr><th id="1687">1687</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// Side effects:</i></td></tr>
<tr><th id="1688">1688</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// - creates new adopted register units</i></td></tr>
<tr><th id="1689">1689</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// - causes superregisters to inherit adopted units</i></td></tr>
<tr><th id="1690">1690</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// - increases the weight of "singular" units</i></td></tr>
<tr><th id="1691">1691</th><td><i  data-doc="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">// - induces recomputation of UberWeights.</i></td></tr>
<tr><th id="1692">1692</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632" title='normalizeWeight' data-type='bool normalizeWeight(llvm::CodeGenRegister * Reg, std::vector&lt;UberRegSet&gt; &amp; UberSets, std::vector&lt;UberRegSet *&gt; &amp; RegSets, llvm::BitVector &amp; NormalRegs, CodeGenRegister::RegUnitList &amp; NormalUnits, llvm::CodeGenRegBank &amp; RegBank)' data-ref="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">normalizeWeight</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col9 decl" id="379Reg" title='Reg' data-type='llvm::CodeGenRegister *' data-ref="379Reg">Reg</dfn>,</td></tr>
<tr><th id="1693">1693</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a>&gt; &amp;<dfn class="local col0 decl" id="380UberSets" title='UberSets' data-type='std::vector&lt;UberRegSet&gt; &amp;' data-ref="380UberSets">UberSets</dfn>,</td></tr>
<tr><th id="1694">1694</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a>*&gt; &amp;<dfn class="local col1 decl" id="381RegSets" title='RegSets' data-type='std::vector&lt;UberRegSet *&gt; &amp;' data-ref="381RegSets">RegSets</dfn>,</td></tr>
<tr><th id="1695">1695</th><td>                            <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="382NormalRegs" title='NormalRegs' data-type='llvm::BitVector &amp;' data-ref="382NormalRegs">NormalRegs</dfn>,</td></tr>
<tr><th id="1696">1696</th><td>                            <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a> &amp;<dfn class="local col3 decl" id="383NormalUnits" title='NormalUnits' data-type='CodeGenRegister::RegUnitList &amp;' data-ref="383NormalUnits">NormalUnits</dfn>,</td></tr>
<tr><th id="1697">1697</th><td>                            <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a> &amp;<dfn class="local col4 decl" id="384RegBank" title='RegBank' data-type='llvm::CodeGenRegBank &amp;' data-ref="384RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="1698">1698</th><td>  <a class="local col2 ref" href="#382NormalRegs" title='NormalRegs' data-ref="382NormalRegs">NormalRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a> + <var>1</var>, <a class="local col2 ref" href="#382NormalRegs" title='NormalRegs' data-ref="382NormalRegs">NormalRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>()));</td></tr>
<tr><th id="1699">1699</th><td>  <b>if</b> (<a class="local col2 ref" href="#382NormalRegs" title='NormalRegs' data-ref="382NormalRegs">NormalRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>))</td></tr>
<tr><th id="1700">1700</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1701">1701</th><td>  <a class="local col2 ref" href="#382NormalRegs" title='NormalRegs' data-ref="382NormalRegs">NormalRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>  <em>bool</em> <dfn class="local col5 decl" id="385Changed" title='Changed' data-type='bool' data-ref="385Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1704">1704</th><td>  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col6 decl" id="386SRM" title='SRM' data-type='const CodeGenRegister::SubRegMap &amp;' data-ref="386SRM">SRM</dfn> = <a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>();</td></tr>
<tr><th id="1705">1705</th><td>  <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col7 decl" id="387SRI" title='SRI' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="387SRI">SRI</dfn> = <a class="local col6 ref" href="#386SRM" title='SRM' data-ref="386SRM">SRM</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="1706">1706</th><td>         <dfn class="local col8 decl" id="388SRE" title='SRE' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="388SRE">SRE</dfn> = <a class="local col6 ref" href="#386SRM" title='SRM' data-ref="386SRM">SRM</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>(); <a class="local col7 ref" href="#387SRI" title='SRI' data-ref="387SRI">SRI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col8 ref" href="#388SRE" title='SRE' data-ref="388SRE">SRE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col7 ref" href="#387SRI" title='SRI' data-ref="387SRI">SRI</a>) {</td></tr>
<tr><th id="1707">1707</th><td>    <b>if</b> (<a class="local col7 ref" href="#387SRI" title='SRI' data-ref="387SRI">SRI</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a> == <a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>)</td></tr>
<tr><th id="1708">1708</th><td>      <b>continue</b>; <i>// self-cycles happen</i></td></tr>
<tr><th id="1709">1709</th><td></td></tr>
<tr><th id="1710">1710</th><td>    <a class="local col5 ref" href="#385Changed" title='Changed' data-ref="385Changed">Changed</a> |= <a class="tu ref" href="#_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632" title='normalizeWeight' data-use='c' data-ref="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">normalizeWeight</a>(<a class="local col7 ref" href="#387SRI" title='SRI' data-ref="387SRI">SRI</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>, <span class='refarg'><a class="local col0 ref" href="#380UberSets" title='UberSets' data-ref="380UberSets">UberSets</a></span>, <span class='refarg'><a class="local col1 ref" href="#381RegSets" title='RegSets' data-ref="381RegSets">RegSets</a></span>,</td></tr>
<tr><th id="1711">1711</th><td>                               <span class='refarg'><a class="local col2 ref" href="#382NormalRegs" title='NormalRegs' data-ref="382NormalRegs">NormalRegs</a></span>, <span class='refarg'><a class="local col3 ref" href="#383NormalUnits" title='NormalUnits' data-ref="383NormalUnits">NormalUnits</a></span>, <span class='refarg'><a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a></span>);</td></tr>
<tr><th id="1712">1712</th><td>  }</td></tr>
<tr><th id="1713">1713</th><td>  <i>// Postorder register normalization.</i></td></tr>
<tr><th id="1714">1714</th><td><i></i></td></tr>
<tr><th id="1715">1715</th><td><i>  // Inherit register units newly adopted by subregisters.</i></td></tr>
<tr><th id="1716">1716</th><td>  <b>if</b> (<a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="#_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::inheritRegUnits' data-ref="_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE">inheritRegUnits</a>(<span class='refarg'><a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a></span>))</td></tr>
<tr><th id="1717">1717</th><td>    <a class="tu ref" href="#_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE" title='computeUberWeights' data-use='c' data-ref="_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE">computeUberWeights</a>(<span class='refarg'><a class="local col0 ref" href="#380UberSets" title='UberSets' data-ref="380UberSets">UberSets</a></span>, <span class='refarg'><a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a></span>);</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td>  <i>// Check if this register is too skinny for its UberRegSet.</i></td></tr>
<tr><th id="1720">1720</th><td>  <a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a> *<dfn class="local col9 decl" id="389UberSet" title='UberSet' data-type='(anonymous namespace)::UberRegSet *' data-ref="389UberSet">UberSet</dfn> = <a class="local col1 ref" href="#381RegSets" title='RegSets' data-ref="381RegSets">RegSets</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank11getRegIndexEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegBank::getRegIndex' data-ref="_ZNK4llvm14CodeGenRegBank11getRegIndexEPKNS_15CodeGenRegisterE">getRegIndex</a>(<a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>)]</a>;</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="390RegWeight" title='RegWeight' data-type='unsigned int' data-ref="390RegWeight">RegWeight</dfn> = <a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="#_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::getWeight' data-ref="_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE">getWeight</a>(<a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a>);</td></tr>
<tr><th id="1723">1723</th><td>  <b>if</b> (<a class="local col9 ref" href="#389UberSet" title='UberSet' data-ref="389UberSet">UberSet</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Weight" title='(anonymous namespace)::UberRegSet::Weight' data-use='r' data-ref="(anonymousnamespace)::UberRegSet::Weight">Weight</a> &gt; <a class="local col0 ref" href="#390RegWeight" title='RegWeight' data-ref="390RegWeight">RegWeight</a>) {</td></tr>
<tr><th id="1724">1724</th><td>    <i>// A register unit's weight can be adjusted only if it is the singular unit</i></td></tr>
<tr><th id="1725">1725</th><td><i>    // for this register, has not been used to normalize a subregister's set,</i></td></tr>
<tr><th id="1726">1726</th><td><i>    // and has not already been used to singularly determine this UberRegSet.</i></td></tr>
<tr><th id="1727">1727</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="391AdjustUnit" title='AdjustUnit' data-type='unsigned int' data-ref="391AdjustUnit">AdjustUnit</dfn> = <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator*' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv">*</a><a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>();</td></tr>
<tr><th id="1728">1728</th><td>    <b>if</b> (<a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>().<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5countEv" title='llvm::SparseBitVector::count' data-ref="_ZNK4llvm15SparseBitVector5countEv">count</a>() != <var>1</var></td></tr>
<tr><th id="1729">1729</th><td>        || <a class="tu ref" href="#_ZL10hasRegUnitRN4llvm15SparseBitVectorILj128EEEj" title='hasRegUnit' data-use='c' data-ref="_ZL10hasRegUnitRN4llvm15SparseBitVectorILj128EEEj">hasRegUnit</a>(<span class='refarg'><a class="local col3 ref" href="#383NormalUnits" title='NormalUnits' data-ref="383NormalUnits">NormalUnits</a></span>, <a class="local col1 ref" href="#391AdjustUnit" title='AdjustUnit' data-ref="391AdjustUnit">AdjustUnit</a>)</td></tr>
<tr><th id="1730">1730</th><td>        || <a class="tu ref" href="#_ZL10hasRegUnitRN4llvm15SparseBitVectorILj128EEEj" title='hasRegUnit' data-use='c' data-ref="_ZL10hasRegUnitRN4llvm15SparseBitVectorILj128EEEj">hasRegUnit</a>(<span class='refarg'><a class="local col9 ref" href="#389UberSet" title='UberSet' data-ref="389UberSet">UberSet</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::UberRegSet::SingularDeterminants" title='(anonymous namespace)::UberRegSet::SingularDeterminants' data-use='a' data-ref="(anonymousnamespace)::UberRegSet::SingularDeterminants">SingularDeterminants</a></span>, <a class="local col1 ref" href="#391AdjustUnit" title='AdjustUnit' data-ref="391AdjustUnit">AdjustUnit</a>)) {</td></tr>
<tr><th id="1731">1731</th><td>      <i>// We don't have an adjustable unit, so adopt a new one.</i></td></tr>
<tr><th id="1732">1732</th><td>      <a class="local col1 ref" href="#391AdjustUnit" title='AdjustUnit' data-ref="391AdjustUnit">AdjustUnit</a> = <a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank10newRegUnitEj" title='llvm::CodeGenRegBank::newRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10newRegUnitEj">newRegUnit</a>(<a class="local col9 ref" href="#389UberSet" title='UberSet' data-ref="389UberSet">UberSet</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Weight" title='(anonymous namespace)::UberRegSet::Weight' data-use='r' data-ref="(anonymousnamespace)::UberRegSet::Weight">Weight</a> - <a class="local col0 ref" href="#390RegWeight" title='RegWeight' data-ref="390RegWeight">RegWeight</a>);</td></tr>
<tr><th id="1733">1733</th><td>      <a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm15CodeGenRegister12adoptRegUnitEj" title='llvm::CodeGenRegister::adoptRegUnit' data-ref="_ZN4llvm15CodeGenRegister12adoptRegUnitEj">adoptRegUnit</a>(<a class="local col1 ref" href="#391AdjustUnit" title='AdjustUnit' data-ref="391AdjustUnit">AdjustUnit</a>);</td></tr>
<tr><th id="1734">1734</th><td>      <i>// Adopting a unit does not immediately require recomputing set weights.</i></td></tr>
<tr><th id="1735">1735</th><td>    }</td></tr>
<tr><th id="1736">1736</th><td>    <b>else</b> {</td></tr>
<tr><th id="1737">1737</th><td>      <i>// Adjust the existing single unit.</i></td></tr>
<tr><th id="1738">1738</th><td>      <b>if</b> (!<a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank10getRegUnitEj" title='llvm::CodeGenRegBank::getRegUnit' data-ref="_ZN4llvm14CodeGenRegBank10getRegUnitEj">getRegUnit</a>(<a class="local col1 ref" href="#391AdjustUnit" title='AdjustUnit' data-ref="391AdjustUnit">AdjustUnit</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Artificial" title='llvm::RegUnit::Artificial' data-ref="llvm::RegUnit::Artificial">Artificial</a>)</td></tr>
<tr><th id="1739">1739</th><td>        <a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank21increaseRegUnitWeightEjj" title='llvm::CodeGenRegBank::increaseRegUnitWeight' data-ref="_ZN4llvm14CodeGenRegBank21increaseRegUnitWeightEjj">increaseRegUnitWeight</a>(<a class="local col1 ref" href="#391AdjustUnit" title='AdjustUnit' data-ref="391AdjustUnit">AdjustUnit</a>, <a class="local col9 ref" href="#389UberSet" title='UberSet' data-ref="389UberSet">UberSet</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::UberRegSet::Weight" title='(anonymous namespace)::UberRegSet::Weight' data-use='r' data-ref="(anonymousnamespace)::UberRegSet::Weight">Weight</a> - <a class="local col0 ref" href="#390RegWeight" title='RegWeight' data-ref="390RegWeight">RegWeight</a>);</td></tr>
<tr><th id="1740">1740</th><td>      <i>// The unit may be shared among sets and registers within this set.</i></td></tr>
<tr><th id="1741">1741</th><td>      <a class="tu ref" href="#_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE" title='computeUberWeights' data-use='c' data-ref="_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE">computeUberWeights</a>(<span class='refarg'><a class="local col0 ref" href="#380UberSets" title='UberSets' data-ref="380UberSets">UberSets</a></span>, <span class='refarg'><a class="local col4 ref" href="#384RegBank" title='RegBank' data-ref="384RegBank">RegBank</a></span>);</td></tr>
<tr><th id="1742">1742</th><td>    }</td></tr>
<tr><th id="1743">1743</th><td>    <a class="local col5 ref" href="#385Changed" title='Changed' data-ref="385Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1744">1744</th><td>  }</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>  <i>// Mark these units normalized so superregisters can't change their weights.</i></td></tr>
<tr><th id="1747">1747</th><td>  <a class="local col3 ref" href="#383NormalUnits" title='NormalUnits' data-ref="383NormalUnits">NormalUnits</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectoroRERKNS_15SparseBitVectorIXT_EEE" title='llvm::SparseBitVector::operator|=' data-ref="_ZN4llvm15SparseBitVectoroRERKNS_15SparseBitVectorIXT_EEE">|=</a> <a class="local col9 ref" href="#379Reg" title='Reg' data-ref="379Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>();</td></tr>
<tr><th id="1748">1748</th><td></td></tr>
<tr><th id="1749">1749</th><td>  <b>return</b> <a class="local col5 ref" href="#385Changed" title='Changed' data-ref="385Changed">Changed</a>;</td></tr>
<tr><th id="1750">1750</th><td>}</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td><i>// Compute a weight for each register unit created during getSubRegs.</i></td></tr>
<tr><th id="1753">1753</th><td><i>//</i></td></tr>
<tr><th id="1754">1754</th><td><i>// The goal is that two registers in the same class will have the same weight,</i></td></tr>
<tr><th id="1755">1755</th><td><i>// where each register's weight is defined as sum of its units' weights.</i></td></tr>
<tr><th id="1756">1756</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank21computeRegUnitWeightsEv" title='llvm::CodeGenRegBank::computeRegUnitWeights' data-ref="_ZN4llvm14CodeGenRegBank21computeRegUnitWeightsEv">computeRegUnitWeights</dfn>() {</td></tr>
<tr><th id="1757">1757</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a>&gt; <a class="tu ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="392UberSets" title='UberSets' data-type='std::vector&lt;UberRegSet&gt;' data-ref="392UberSets">UberSets</dfn>;</td></tr>
<tr><th id="1758">1758</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::UberRegSet" title='(anonymous namespace)::UberRegSet' data-ref="(anonymousnamespace)::UberRegSet">UberRegSet</a>*&gt; <dfn class="local col3 decl" id="393RegSets" title='RegSets' data-type='std::vector&lt;UberRegSet *&gt;' data-ref="393RegSets">RegSets</dfn><a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1EmRKT0_">(</a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>());</td></tr>
<tr><th id="1759">1759</th><td>  <a class="tu ref" href="#_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE" title='computeUberSets' data-use='c' data-ref="_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE">computeUberSets</a>(<span class='refarg'><a class="local col2 ref" href="#392UberSets" title='UberSets' data-ref="392UberSets">UberSets</a></span>, <span class='refarg'><a class="local col3 ref" href="#393RegSets" title='RegSets' data-ref="393RegSets">RegSets</a></span>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1760">1760</th><td>  <i>// UberSets and RegSets are now immutable.</i></td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td>  <a class="tu ref" href="#_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE" title='computeUberWeights' data-use='c' data-ref="_ZL18computeUberWeightsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERN4llvm14CodeGenRegBankE">computeUberWeights</a>(<span class='refarg'><a class="local col2 ref" href="#392UberSets" title='UberSets' data-ref="392UberSets">UberSets</a></span>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1763">1763</th><td></td></tr>
<tr><th id="1764">1764</th><td>  <i>// Iterate over each Register, normalizing the unit weights until reaching</i></td></tr>
<tr><th id="1765">1765</th><td><i>  // a fix point.</i></td></tr>
<tr><th id="1766">1766</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="394NumIters" title='NumIters' data-type='unsigned int' data-ref="394NumIters">NumIters</dfn> = <var>0</var>;</td></tr>
<tr><th id="1767">1767</th><td>  <b>for</b> (<em>bool</em> <dfn class="local col5 decl" id="395Changed" title='Changed' data-type='bool' data-ref="395Changed">Changed</dfn> = <b>true</b>; <a class="local col5 ref" href="#395Changed" title='Changed' data-ref="395Changed">Changed</a>; ++<a class="local col4 ref" href="#394NumIters" title='NumIters' data-ref="394NumIters">NumIters</a>) {</td></tr>
<tr><th id="1768">1768</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumIters &lt;= NumNativeRegUnits &amp;&amp; &quot;Runaway register unit weights&quot;) ? void (0) : __assert_fail (&quot;NumIters &lt;= NumNativeRegUnits &amp;&amp; \&quot;Runaway register unit weights\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1768, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#394NumIters" title='NumIters' data-ref="394NumIters">NumIters</a> &lt;= <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::NumNativeRegUnits" title='llvm::CodeGenRegBank::NumNativeRegUnits' data-ref="llvm::CodeGenRegBank::NumNativeRegUnits">NumNativeRegUnits</a> &amp;&amp; <q>"Runaway register unit weights"</q>);</td></tr>
<tr><th id="1769">1769</th><td>    <a class="local col5 ref" href="#395Changed" title='Changed' data-ref="395Changed">Changed</a> = <b>false</b>;</td></tr>
<tr><th id="1770">1770</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="396Reg" title='Reg' data-type='llvm::CodeGenRegister &amp;' data-ref="396Reg">Reg</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>) {</td></tr>
<tr><th id="1771">1771</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnitList" title='llvm::CodeGenRegister::RegUnitList' data-type='SparseBitVector&lt;&gt;' data-ref="llvm::CodeGenRegister::RegUnitList">RegUnitList</a> <a class="ref fake" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVectorC1Ev" title='llvm::SparseBitVector::SparseBitVector&lt;ElementSize&gt;' data-ref="_ZN4llvm15SparseBitVectorC1Ev"></a><dfn class="local col7 decl" id="397NormalUnits" title='NormalUnits' data-type='CodeGenRegister::RegUnitList' data-ref="397NormalUnits">NormalUnits</dfn>;</td></tr>
<tr><th id="1772">1772</th><td>      <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ev" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ev"></a><dfn class="local col8 decl" id="398NormalRegs" title='NormalRegs' data-type='llvm::BitVector' data-ref="398NormalRegs">NormalRegs</dfn>;</td></tr>
<tr><th id="1773">1773</th><td>      <a class="local col5 ref" href="#395Changed" title='Changed' data-ref="395Changed">Changed</a> |= <a class="tu ref" href="#_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632" title='normalizeWeight' data-use='c' data-ref="_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632">normalizeWeight</a>(&amp;<a class="local col6 ref" href="#396Reg" title='Reg' data-ref="396Reg">Reg</a>, <span class='refarg'><a class="local col2 ref" href="#392UberSets" title='UberSets' data-ref="392UberSets">UberSets</a></span>, <span class='refarg'><a class="local col3 ref" href="#393RegSets" title='RegSets' data-ref="393RegSets">RegSets</a></span>, <span class='refarg'><a class="local col8 ref" href="#398NormalRegs" title='NormalRegs' data-ref="398NormalRegs">NormalRegs</a></span>,</td></tr>
<tr><th id="1774">1774</th><td>                                 <span class='refarg'><a class="local col7 ref" href="#397NormalUnits" title='NormalUnits' data-ref="397NormalUnits">NormalUnits</a></span>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="1775">1775</th><td>    }</td></tr>
<tr><th id="1776">1776</th><td>  }</td></tr>
<tr><th id="1777">1777</th><td>}</td></tr>
<tr><th id="1778">1778</th><td></td></tr>
<tr><th id="1779">1779</th><td><i  data-doc="_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_">// Find a set in UniqueSets with the same elements as Set.</i></td></tr>
<tr><th id="1780">1780</th><td><i  data-doc="_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_">// Return an iterator into UniqueSets.</i></td></tr>
<tr><th id="1781">1781</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::RegUnitSet,std::allocator{llvm::RegUnitSet}}::const_iterator" title='std::vector&lt;llvm::RegUnitSet, std::allocator&lt;llvm::RegUnitSet&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;RegUnitSet, allocator&lt;RegUnitSet&gt; &gt; &gt;' data-ref="std::vector{llvm::RegUnitSet,std::allocator{llvm::RegUnitSet}}::const_iterator">const_iterator</a></td></tr>
<tr><th id="1782">1782</th><td><dfn class="tu decl def" id="_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_" title='findRegUnitSet' data-type='std::vector&lt;RegUnitSet&gt;::const_iterator findRegUnitSet(const std::vector&lt;RegUnitSet&gt; &amp; UniqueSets, const llvm::RegUnitSet &amp; Set)' data-ref="_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_">findRegUnitSet</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a>&gt; &amp;<dfn class="local col9 decl" id="399UniqueSets" title='UniqueSets' data-type='const std::vector&lt;RegUnitSet&gt; &amp;' data-ref="399UniqueSets">UniqueSets</dfn>,</td></tr>
<tr><th id="1783">1783</th><td>               <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a> &amp;<dfn class="local col0 decl" id="400Set" title='Set' data-type='const llvm::RegUnitSet &amp;' data-ref="400Set">Set</dfn>) {</td></tr>
<tr><th id="1784">1784</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::RegUnitSet,std::allocator{llvm::RegUnitSet}}::const_iterator" title='std::vector&lt;llvm::RegUnitSet, std::allocator&lt;llvm::RegUnitSet&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;RegUnitSet, allocator&lt;RegUnitSet&gt; &gt; &gt;' data-ref="std::vector{llvm::RegUnitSet,std::allocator{llvm::RegUnitSet}}::const_iterator">const_iterator</a></td></tr>
<tr><th id="1785">1785</th><td>    <dfn class="local col1 decl" id="401I" title='I' data-type='std::vector&lt;RegUnitSet&gt;::const_iterator' data-ref="401I">I</dfn> = <a class="local col9 ref" href="#399UniqueSets" title='UniqueSets' data-ref="399UniqueSets">UniqueSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <dfn class="local col2 decl" id="402E" title='E' data-type='std::vector&lt;RegUnitSet&gt;::const_iterator' data-ref="402E">E</dfn> = <a class="local col9 ref" href="#399UniqueSets" title='UniqueSets' data-ref="399UniqueSets">UniqueSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>();</td></tr>
<tr><th id="1786">1786</th><td>  <b>for</b>(;<a class="local col1 ref" href="#401I" title='I' data-ref="401I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col2 ref" href="#402E" title='E' data-ref="402E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col1 ref" href="#401I" title='I' data-ref="401I">I</a>) {</td></tr>
<tr><th id="1787">1787</th><td>    <b>if</b> (<a class="local col1 ref" href="#401I" title='I' data-ref="401I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZSteqRKSt6vectorIT_T0_ES4_" title='std::operator==' data-ref="_ZSteqRKSt6vectorIT_T0_ES4_">==</a> <a class="local col0 ref" href="#400Set" title='Set' data-ref="400Set">Set</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>)</td></tr>
<tr><th id="1788">1788</th><td>      <b>break</b>;</td></tr>
<tr><th id="1789">1789</th><td>  }</td></tr>
<tr><th id="1790">1790</th><td>  <b>return</b> <a class="local col1 ref" href="#401I" title='I' data-ref="401I">I</a>;</td></tr>
<tr><th id="1791">1791</th><td>}</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td><i  data-doc="_ZL15isRegUnitSubSetRKSt6vectorIjSaIjEES3_">// Return true if the RUSubSet is a subset of RUSuperSet.</i></td></tr>
<tr><th id="1794">1794</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isRegUnitSubSetRKSt6vectorIjSaIjEES3_" title='isRegUnitSubSet' data-type='bool isRegUnitSubSet(const std::vector&lt;unsigned int&gt; &amp; RUSubSet, const std::vector&lt;unsigned int&gt; &amp; RUSuperSet)' data-ref="_ZL15isRegUnitSubSetRKSt6vectorIjSaIjEES3_">isRegUnitSubSet</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="403RUSubSet" title='RUSubSet' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="403RUSubSet">RUSubSet</dfn>,</td></tr>
<tr><th id="1795">1795</th><td>                            <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="404RUSuperSet" title='RUSuperSet' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="404RUSuperSet">RUSuperSet</dfn>) {</td></tr>
<tr><th id="1796">1796</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt8includesT_S_T0_S0_" title='std::includes' data-ref="_ZSt8includesT_S_T0_S0_">includes</a>(<a class="local col4 ref" href="#404RUSuperSet" title='RUSuperSet' data-ref="404RUSuperSet">RUSuperSet</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <a class="local col4 ref" href="#404RUSuperSet" title='RUSuperSet' data-ref="404RUSuperSet">RUSuperSet</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="1797">1797</th><td>                       <a class="local col3 ref" href="#403RUSubSet" title='RUSubSet' data-ref="403RUSubSet">RUSubSet</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <a class="local col3 ref" href="#403RUSubSet" title='RUSubSet' data-ref="403RUSubSet">RUSubSet</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>());</td></tr>
<tr><th id="1798">1798</th><td>}</td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td><i class="doc">/// Iteratively prune unit sets. Prune subsets that are close to the superset,</i></td></tr>
<tr><th id="1801">1801</th><td><i class="doc">/// but with one or two registers removed. We occasionally have registers like</i></td></tr>
<tr><th id="1802">1802</th><td><i class="doc">/// APSR and PC thrown in with the general registers. We also see many</i></td></tr>
<tr><th id="1803">1803</th><td><i class="doc">/// special-purpose register subsets, such as tail-call and Thumb</i></td></tr>
<tr><th id="1804">1804</th><td><i class="doc">/// encodings. Generating all possible overlapping sets is combinatorial and</i></td></tr>
<tr><th id="1805">1805</th><td><i class="doc">/// overkill for modeling pressure. Ideally we could fix this statically in</i></td></tr>
<tr><th id="1806">1806</th><td><i class="doc">/// tablegen by (1) having the target define register classes that only include</i></td></tr>
<tr><th id="1807">1807</th><td><i class="doc">/// the allocatable registers and marking other classes as non-allocatable and</i></td></tr>
<tr><th id="1808">1808</th><td><i class="doc">/// (2) having a way to mark special purpose classes as "don't-care" classes for</i></td></tr>
<tr><th id="1809">1809</th><td><i class="doc">/// the purpose of pressure.  However, we make an attempt to handle targets that</i></td></tr>
<tr><th id="1810">1810</th><td><i class="doc">/// are not nicely defined by merging nearly identical register unit sets</i></td></tr>
<tr><th id="1811">1811</th><td><i class="doc">/// statically. This generates smaller tables. Then, dynamically, we adjust the</i></td></tr>
<tr><th id="1812">1812</th><td><i class="doc">/// set limit by filtering the reserved registers.</i></td></tr>
<tr><th id="1813">1813</th><td><i class="doc">///</i></td></tr>
<tr><th id="1814">1814</th><td><i class="doc">/// Merge sets only if the units have the same weight. For example, on ARM,</i></td></tr>
<tr><th id="1815">1815</th><td><i class="doc">/// Q-tuples with ssub index 0 include all S regs but also include D16+. We</i></td></tr>
<tr><th id="1816">1816</th><td><i class="doc">/// should not expand the S set to include D regs.</i></td></tr>
<tr><th id="1817">1817</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv" title='llvm::CodeGenRegBank::pruneUnitSets' data-ref="_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv">pruneUnitSets</dfn>() {</td></tr>
<tr><th id="1818">1818</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegClassUnitSets.empty() &amp;&amp; &quot;this invalidates RegClassUnitSets&quot;) ? void (0) : __assert_fail (&quot;RegClassUnitSets.empty() &amp;&amp; \&quot;this invalidates RegClassUnitSets\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1818, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <q>"this invalidates RegClassUnitSets"</q>);</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>  <i>// Form an equivalence class of UnitSets with no significant difference.</i></td></tr>
<tr><th id="1821">1821</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="405SuperSetIDs" title='SuperSetIDs' data-type='std::vector&lt;unsigned int&gt;' data-ref="405SuperSetIDs">SuperSetIDs</dfn>;</td></tr>
<tr><th id="1822">1822</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="406SubIdx" title='SubIdx' data-type='unsigned int' data-ref="406SubIdx">SubIdx</dfn> = <var>0</var>, <dfn class="local col7 decl" id="407EndIdx" title='EndIdx' data-type='unsigned int' data-ref="407EndIdx">EndIdx</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1823">1823</th><td>       <a class="local col6 ref" href="#406SubIdx" title='SubIdx' data-ref="406SubIdx">SubIdx</a> != <a class="local col7 ref" href="#407EndIdx" title='EndIdx' data-ref="407EndIdx">EndIdx</a>; ++<a class="local col6 ref" href="#406SubIdx" title='SubIdx' data-ref="406SubIdx">SubIdx</a>) {</td></tr>
<tr><th id="1824">1824</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a> &amp;<dfn class="local col8 decl" id="408SubSet" title='SubSet' data-type='const llvm::RegUnitSet &amp;' data-ref="408SubSet">SubSet</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#406SubIdx" title='SubIdx' data-ref="406SubIdx">SubIdx</a>]</a>;</td></tr>
<tr><th id="1825">1825</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="409SuperIdx" title='SuperIdx' data-type='unsigned int' data-ref="409SuperIdx">SuperIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="1826">1826</th><td>    <b>for</b> (; <a class="local col9 ref" href="#409SuperIdx" title='SuperIdx' data-ref="409SuperIdx">SuperIdx</a> != <a class="local col7 ref" href="#407EndIdx" title='EndIdx' data-ref="407EndIdx">EndIdx</a>; ++<a class="local col9 ref" href="#409SuperIdx" title='SuperIdx' data-ref="409SuperIdx">SuperIdx</a>) {</td></tr>
<tr><th id="1827">1827</th><td>      <b>if</b> (<a class="local col9 ref" href="#409SuperIdx" title='SuperIdx' data-ref="409SuperIdx">SuperIdx</a> == <a class="local col6 ref" href="#406SubIdx" title='SubIdx' data-ref="406SubIdx">SubIdx</a>)</td></tr>
<tr><th id="1828">1828</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="410UnitWeight" title='UnitWeight' data-type='unsigned int' data-ref="410UnitWeight">UnitWeight</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#408SubSet" title='SubSet' data-ref="408SubSet">SubSet</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<var>0</var>]</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a>;</td></tr>
<tr><th id="1831">1831</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a> &amp;<dfn class="local col1 decl" id="411SuperSet" title='SuperSet' data-type='const llvm::RegUnitSet &amp;' data-ref="411SuperSet">SuperSet</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#409SuperIdx" title='SuperIdx' data-ref="409SuperIdx">SuperIdx</a>]</a>;</td></tr>
<tr><th id="1832">1832</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL15isRegUnitSubSetRKSt6vectorIjSaIjEES3_" title='isRegUnitSubSet' data-use='c' data-ref="_ZL15isRegUnitSubSetRKSt6vectorIjSaIjEES3_">isRegUnitSubSet</a>(<a class="local col8 ref" href="#408SubSet" title='SubSet' data-ref="408SubSet">SubSet</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>, <a class="local col1 ref" href="#411SuperSet" title='SuperSet' data-ref="411SuperSet">SuperSet</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>)</td></tr>
<tr><th id="1833">1833</th><td>          &amp;&amp; (<a class="local col8 ref" href="#408SubSet" title='SubSet' data-ref="408SubSet">SubSet</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <var>3</var> &gt; <a class="local col1 ref" href="#411SuperSet" title='SuperSet' data-ref="411SuperSet">SuperSet</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="1834">1834</th><td>          &amp;&amp; <a class="local col0 ref" href="#410UnitWeight" title='UnitWeight' data-ref="410UnitWeight">UnitWeight</a> == <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#411SuperSet" title='SuperSet' data-ref="411SuperSet">SuperSet</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<var>0</var>]</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a></td></tr>
<tr><th id="1835">1835</th><td>          &amp;&amp; <a class="local col0 ref" href="#410UnitWeight" title='UnitWeight' data-ref="410UnitWeight">UnitWeight</a> == <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#411SuperSet" title='SuperSet' data-ref="411SuperSet">SuperSet</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4backEv" title='std::vector::back' data-ref="_ZNKSt6vector4backEv">back</a>()]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Weight" title='llvm::RegUnit::Weight' data-ref="llvm::RegUnit::Weight">Weight</a>) {</td></tr>
<tr><th id="1836">1836</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot;UnitSet &quot; &lt;&lt; SubIdx &lt;&lt; &quot; subsumed by &quot; &lt;&lt; SuperIdx &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UnitSet "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#406SubIdx" title='SubIdx' data-ref="406SubIdx">SubIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" subsumed by "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#409SuperIdx" title='SuperIdx' data-ref="409SuperIdx">SuperIdx</a></td></tr>
<tr><th id="1837">1837</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1838">1838</th><td>        <i>// We can pick any of the set names for the merged set. Go for the</i></td></tr>
<tr><th id="1839">1839</th><td><i>        // shortest one to avoid picking the name of one of the classes that are</i></td></tr>
<tr><th id="1840">1840</th><td><i>        // artificially created by tablegen. So "FPR128_lo" instead of</i></td></tr>
<tr><th id="1841">1841</th><td><i>        // "QQQQ_with_qsub3_in_FPR128_lo".</i></td></tr>
<tr><th id="1842">1842</th><td>        <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#406SubIdx" title='SubIdx' data-ref="406SubIdx">SubIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string4sizeEv" title='std::__cxx11::basic_string::size' data-ref="_ZNKSt7__cxx1112basic_string4sizeEv">size</a>() &lt; <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#409SuperIdx" title='SuperIdx' data-ref="409SuperIdx">SuperIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string4sizeEv" title='std::__cxx11::basic_string::size' data-ref="_ZNKSt7__cxx1112basic_string4sizeEv">size</a>())</td></tr>
<tr><th id="1843">1843</th><td>          <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#409SuperIdx" title='SuperIdx' data-ref="409SuperIdx">SuperIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE">=</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#406SubIdx" title='SubIdx' data-ref="406SubIdx">SubIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a>;</td></tr>
<tr><th id="1844">1844</th><td>        <b>break</b>;</td></tr>
<tr><th id="1845">1845</th><td>      }</td></tr>
<tr><th id="1846">1846</th><td>    }</td></tr>
<tr><th id="1847">1847</th><td>    <b>if</b> (<a class="local col9 ref" href="#409SuperIdx" title='SuperIdx' data-ref="409SuperIdx">SuperIdx</a> == <a class="local col7 ref" href="#407EndIdx" title='EndIdx' data-ref="407EndIdx">EndIdx</a>)</td></tr>
<tr><th id="1848">1848</th><td>      <a class="local col5 ref" href="#405SuperSetIDs" title='SuperSetIDs' data-ref="405SuperSetIDs">SuperSetIDs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#406SubIdx" title='SubIdx' data-ref="406SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1849">1849</th><td>  }</td></tr>
<tr><th id="1850">1850</th><td>  <i>// Populate PrunedUnitSets with each equivalence class's superset.</i></td></tr>
<tr><th id="1851">1851</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a>&gt; <dfn class="local col2 decl" id="412PrunedUnitSets" title='PrunedUnitSets' data-type='std::vector&lt;RegUnitSet&gt;' data-ref="412PrunedUnitSets">PrunedUnitSets</dfn><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT0_">(</a><a class="local col5 ref" href="#405SuperSetIDs" title='SuperSetIDs' data-ref="405SuperSetIDs">SuperSetIDs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1852">1852</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="413i" title='i' data-type='unsigned int' data-ref="413i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="414e" title='e' data-type='unsigned int' data-ref="414e">e</dfn> = <a class="local col5 ref" href="#405SuperSetIDs" title='SuperSetIDs' data-ref="405SuperSetIDs">SuperSetIDs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#413i" title='i' data-ref="413i">i</a> != <a class="local col4 ref" href="#414e" title='e' data-ref="414e">e</a>; ++<a class="local col3 ref" href="#413i" title='i' data-ref="413i">i</a>) {</td></tr>
<tr><th id="1853">1853</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="415SuperIdx" title='SuperIdx' data-type='unsigned int' data-ref="415SuperIdx">SuperIdx</dfn> = <a class="local col5 ref" href="#405SuperSetIDs" title='SuperSetIDs' data-ref="405SuperSetIDs">SuperSetIDs</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#413i" title='i' data-ref="413i">i</a>]</a>;</td></tr>
<tr><th id="1854">1854</th><td>    <a class="local col2 ref" href="#412PrunedUnitSets" title='PrunedUnitSets' data-ref="412PrunedUnitSets">PrunedUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#413i" title='i' data-ref="413i">i</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE">=</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#415SuperIdx" title='SuperIdx' data-ref="415SuperIdx">SuperIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a>;</td></tr>
<tr><th id="1855">1855</th><td>    <a class="local col2 ref" href="#412PrunedUnitSets" title='PrunedUnitSets' data-ref="412PrunedUnitSets">PrunedUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#413i" title='i' data-ref="413i">i</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#415SuperIdx" title='SuperIdx' data-ref="415SuperIdx">SuperIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a></span>);</td></tr>
<tr><th id="1856">1856</th><td>  }</td></tr>
<tr><th id="1857">1857</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col2 ref" href="#412PrunedUnitSets" title='PrunedUnitSets' data-ref="412PrunedUnitSets">PrunedUnitSets</a></span>);</td></tr>
<tr><th id="1858">1858</th><td>}</td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td><i>// Create a RegUnitSet for each RegClass that contains all units in the class</i></td></tr>
<tr><th id="1861">1861</th><td><i>// including adopted units that are necessary to model register pressure. Then</i></td></tr>
<tr><th id="1862">1862</th><td><i>// iteratively compute RegUnitSets such that the union of any two overlapping</i></td></tr>
<tr><th id="1863">1863</th><td><i>// RegUnitSets is repreresented.</i></td></tr>
<tr><th id="1864">1864</th><td><i>//</i></td></tr>
<tr><th id="1865">1865</th><td><i>// RegisterInfoEmitter will map each RegClass to its RegUnitClass and any</i></td></tr>
<tr><th id="1866">1866</th><td><i>// RegUnitSet that is a superset of that RegUnitClass.</i></td></tr>
<tr><th id="1867">1867</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv" title='llvm::CodeGenRegBank::computeRegUnitSets' data-ref="_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv">computeRegUnitSets</dfn>() {</td></tr>
<tr><th id="1868">1868</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegUnitSets.empty() &amp;&amp; &quot;dirty RegUnitSets&quot;) ? void (0) : __assert_fail (&quot;RegUnitSets.empty() &amp;&amp; \&quot;dirty RegUnitSets\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1868, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <q>"dirty RegUnitSets"</q>);</td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td>  <i>// Compute a unique RegUnitSet for each RegClass.</i></td></tr>
<tr><th id="1871">1871</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="416RegClasses" title='RegClasses' data-type='std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt; &amp;' data-ref="416RegClasses">RegClasses</dfn> = <a class="member" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>();</td></tr>
<tr><th id="1872">1872</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="417RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="417RC">RC</dfn> : <a class="local col6 ref" href="#416RegClasses" title='RegClasses' data-ref="416RegClasses">RegClasses</a>) {</td></tr>
<tr><th id="1873">1873</th><td>    <b>if</b> (!<a class="local col7 ref" href="#417RC" title='RC' data-ref="417RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a> || <a class="local col7 ref" href="#417RC" title='RC' data-ref="417RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a>)</td></tr>
<tr><th id="1874">1874</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td>    <i>// Speculatively grow the RegUnitSets to hold the new set.</i></td></tr>
<tr><th id="1877">1877</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="1878">1878</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE">=</a> <a class="local col7 ref" href="#417RC" title='RC' data-ref="417RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>();</td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td>    <i>// Compute a sorted list of units in this class.</i></td></tr>
<tr><th id="1881">1881</th><td>    <a class="local col7 ref" href="#417RC" title='RC' data-ref="417RC">RC</a>.<a class="ref" href="#_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE" title='llvm::CodeGenRegisterClass::buildRegUnitSet' data-ref="_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE">buildRegUnitSet</a>(*<b>this</b>, <span class='refarg'><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a></span>);</td></tr>
<tr><th id="1882">1882</th><td></td></tr>
<tr><th id="1883">1883</th><td>    <i>// Find an existing RegUnitSet.</i></td></tr>
<tr><th id="1884">1884</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::RegUnitSet,std::allocator{llvm::RegUnitSet}}::const_iterator" title='std::vector&lt;llvm::RegUnitSet, std::allocator&lt;llvm::RegUnitSet&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;RegUnitSet, allocator&lt;RegUnitSet&gt; &gt; &gt;' data-ref="std::vector{llvm::RegUnitSet,std::allocator{llvm::RegUnitSet}}::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="418SetI" title='SetI' data-type='std::vector&lt;RegUnitSet&gt;::const_iterator' data-ref="418SetI">SetI</dfn> =</td></tr>
<tr><th id="1885">1885</th><td>      <a class="tu ref" href="#_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_" title='findRegUnitSet' data-use='c' data-ref="_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_">findRegUnitSet</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>, <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>());</td></tr>
<tr><th id="1886">1886</th><td>    <b>if</b> (<a class="local col8 ref" href="#418SetI" title='SetI' data-ref="418SetI">SetI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()))</td></tr>
<tr><th id="1887">1887</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1888">1888</th><td>  }</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot;\nBefore pruning:\n&quot;; for (unsigned USIdx = 0, USEnd = RegUnitSets.size(); USIdx &lt; USEnd; ++USIdx) { dbgs() &lt;&lt; &quot;UnitSet &quot; &lt;&lt; USIdx &lt;&lt; &quot; &quot; &lt;&lt; RegUnitSets[USIdx].Name &lt;&lt; &quot;:&quot;; for (auto &amp;U : RegUnitSets[USIdx].Units) printRegUnitName(U); dbgs() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nBefore pruning:\n"</q>; <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="419USIdx" title='USIdx' data-type='unsigned int' data-ref="419USIdx">USIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="1891">1891</th><td>                                                   <dfn class="local col0 decl" id="420USEnd" title='USEnd' data-type='unsigned int' data-ref="420USEnd">USEnd</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1892">1892</th><td>                                                   <a class="local col9 ref" href="#1890" title='USIdx' data-ref="419USIdx">USIdx</a> &lt; <a class="local col0 ref" href="#1890" title='USEnd' data-ref="420USEnd">USEnd</a>; ++<a class="local col9 ref" href="#1890" title='USIdx' data-ref="419USIdx">USIdx</a>) {</td></tr>
<tr><th id="1893">1893</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UnitSet "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#1890" title='USIdx' data-ref="419USIdx">USIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>[<a class="local col9 ref" href="#1890" title='USIdx' data-ref="419USIdx">USIdx</a>].<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q>;</td></tr>
<tr><th id="1894">1894</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="421U" title='U' data-type='unsigned int &amp;' data-ref="421U">U</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>[<a class="local col9 ref" href="#1890" title='USIdx' data-ref="419USIdx">USIdx</a>].<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>)</td></tr>
<tr><th id="1895">1895</th><td>      <a class="member" href="#_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj" title='llvm::CodeGenRegBank::printRegUnitName' data-ref="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj">printRegUnitName</a>(<a class="local col1 ref" href="#1890" title='U' data-ref="421U">U</a>);</td></tr>
<tr><th id="1896">1896</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1897">1897</th><td>  });</td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td>  <i>// Iteratively prune unit sets.</i></td></tr>
<tr><th id="1900">1900</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv" title='llvm::CodeGenRegBank::pruneUnitSets' data-ref="_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv">pruneUnitSets</a>();</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot;\nBefore union:\n&quot;; for (unsigned USIdx = 0, USEnd = RegUnitSets.size(); USIdx &lt; USEnd; ++USIdx) { dbgs() &lt;&lt; &quot;UnitSet &quot; &lt;&lt; USIdx &lt;&lt; &quot; &quot; &lt;&lt; RegUnitSets[USIdx].Name &lt;&lt; &quot;:&quot;; for (auto &amp;U : RegUnitSets[USIdx].Units) printRegUnitName(U); dbgs() &lt;&lt; &quot;\n&quot;; } dbgs() &lt;&lt; &quot;\nUnion sets:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nBefore union:\n"</q>; <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="422USIdx" title='USIdx' data-type='unsigned int' data-ref="422USIdx">USIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="1903">1903</th><td>                                                 <dfn class="local col3 decl" id="423USEnd" title='USEnd' data-type='unsigned int' data-ref="423USEnd">USEnd</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1904">1904</th><td>                                                 <a class="local col2 ref" href="#1902" title='USIdx' data-ref="422USIdx">USIdx</a> &lt; <a class="local col3 ref" href="#1902" title='USEnd' data-ref="423USEnd">USEnd</a>; ++<a class="local col2 ref" href="#1902" title='USIdx' data-ref="422USIdx">USIdx</a>) {</td></tr>
<tr><th id="1905">1905</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UnitSet "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#1902" title='USIdx' data-ref="422USIdx">USIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>[<a class="local col2 ref" href="#1902" title='USIdx' data-ref="422USIdx">USIdx</a>].<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q>;</td></tr>
<tr><th id="1906">1906</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="424U" title='U' data-type='unsigned int &amp;' data-ref="424U">U</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>[<a class="local col2 ref" href="#1902" title='USIdx' data-ref="422USIdx">USIdx</a>].<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>)</td></tr>
<tr><th id="1907">1907</th><td>      <a class="member" href="#_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj" title='llvm::CodeGenRegBank::printRegUnitName' data-ref="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj">printRegUnitName</a>(<a class="local col4 ref" href="#1902" title='U' data-ref="424U">U</a>);</td></tr>
<tr><th id="1908">1908</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1909">1909</th><td>  } <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nUnion sets:\n"</q>);</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td>  <i>// Iterate over all unit sets, including new ones added by this loop.</i></td></tr>
<tr><th id="1912">1912</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="425NumRegUnitSubSets" title='NumRegUnitSubSets' data-type='unsigned int' data-ref="425NumRegUnitSubSets">NumRegUnitSubSets</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1913">1913</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="426Idx" title='Idx' data-type='unsigned int' data-ref="426Idx">Idx</dfn> = <var>0</var>, <dfn class="local col7 decl" id="427EndIdx" title='EndIdx' data-type='unsigned int' data-ref="427EndIdx">EndIdx</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a> != <a class="local col7 ref" href="#427EndIdx" title='EndIdx' data-ref="427EndIdx">EndIdx</a>; ++<a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a>) {</td></tr>
<tr><th id="1914">1914</th><td>    <i>// In theory, this is combinatorial. In practice, it needs to be bounded</i></td></tr>
<tr><th id="1915">1915</th><td><i>    // by a small number of sets for regpressure to be efficient.</i></td></tr>
<tr><th id="1916">1916</th><td><i>    // If the assert is hit, we need to implement pruning.</i></td></tr>
<tr><th id="1917">1917</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; (2*NumRegUnitSubSets) &amp;&amp; &quot;runaway unit set inference&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; (2*NumRegUnitSubSets) &amp;&amp; \&quot;runaway unit set inference\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 1917, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a> &lt; (<var>2</var>*<a class="local col5 ref" href="#425NumRegUnitSubSets" title='NumRegUnitSubSets' data-ref="425NumRegUnitSubSets">NumRegUnitSubSets</a>) &amp;&amp; <q>"runaway unit set inference"</q>);</td></tr>
<tr><th id="1918">1918</th><td></td></tr>
<tr><th id="1919">1919</th><td>    <i>// Compare new sets with all original classes.</i></td></tr>
<tr><th id="1920">1920</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="428SearchIdx" title='SearchIdx' data-type='unsigned int' data-ref="428SearchIdx">SearchIdx</dfn> = (<a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a> &gt;= <a class="local col5 ref" href="#425NumRegUnitSubSets" title='NumRegUnitSubSets' data-ref="425NumRegUnitSubSets">NumRegUnitSubSets</a>) ? <var>0</var> : <a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a>+<var>1</var>;</td></tr>
<tr><th id="1921">1921</th><td>         <a class="local col8 ref" href="#428SearchIdx" title='SearchIdx' data-ref="428SearchIdx">SearchIdx</a> != <a class="local col7 ref" href="#427EndIdx" title='EndIdx' data-ref="427EndIdx">EndIdx</a>; ++<a class="local col8 ref" href="#428SearchIdx" title='SearchIdx' data-ref="428SearchIdx">SearchIdx</a>) {</td></tr>
<tr><th id="1922">1922</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col9 decl" id="429Intersection" title='Intersection' data-type='std::set&lt;unsigned int&gt;' data-ref="429Intersection">Intersection</dfn>;</td></tr>
<tr><th id="1923">1923</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt16set_intersectionT_S_T0_S0_T1_" title='std::set_intersection' data-ref="_ZSt16set_intersectionT_S_T0_S0_T1_">set_intersection</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="1924">1924</th><td>                            <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="1925">1925</th><td>                            <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#428SearchIdx" title='SearchIdx' data-ref="428SearchIdx">SearchIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="1926">1926</th><td>                            <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#428SearchIdx" title='SearchIdx' data-ref="428SearchIdx">SearchIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="1927">1927</th><td>                            <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZSt8inserterRT_T0_" title='std::inserter' data-ref="_ZSt8inserterRT_T0_">inserter</a>(<span class='refarg'><a class="local col9 ref" href="#429Intersection" title='Intersection' data-ref="429Intersection">Intersection</a></span>, <a class="local col9 ref" href="#429Intersection" title='Intersection' data-ref="429Intersection">Intersection</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5beginEv" title='std::set::begin' data-ref="_ZNKSt3set5beginEv">begin</a>()));</td></tr>
<tr><th id="1928">1928</th><td>      <b>if</b> (<a class="local col9 ref" href="#429Intersection" title='Intersection' data-ref="429Intersection">Intersection</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5emptyEv" title='std::set::empty' data-ref="_ZNKSt3set5emptyEv">empty</a>())</td></tr>
<tr><th id="1929">1929</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>      <i>// Speculatively grow the RegUnitSets to hold the new set.</i></td></tr>
<tr><th id="1932">1932</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="1933">1933</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a></td></tr>
<tr><th id="1934">1934</th><td>        <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"+"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#428SearchIdx" title='SearchIdx' data-ref="428SearchIdx">SearchIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a>;</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt9set_unionT_S_T0_S0_T1_" title='std::set_union' data-ref="_ZSt9set_unionT_S_T0_S0_T1_">set_union</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="1937">1937</th><td>                     <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#426Idx" title='Idx' data-ref="426Idx">Idx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="1938">1938</th><td>                     <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#428SearchIdx" title='SearchIdx' data-ref="428SearchIdx">SearchIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="1939">1939</th><td>                     <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#428SearchIdx" title='SearchIdx' data-ref="428SearchIdx">SearchIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="1940">1940</th><td>                     <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZSt8inserterRT_T0_" title='std::inserter' data-ref="_ZSt8inserterRT_T0_">inserter</a>(<span class='refarg'><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a></span>,</td></tr>
<tr><th id="1941">1941</th><td>                                   <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>()));</td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td>      <i>// Find an existing RegUnitSet, or add the union to the unique sets.</i></td></tr>
<tr><th id="1944">1944</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::RegUnitSet,std::allocator{llvm::RegUnitSet}}::const_iterator" title='std::vector&lt;llvm::RegUnitSet, std::allocator&lt;llvm::RegUnitSet&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;RegUnitSet, allocator&lt;RegUnitSet&gt; &gt; &gt;' data-ref="std::vector{llvm::RegUnitSet,std::allocator{llvm::RegUnitSet}}::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="430SetI" title='SetI' data-type='std::vector&lt;RegUnitSet&gt;::const_iterator' data-ref="430SetI">SetI</dfn> =</td></tr>
<tr><th id="1945">1945</th><td>        <a class="tu ref" href="#_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_" title='findRegUnitSet' data-use='c' data-ref="_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_">findRegUnitSet</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>, <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>());</td></tr>
<tr><th id="1946">1946</th><td>      <b>if</b> (<a class="local col0 ref" href="#430SetI" title='SetI' data-ref="430SetI">SetI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()))</td></tr>
<tr><th id="1947">1947</th><td>        <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1948">1948</th><td>      <b>else</b> {</td></tr>
<tr><th id="1949">1949</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot;UnitSet &quot; &lt;&lt; RegUnitSets.size() - 1 &lt;&lt; &quot; &quot; &lt;&lt; RegUnitSets.back().Name &lt;&lt; &quot;:&quot;; for (auto &amp;U : RegUnitSets.back().Units) printRegUnitName(U); dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UnitSet "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() - <var>1</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q></td></tr>
<tr><th id="1950">1950</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q>;</td></tr>
<tr><th id="1951">1951</th><td>                   <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="431U" title='U' data-type='unsigned int &amp;' data-ref="431U">U</dfn></td></tr>
<tr><th id="1952">1952</th><td>                        : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>) <a class="member" href="#_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj" title='llvm::CodeGenRegBank::printRegUnitName' data-ref="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj">printRegUnitName</a>(<a class="local col1 ref" href="#1949" title='U' data-ref="431U">U</a>);</td></tr>
<tr><th id="1953">1953</th><td>                   <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="1954">1954</th><td>      }</td></tr>
<tr><th id="1955">1955</th><td>    }</td></tr>
<tr><th id="1956">1956</th><td>  }</td></tr>
<tr><th id="1957">1957</th><td></td></tr>
<tr><th id="1958">1958</th><td>  <i>// Iteratively prune unit sets after inferring supersets.</i></td></tr>
<tr><th id="1959">1959</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv" title='llvm::CodeGenRegBank::pruneUnitSets' data-ref="_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv">pruneUnitSets</a>();</td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; for (unsigned USIdx = 0, USEnd = RegUnitSets.size(); USIdx &lt; USEnd; ++USIdx) { dbgs() &lt;&lt; &quot;UnitSet &quot; &lt;&lt; USIdx &lt;&lt; &quot; &quot; &lt;&lt; RegUnitSets[USIdx].Name &lt;&lt; &quot;:&quot;; for (auto &amp;U : RegUnitSets[USIdx].Units) printRegUnitName(U); dbgs() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1962">1962</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>; <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="432USIdx" title='USIdx' data-type='unsigned int' data-ref="432USIdx">USIdx</dfn> = <var>0</var>, <dfn class="local col3 decl" id="433USEnd" title='USEnd' data-type='unsigned int' data-ref="433USEnd">USEnd</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1963">1963</th><td>                           <a class="local col2 ref" href="#1961" title='USIdx' data-ref="432USIdx">USIdx</a> &lt; <a class="local col3 ref" href="#1961" title='USEnd' data-ref="433USEnd">USEnd</a>; ++<a class="local col2 ref" href="#1961" title='USIdx' data-ref="432USIdx">USIdx</a>) {</td></tr>
<tr><th id="1964">1964</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"UnitSet "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#1961" title='USIdx' data-ref="432USIdx">USIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>[<a class="local col2 ref" href="#1961" title='USIdx' data-ref="432USIdx">USIdx</a>].<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Name" title='llvm::RegUnitSet::Name' data-ref="llvm::RegUnitSet::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q>;</td></tr>
<tr><th id="1965">1965</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="434U" title='U' data-type='unsigned int &amp;' data-ref="434U">U</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>[<a class="local col2 ref" href="#1961" title='USIdx' data-ref="432USIdx">USIdx</a>].<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>)</td></tr>
<tr><th id="1966">1966</th><td>          <a class="member" href="#_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj" title='llvm::CodeGenRegBank::printRegUnitName' data-ref="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj">printRegUnitName</a>(<a class="local col4 ref" href="#1961" title='U' data-ref="434U">U</a>);</td></tr>
<tr><th id="1967">1967</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1968">1968</th><td>      });</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>  <i>// For each register class, list the UnitSets that are supersets.</i></td></tr>
<tr><th id="1971">1971</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col6 ref" href="#416RegClasses" title='RegClasses' data-ref="416RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list4sizeEv" title='std::__cxx11::list::size' data-ref="_ZNKSt7__cxx114list4sizeEv">size</a>());</td></tr>
<tr><th id="1972">1972</th><td>  <em>int</em> <dfn class="local col5 decl" id="435RCIdx" title='RCIdx' data-type='int' data-ref="435RCIdx">RCIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1973">1973</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="436RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="436RC">RC</dfn> : <a class="local col6 ref" href="#416RegClasses" title='RegClasses' data-ref="416RegClasses">RegClasses</a>) {</td></tr>
<tr><th id="1974">1974</th><td>    ++<a class="local col5 ref" href="#435RCIdx" title='RCIdx' data-ref="435RCIdx">RCIdx</a>;</td></tr>
<tr><th id="1975">1975</th><td>    <b>if</b> (!<a class="local col6 ref" href="#436RC" title='RC' data-ref="436RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Allocatable" title='llvm::CodeGenRegisterClass::Allocatable' data-ref="llvm::CodeGenRegisterClass::Allocatable">Allocatable</a>)</td></tr>
<tr><th id="1976">1976</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1977">1977</th><td></td></tr>
<tr><th id="1978">1978</th><td>    <i>// Recompute the sorted list of units in this class.</i></td></tr>
<tr><th id="1979">1979</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="437RCRegUnits" title='RCRegUnits' data-type='std::vector&lt;unsigned int&gt;' data-ref="437RCRegUnits">RCRegUnits</dfn>;</td></tr>
<tr><th id="1980">1980</th><td>    <a class="local col6 ref" href="#436RC" title='RC' data-ref="436RC">RC</a>.<a class="ref" href="#_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE" title='llvm::CodeGenRegisterClass::buildRegUnitSet' data-ref="_ZNK4llvm20CodeGenRegisterClass15buildRegUnitSetERKNS_14CodeGenRegBankERSt6vectorIjSaIjEE">buildRegUnitSet</a>(*<b>this</b>, <span class='refarg'><a class="local col7 ref" href="#437RCRegUnits" title='RCRegUnits' data-ref="437RCRegUnits">RCRegUnits</a></span>);</td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td>    <i>// Don't increase pressure for unallocatable regclasses.</i></td></tr>
<tr><th id="1983">1983</th><td>    <b>if</b> (<a class="local col7 ref" href="#437RCRegUnits" title='RCRegUnits' data-ref="437RCRegUnits">RCRegUnits</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1984">1984</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1985">1985</th><td></td></tr>
<tr><th id="1986">1986</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot;RC &quot; &lt;&lt; RC.getName() &lt;&lt; &quot; Units: \n&quot;; for (auto U : RCRegUnits) printRegUnitName(U); dbgs() &lt;&lt; &quot;\n  UnitSetIDs:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RC "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#436RC" title='RC' data-ref="436RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Units: \n"</q>;</td></tr>
<tr><th id="1987">1987</th><td>               <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="438U" title='U' data-type='unsigned int' data-ref="438U">U</dfn></td></tr>
<tr><th id="1988">1988</th><td>                    : <a class="local col7 ref" href="#437RCRegUnits" title='RCRegUnits' data-ref="437RCRegUnits">RCRegUnits</a>) <a class="member" href="#_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj" title='llvm::CodeGenRegBank::printRegUnitName' data-ref="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj">printRegUnitName</a>(<a class="local col8 ref" href="#1986" title='U' data-ref="438U">U</a>);</td></tr>
<tr><th id="1989">1989</th><td>               <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  UnitSetIDs:"</q>);</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td>    <i>// Find all supersets.</i></td></tr>
<tr><th id="1992">1992</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="439USIdx" title='USIdx' data-type='unsigned int' data-ref="439USIdx">USIdx</dfn> = <var>0</var>, <dfn class="local col0 decl" id="440USEnd" title='USEnd' data-type='unsigned int' data-ref="440USEnd">USEnd</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1993">1993</th><td>         <a class="local col9 ref" href="#439USIdx" title='USIdx' data-ref="439USIdx">USIdx</a> != <a class="local col0 ref" href="#440USEnd" title='USEnd' data-ref="440USEnd">USEnd</a>; ++<a class="local col9 ref" href="#439USIdx" title='USIdx' data-ref="439USIdx">USIdx</a>) {</td></tr>
<tr><th id="1994">1994</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL15isRegUnitSubSetRKSt6vectorIjSaIjEES3_" title='isRegUnitSubSet' data-use='c' data-ref="_ZL15isRegUnitSubSetRKSt6vectorIjSaIjEES3_">isRegUnitSubSet</a>(<a class="local col7 ref" href="#437RCRegUnits" title='RCRegUnits' data-ref="437RCRegUnits">RCRegUnits</a>, <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#439USIdx" title='USIdx' data-ref="439USIdx">USIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>)) {</td></tr>
<tr><th id="1995">1995</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot; &quot; &lt;&lt; USIdx; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#439USIdx" title='USIdx' data-ref="439USIdx">USIdx</a>);</td></tr>
<tr><th id="1996">1996</th><td>        <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#435RCIdx" title='RCIdx' data-ref="435RCIdx">RCIdx</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#439USIdx" title='USIdx' data-ref="439USIdx">USIdx</a>);</td></tr>
<tr><th id="1997">1997</th><td>      }</td></tr>
<tr><th id="1998">1998</th><td>    }</td></tr>
<tr><th id="1999">1999</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc-emitter&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2000">2000</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!RegClassUnitSets[RCIdx].empty() &amp;&amp; &quot;missing unit set for regclass&quot;) ? void (0) : __assert_fail (&quot;!RegClassUnitSets[RCIdx].empty() &amp;&amp; \&quot;missing unit set for regclass\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 2000, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a>[<a class="local col5 ref" href="#435RCIdx" title='RCIdx' data-ref="435RCIdx">RCIdx</a>].<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <q>"missing unit set for regclass"</q>);</td></tr>
<tr><th id="2001">2001</th><td>  }</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td>  <i>// For each register unit, ensure that we have the list of UnitSets that</i></td></tr>
<tr><th id="2004">2004</th><td><i>  // contain the unit. Normally, this matches an existing list of UnitSets for a</i></td></tr>
<tr><th id="2005">2005</th><td><i>  // register class. If not, we create a new entry in RegClassUnitSets as a</i></td></tr>
<tr><th id="2006">2006</th><td><i>  // "fake" register class.</i></td></tr>
<tr><th id="2007">2007</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="441UnitIdx" title='UnitIdx' data-type='unsigned int' data-ref="441UnitIdx">UnitIdx</dfn> = <var>0</var>, <dfn class="local col2 decl" id="442UnitEnd" title='UnitEnd' data-type='unsigned int' data-ref="442UnitEnd">UnitEnd</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::NumNativeRegUnits" title='llvm::CodeGenRegBank::NumNativeRegUnits' data-ref="llvm::CodeGenRegBank::NumNativeRegUnits">NumNativeRegUnits</a>;</td></tr>
<tr><th id="2008">2008</th><td>       <a class="local col1 ref" href="#441UnitIdx" title='UnitIdx' data-ref="441UnitIdx">UnitIdx</a> &lt; <a class="local col2 ref" href="#442UnitEnd" title='UnitEnd' data-ref="442UnitEnd">UnitEnd</a>; ++<a class="local col1 ref" href="#441UnitIdx" title='UnitIdx' data-ref="441UnitIdx">UnitIdx</a>) {</td></tr>
<tr><th id="2009">2009</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="443RUSets" title='RUSets' data-type='std::vector&lt;unsigned int&gt;' data-ref="443RUSets">RUSets</dfn>;</td></tr>
<tr><th id="2010">2010</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="444i" title='i' data-type='unsigned int' data-ref="444i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="445e" title='e' data-type='unsigned int' data-ref="445e">e</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a> != <a class="local col5 ref" href="#445e" title='e' data-ref="445e">e</a>; ++<a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a>) {</td></tr>
<tr><th id="2011">2011</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::RegUnitSet" title='llvm::RegUnitSet' data-ref="llvm::RegUnitSet">RegUnitSet</a> &amp;<dfn class="local col6 decl" id="446RUSet" title='RUSet' data-type='llvm::RegUnitSet &amp;' data-ref="446RUSet">RUSet</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a>]</a>;</td></tr>
<tr><th id="2012">2012</th><td>      <b>if</b> (!<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col6 ref" href="#446RUSet" title='RUSet' data-ref="446RUSet">RUSet</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a></span>, <a class="local col1 ref" href="#441UnitIdx" title='UnitIdx' data-ref="441UnitIdx">UnitIdx</a>))</td></tr>
<tr><th id="2013">2013</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2014">2014</th><td>      <a class="local col3 ref" href="#443RUSets" title='RUSets' data-ref="443RUSets">RUSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a>);</td></tr>
<tr><th id="2015">2015</th><td>    }</td></tr>
<tr><th id="2016">2016</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="447RCUnitSetsIdx" title='RCUnitSetsIdx' data-type='unsigned int' data-ref="447RCUnitSetsIdx">RCUnitSetsIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="2017">2017</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="448e" title='e' data-type='unsigned int' data-ref="448e">e</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="2018">2018</th><td>         <a class="local col7 ref" href="#447RCUnitSetsIdx" title='RCUnitSetsIdx' data-ref="447RCUnitSetsIdx">RCUnitSetsIdx</a> != <a class="local col8 ref" href="#448e" title='e' data-ref="448e">e</a>; ++<a class="local col7 ref" href="#447RCUnitSetsIdx" title='RCUnitSetsIdx' data-ref="447RCUnitSetsIdx">RCUnitSetsIdx</a>) {</td></tr>
<tr><th id="2019">2019</th><td>      <b>if</b> (<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#447RCUnitSetsIdx" title='RCUnitSetsIdx' data-ref="447RCUnitSetsIdx">RCUnitSetsIdx</a>]</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZSteqRKSt6vectorIT_T0_ES4_" title='std::operator==' data-ref="_ZSteqRKSt6vectorIT_T0_ES4_">==</a> <a class="local col3 ref" href="#443RUSets" title='RUSets' data-ref="443RUSets">RUSets</a>) {</td></tr>
<tr><th id="2020">2020</th><td>        <b>break</b>;</td></tr>
<tr><th id="2021">2021</th><td>      }</td></tr>
<tr><th id="2022">2022</th><td>    }</td></tr>
<tr><th id="2023">2023</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#441UnitIdx" title='UnitIdx' data-ref="441UnitIdx">UnitIdx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::RegClassUnitSetsIdx" title='llvm::RegUnit::RegClassUnitSetsIdx' data-ref="llvm::RegUnit::RegClassUnitSetsIdx">RegClassUnitSetsIdx</a> = <a class="local col7 ref" href="#447RCUnitSetsIdx" title='RCUnitSetsIdx' data-ref="447RCUnitSetsIdx">RCUnitSetsIdx</a>;</td></tr>
<tr><th id="2024">2024</th><td>    <b>if</b> (<a class="local col7 ref" href="#447RCUnitSetsIdx" title='RCUnitSetsIdx' data-ref="447RCUnitSetsIdx">RCUnitSetsIdx</a> == <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()) {</td></tr>
<tr><th id="2025">2025</th><td>      <i>// Create a new list of UnitSets as a "fake" register class.</i></td></tr>
<tr><th id="2026">2026</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col7 ref" href="#447RCUnitSetsIdx" title='RCUnitSetsIdx' data-ref="447RCUnitSetsIdx">RCUnitSetsIdx</a> + <var>1</var>);</td></tr>
<tr><th id="2027">2027</th><td>      <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClassUnitSets" title='llvm::CodeGenRegBank::RegClassUnitSets' data-ref="llvm::CodeGenRegBank::RegClassUnitSets">RegClassUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#447RCUnitSetsIdx" title='RCUnitSetsIdx' data-ref="447RCUnitSetsIdx">RCUnitSetsIdx</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col3 ref" href="#443RUSets" title='RUSets' data-ref="443RUSets">RUSets</a></span>);</td></tr>
<tr><th id="2028">2028</th><td>    }</td></tr>
<tr><th id="2029">2029</th><td>  }</td></tr>
<tr><th id="2030">2030</th><td>}</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv" title='llvm::CodeGenRegBank::computeRegUnitLaneMasks' data-ref="_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv">computeRegUnitLaneMasks</dfn>() {</td></tr>
<tr><th id="2033">2033</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="449Register" title='Register' data-type='llvm::CodeGenRegister &amp;' data-ref="449Register">Register</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>) {</td></tr>
<tr><th id="2034">2034</th><td>    <i>// Create an initial lane mask for all register units.</i></td></tr>
<tr><th id="2035">2035</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="450RegUnits" title='RegUnits' data-type='const llvm::SparseBitVector&lt;128&gt; &amp;' data-ref="450RegUnits">RegUnits</dfn> = <a class="local col9 ref" href="#449Register" title='Register' data-ref="449Register">Register</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>();</td></tr>
<tr><th id="2036">2036</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::RegUnitLaneMaskList" title='llvm::CodeGenRegister::RegUnitLaneMaskList' data-type='SmallVector&lt;llvm::LaneBitmask, 16&gt;' data-ref="llvm::CodeGenRegister::RegUnitLaneMaskList">RegUnitLaneMaskList</a></td></tr>
<tr><th id="2037">2037</th><td>        <dfn class="local col1 decl" id="451RegUnitLaneMasks" title='RegUnitLaneMasks' data-type='CodeGenRegister::RegUnitLaneMaskList' data-ref="451RegUnitLaneMasks">RegUnitLaneMasks</dfn><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#450RegUnits" title='RegUnits' data-ref="450RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5countEv" title='llvm::SparseBitVector::count' data-ref="_ZNK4llvm15SparseBitVector5countEv">count</a>(), <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>());</td></tr>
<tr><th id="2038">2038</th><td>    <i>// Iterate through SubRegisters.</i></td></tr>
<tr><th id="2039">2039</th><td>    <b>typedef</b> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> <dfn class="local col2 typedef" id="452SubRegMap" title='SubRegMap' data-type='CodeGenRegister::SubRegMap' data-ref="452SubRegMap">SubRegMap</dfn>;</td></tr>
<tr><th id="2040">2040</th><td>    <em>const</em> <a class="local col2 typedef" href="#452SubRegMap" title='SubRegMap' data-type='CodeGenRegister::SubRegMap' data-ref="452SubRegMap">SubRegMap</a> &amp;<dfn class="local col3 decl" id="453SubRegs" title='SubRegs' data-type='const SubRegMap &amp;' data-ref="453SubRegs">SubRegs</dfn> = <a class="local col9 ref" href="#449Register" title='Register' data-ref="449Register">Register</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>();</td></tr>
<tr><th id="2041">2041</th><td>    <b>for</b> (<a class="local col2 typedef" href="#452SubRegMap" title='SubRegMap' data-type='CodeGenRegister::SubRegMap' data-ref="452SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col4 decl" id="454S" title='S' data-type='SubRegMap::const_iterator' data-ref="454S">S</dfn> = <a class="local col3 ref" href="#453SubRegs" title='SubRegs' data-ref="453SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="2042">2042</th><td>         <dfn class="local col5 decl" id="455SE" title='SE' data-type='SubRegMap::const_iterator' data-ref="455SE">SE</dfn> = <a class="local col3 ref" href="#453SubRegs" title='SubRegs' data-ref="453SubRegs">SubRegs</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>(); <a class="local col4 ref" href="#454S" title='S' data-ref="454S">S</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col5 ref" href="#455SE" title='SE' data-ref="455SE">SE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col4 ref" href="#454S" title='S' data-ref="454S">S</a>) {</td></tr>
<tr><th id="2043">2043</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col6 decl" id="456SubReg" title='SubReg' data-type='llvm::CodeGenRegister *' data-ref="456SubReg">SubReg</dfn> = <a class="local col4 ref" href="#454S" title='S' data-ref="454S">S</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2044">2044</th><td>      <i>// Ignore non-leaf subregisters, their lane masks are fully covered by</i></td></tr>
<tr><th id="2045">2045</th><td><i>      // the leaf subregisters anyway.</i></td></tr>
<tr><th id="2046">2046</th><td>      <b>if</b> (!<a class="local col6 ref" href="#456SubReg" title='SubReg' data-ref="456SubReg">SubReg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>())</td></tr>
<tr><th id="2047">2047</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2048">2048</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *<dfn class="local col7 decl" id="457SubRegIndex" title='SubRegIndex' data-type='llvm::CodeGenSubRegIndex *' data-ref="457SubRegIndex">SubRegIndex</dfn> = <a class="local col4 ref" href="#454S" title='S' data-ref="454S">S</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="2049">2049</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col8 decl" id="458SubRegister" title='SubRegister' data-type='const llvm::CodeGenRegister *' data-ref="458SubRegister">SubRegister</dfn> = <a class="local col4 ref" href="#454S" title='S' data-ref="454S">S</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2050">2050</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="459LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="459LaneMask">LaneMask</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#457SubRegIndex" title='SubRegIndex' data-ref="457SubRegIndex">SubRegIndex</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::LaneMask" title='llvm::CodeGenSubRegIndex::LaneMask' data-ref="llvm::CodeGenSubRegIndex::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="2051">2051</th><td>      <i>// Distribute LaneMask to Register Units touched.</i></td></tr>
<tr><th id="2052">2052</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="460SUI" title='SUI' data-type='unsigned int' data-ref="460SUI">SUI</dfn> : <a class="local col8 ref" href="#458SubRegister" title='SubRegister' data-ref="458SubRegister">SubRegister</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister11getRegUnitsEv" title='llvm::CodeGenRegister::getRegUnits' data-ref="_ZNK4llvm15CodeGenRegister11getRegUnitsEv">getRegUnits</a>()) {</td></tr>
<tr><th id="2053">2053</th><td>        <em>bool</em> <dfn class="local col1 decl" id="461Found" title='Found' data-type='bool' data-ref="461Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="2054">2054</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="462u" title='u' data-type='unsigned int' data-ref="462u">u</dfn> = <var>0</var>;</td></tr>
<tr><th id="2055">2055</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="463RU" title='RU' data-type='unsigned int' data-ref="463RU">RU</dfn> : <a class="local col0 ref" href="#450RegUnits" title='RegUnits' data-ref="450RegUnits">RegUnits</a>) {</td></tr>
<tr><th id="2056">2056</th><td>          <b>if</b> (<a class="local col0 ref" href="#460SUI" title='SUI' data-ref="460SUI">SUI</a> == <a class="local col3 ref" href="#463RU" title='RU' data-ref="463RU">RU</a>) {</td></tr>
<tr><th id="2057">2057</th><td>            <a class="local col1 ref" href="#451RegUnitLaneMasks" title='RegUnitLaneMasks' data-ref="451RegUnitLaneMasks">RegUnitLaneMasks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#462u" title='u' data-ref="462u">u</a>]</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#459LaneMask" title='LaneMask' data-ref="459LaneMask">LaneMask</a>;</td></tr>
<tr><th id="2058">2058</th><td>            <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Found) ? void (0) : __assert_fail (&quot;!Found&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 2058, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#461Found" title='Found' data-ref="461Found">Found</a>);</td></tr>
<tr><th id="2059">2059</th><td>            <a class="local col1 ref" href="#461Found" title='Found' data-ref="461Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="2060">2060</th><td>          }</td></tr>
<tr><th id="2061">2061</th><td>          ++<a class="local col2 ref" href="#462u" title='u' data-ref="462u">u</a>;</td></tr>
<tr><th id="2062">2062</th><td>        }</td></tr>
<tr><th id="2063">2063</th><td>        (<em>void</em>)<a class="local col1 ref" href="#461Found" title='Found' data-ref="461Found">Found</a>;</td></tr>
<tr><th id="2064">2064</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Found) ? void (0) : __assert_fail (&quot;Found&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 2064, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#461Found" title='Found' data-ref="461Found">Found</a>);</td></tr>
<tr><th id="2065">2065</th><td>      }</td></tr>
<tr><th id="2066">2066</th><td>    }</td></tr>
<tr><th id="2067">2067</th><td>    <a class="local col9 ref" href="#449Register" title='Register' data-ref="449Register">Register</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm15CodeGenRegister19setRegUnitLaneMasksERKNS_11SmallVectorINS_11LaneBitmaskELj16EEE" title='llvm::CodeGenRegister::setRegUnitLaneMasks' data-ref="_ZN4llvm15CodeGenRegister19setRegUnitLaneMasksERKNS_11SmallVectorINS_11LaneBitmaskELj16EEE">setRegUnitLaneMasks</a>(<a class="local col1 ref" href="#451RegUnitLaneMasks" title='RegUnitLaneMasks' data-ref="451RegUnitLaneMasks">RegUnitLaneMasks</a>);</td></tr>
<tr><th id="2068">2068</th><td>  }</td></tr>
<tr><th id="2069">2069</th><td>}</td></tr>
<tr><th id="2070">2070</th><td></td></tr>
<tr><th id="2071">2071</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv" title='llvm::CodeGenRegBank::computeDerivedInfo' data-ref="_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv">computeDerivedInfo</dfn>() {</td></tr>
<tr><th id="2072">2072</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank17computeCompositesEv" title='llvm::CodeGenRegBank::computeComposites' data-ref="_ZN4llvm14CodeGenRegBank17computeCompositesEv">computeComposites</a>();</td></tr>
<tr><th id="2073">2073</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv" title='llvm::CodeGenRegBank::computeSubRegLaneMasks' data-ref="_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv">computeSubRegLaneMasks</a>();</td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td>  <i>// Compute a weight for each register unit created during getSubRegs.</i></td></tr>
<tr><th id="2076">2076</th><td><i>  // This may create adopted register units (with unit # &gt;= NumNativeRegUnits).</i></td></tr>
<tr><th id="2077">2077</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank21computeRegUnitWeightsEv" title='llvm::CodeGenRegBank::computeRegUnitWeights' data-ref="_ZN4llvm14CodeGenRegBank21computeRegUnitWeightsEv">computeRegUnitWeights</a>();</td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td>  <i>// Compute a unique set of RegUnitSets. One for each RegClass and inferred</i></td></tr>
<tr><th id="2080">2080</th><td><i>  // supersets for the union of overlapping sets.</i></td></tr>
<tr><th id="2081">2081</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv" title='llvm::CodeGenRegBank::computeRegUnitSets' data-ref="_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv">computeRegUnitSets</a>();</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td>  <a class="member" href="#_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv" title='llvm::CodeGenRegBank::computeRegUnitLaneMasks' data-ref="_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv">computeRegUnitLaneMasks</a>();</td></tr>
<tr><th id="2084">2084</th><td></td></tr>
<tr><th id="2085">2085</th><td>  <i>// Compute register class HasDisjunctSubRegs/CoveredBySubRegs flag.</i></td></tr>
<tr><th id="2086">2086</th><td>  <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col4 decl" id="464RC" title='RC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="464RC">RC</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>) {</td></tr>
<tr><th id="2087">2087</th><td>    <a class="local col4 ref" href="#464RC" title='RC' data-ref="464RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::HasDisjunctSubRegs" title='llvm::CodeGenRegisterClass::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegisterClass::HasDisjunctSubRegs">HasDisjunctSubRegs</a> = <b>false</b>;</td></tr>
<tr><th id="2088">2088</th><td>    <a class="local col4 ref" href="#464RC" title='RC' data-ref="464RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CoveredBySubRegs" title='llvm::CodeGenRegisterClass::CoveredBySubRegs' data-ref="llvm::CodeGenRegisterClass::CoveredBySubRegs">CoveredBySubRegs</a> = <b>true</b>;</td></tr>
<tr><th id="2089">2089</th><td>    <b>for</b> (<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col5 decl" id="465Reg" title='Reg' data-type='const llvm::CodeGenRegister *' data-ref="465Reg">Reg</dfn> : <a class="local col4 ref" href="#464RC" title='RC' data-ref="464RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>()) {</td></tr>
<tr><th id="2090">2090</th><td>      <a class="local col4 ref" href="#464RC" title='RC' data-ref="464RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::HasDisjunctSubRegs" title='llvm::CodeGenRegisterClass::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegisterClass::HasDisjunctSubRegs">HasDisjunctSubRegs</a> |= <a class="local col5 ref" href="#465Reg" title='Reg' data-ref="465Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::HasDisjunctSubRegs" title='llvm::CodeGenRegister::HasDisjunctSubRegs' data-ref="llvm::CodeGenRegister::HasDisjunctSubRegs">HasDisjunctSubRegs</a>;</td></tr>
<tr><th id="2091">2091</th><td>      <a class="local col4 ref" href="#464RC" title='RC' data-ref="464RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::CoveredBySubRegs" title='llvm::CodeGenRegisterClass::CoveredBySubRegs' data-ref="llvm::CodeGenRegisterClass::CoveredBySubRegs">CoveredBySubRegs</a> &amp;= <a class="local col5 ref" href="#465Reg" title='Reg' data-ref="465Reg">Reg</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</a>;</td></tr>
<tr><th id="2092">2092</th><td>    }</td></tr>
<tr><th id="2093">2093</th><td>  }</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>  <i>// Get the weight of each set.</i></td></tr>
<tr><th id="2096">2096</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="466Idx" title='Idx' data-type='unsigned int' data-ref="466Idx">Idx</dfn> = <var>0</var>, <dfn class="local col7 decl" id="467EndIdx" title='EndIdx' data-type='unsigned int' data-ref="467EndIdx">EndIdx</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#466Idx" title='Idx' data-ref="466Idx">Idx</a> != <a class="local col7 ref" href="#467EndIdx" title='EndIdx' data-ref="467EndIdx">EndIdx</a>; ++<a class="local col6 ref" href="#466Idx" title='Idx' data-ref="466Idx">Idx</a>)</td></tr>
<tr><th id="2097">2097</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#466Idx" title='Idx' data-ref="466Idx">Idx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Weight" title='llvm::RegUnitSet::Weight' data-ref="llvm::RegUnitSet::Weight">Weight</a> = <a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank19getRegUnitSetWeightERKSt6vectorIjSaIjEE" title='llvm::CodeGenRegBank::getRegUnitSetWeight' data-ref="_ZNK4llvm14CodeGenRegBank19getRegUnitSetWeightERKSt6vectorIjSaIjEE">getRegUnitSetWeight</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#466Idx" title='Idx' data-ref="466Idx">Idx</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>);</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>  <i>// Find the order of each set.</i></td></tr>
<tr><th id="2100">2100</th><td>  <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSetOrder" title='llvm::CodeGenRegBank::RegUnitSetOrder' data-ref="llvm::CodeGenRegBank::RegUnitSetOrder">RegUnitSetOrder</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="2101">2101</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="468Idx" title='Idx' data-type='unsigned int' data-ref="468Idx">Idx</dfn> = <var>0</var>, <dfn class="local col9 decl" id="469EndIdx" title='EndIdx' data-type='unsigned int' data-ref="469EndIdx">EndIdx</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#468Idx" title='Idx' data-ref="468Idx">Idx</a> != <a class="local col9 ref" href="#469EndIdx" title='EndIdx' data-ref="469EndIdx">EndIdx</a>; ++<a class="local col8 ref" href="#468Idx" title='Idx' data-ref="468Idx">Idx</a>)</td></tr>
<tr><th id="2102">2102</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSetOrder" title='llvm::CodeGenRegBank::RegUnitSetOrder' data-ref="llvm::CodeGenRegBank::RegUnitSetOrder">RegUnitSetOrder</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#468Idx" title='Idx' data-ref="468Idx">Idx</a>);</td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11stable_sortEOT_T0_" title='llvm::stable_sort' data-ref="_ZN4llvm11stable_sortEOT_T0_">stable_sort</a>(<span class='refarg'><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSetOrder" title='llvm::CodeGenRegBank::RegUnitSetOrder' data-ref="llvm::CodeGenRegBank::RegUnitSetOrder">RegUnitSetOrder</a></span>, [<b>this</b>](<em>unsigned</em> <dfn class="local col0 decl" id="470ID1" title='ID1' data-type='unsigned int' data-ref="470ID1">ID1</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="471ID2" title='ID2' data-type='unsigned int' data-ref="471ID2">ID2</dfn>) {</td></tr>
<tr><th id="2105">2105</th><td>    <b>return</b> <a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj" title='llvm::CodeGenRegBank::getRegPressureSet' data-ref="_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj">getRegPressureSet</a>(<a class="local col0 ref" href="#470ID1" title='ID1' data-ref="470ID1">ID1</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &lt;</td></tr>
<tr><th id="2106">2106</th><td>           <a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj" title='llvm::CodeGenRegBank::getRegPressureSet' data-ref="_ZNK4llvm14CodeGenRegBank17getRegPressureSetEj">getRegPressureSet</a>(<a class="local col1 ref" href="#471ID2" title='ID2' data-ref="471ID2">ID2</a>).<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Units" title='llvm::RegUnitSet::Units' data-ref="llvm::RegUnitSet::Units">Units</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="2107">2107</th><td>  });</td></tr>
<tr><th id="2108">2108</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="472Idx" title='Idx' data-type='unsigned int' data-ref="472Idx">Idx</dfn> = <var>0</var>, <dfn class="local col3 decl" id="473EndIdx" title='EndIdx' data-type='unsigned int' data-ref="473EndIdx">EndIdx</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col2 ref" href="#472Idx" title='Idx' data-ref="472Idx">Idx</a> != <a class="local col3 ref" href="#473EndIdx" title='EndIdx' data-ref="473EndIdx">EndIdx</a>; ++<a class="local col2 ref" href="#472Idx" title='Idx' data-ref="472Idx">Idx</a>) {</td></tr>
<tr><th id="2109">2109</th><td>    <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSets" title='llvm::CodeGenRegBank::RegUnitSets' data-ref="llvm::CodeGenRegBank::RegUnitSets">RegUnitSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnitSetOrder" title='llvm::CodeGenRegBank::RegUnitSetOrder' data-ref="llvm::CodeGenRegBank::RegUnitSetOrder">RegUnitSetOrder</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#472Idx" title='Idx' data-ref="472Idx">Idx</a>]</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnitSet::Order" title='llvm::RegUnitSet::Order' data-ref="llvm::RegUnitSet::Order">Order</a> = <a class="local col2 ref" href="#472Idx" title='Idx' data-ref="472Idx">Idx</a>;</td></tr>
<tr><th id="2110">2110</th><td>  }</td></tr>
<tr><th id="2111">2111</th><td>}</td></tr>
<tr><th id="2112">2112</th><td></td></tr>
<tr><th id="2113">2113</th><td><i>//</i></td></tr>
<tr><th id="2114">2114</th><td><i>// Synthesize missing register class intersections.</i></td></tr>
<tr><th id="2115">2115</th><td><i>//</i></td></tr>
<tr><th id="2116">2116</th><td><i>// Make sure that sub-classes of RC exists such that getCommonSubClass(RC, X)</i></td></tr>
<tr><th id="2117">2117</th><td><i>// returns a maximal register class for all X.</i></td></tr>
<tr><th id="2118">2118</th><td><i>//</i></td></tr>
<tr><th id="2119">2119</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::inferCommonSubClass' data-ref="_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE">inferCommonSubClass</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col4 decl" id="474RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="474RC">RC</dfn>) {</td></tr>
<tr><th id="2120">2120</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!RegClasses.empty()) ? void (0) : __assert_fail (&quot;!RegClasses.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 2120, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>());</td></tr>
<tr><th id="2121">2121</th><td>  <i>// Stash the iterator to the last element so that this loop doesn't visit</i></td></tr>
<tr><th id="2122">2122</th><td><i>  // elements added by the getOrCreateSubClass call within it.</i></td></tr>
<tr><th id="2123">2123</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="475I" title='I' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="475I">I</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>(), <dfn class="local col6 decl" id="476E" title='E' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="476E">E</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list3endEv" title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv">end</a>());</td></tr>
<tr><th id="2124">2124</th><td>       <a class="local col5 ref" href="#475I" title='I' data-ref="475I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_list.h.html#128" title='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;::_List_iterator' data-ref="_ZNSt14_List_iteratorIN4llvm20CodeGenRegisterClassEEC1ERKS2_"></a><a class="local col6 ref" href="#476E" title='E' data-ref="476E">E</a>); <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I">I</a>) {</td></tr>
<tr><th id="2125">2125</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col7 decl" id="477RC1" title='RC1' data-type='llvm::CodeGenRegisterClass *' data-ref="477RC1">RC1</dfn> = <a class="local col4 ref" href="#474RC" title='RC' data-ref="474RC">RC</a>;</td></tr>
<tr><th id="2126">2126</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col8 decl" id="478RC2" title='RC2' data-type='llvm::CodeGenRegisterClass *' data-ref="478RC2">RC2</dfn> = &amp;<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I">I</a>;</td></tr>
<tr><th id="2127">2127</th><td>    <b>if</b> (<a class="local col7 ref" href="#477RC1" title='RC1' data-ref="477RC1">RC1</a> == <a class="local col8 ref" href="#478RC2" title='RC2' data-ref="478RC2">RC2</a>)</td></tr>
<tr><th id="2128">2128</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2129">2129</th><td></td></tr>
<tr><th id="2130">2130</th><td>    <i>// Compute the set intersection of RC1 and RC2.</i></td></tr>
<tr><th id="2131">2131</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> &amp;<dfn class="local col9 decl" id="479Memb1" title='Memb1' data-type='const CodeGenRegister::Vec &amp;' data-ref="479Memb1">Memb1</dfn> = <a class="local col7 ref" href="#477RC1" title='RC1' data-ref="477RC1">RC1</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>();</td></tr>
<tr><th id="2132">2132</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> &amp;<dfn class="local col0 decl" id="480Memb2" title='Memb2' data-type='const CodeGenRegister::Vec &amp;' data-ref="480Memb2">Memb2</dfn> = <a class="local col8 ref" href="#478RC2" title='RC2' data-ref="478RC2">RC2</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>();</td></tr>
<tr><th id="2133">2133</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="481Intersection" title='Intersection' data-type='CodeGenRegister::Vec' data-ref="481Intersection">Intersection</dfn>;</td></tr>
<tr><th id="2134">2134</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt16set_intersectionT_S_T0_S0_T1_T2_" title='std::set_intersection' data-ref="_ZSt16set_intersectionT_S_T0_S0_T1_T2_">set_intersection</a>(</td></tr>
<tr><th id="2135">2135</th><td>        <a class="local col9 ref" href="#479Memb1" title='Memb1' data-ref="479Memb1">Memb1</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <a class="local col9 ref" href="#479Memb1" title='Memb1' data-ref="479Memb1">Memb1</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(), <a class="local col0 ref" href="#480Memb2" title='Memb2' data-ref="480Memb2">Memb2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(), <a class="local col0 ref" href="#480Memb2" title='Memb2' data-ref="480Memb2">Memb2</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(),</td></tr>
<tr><th id="2136">2136</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZSt8inserterRT_T0_" title='std::inserter' data-ref="_ZSt8inserterRT_T0_">inserter</a>(<span class='refarg'><a class="local col1 ref" href="#481Intersection" title='Intersection' data-ref="481Intersection">Intersection</a></span>, <a class="local col1 ref" href="#481Intersection" title='Intersection' data-ref="481Intersection">Intersection</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>()), <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#1479" title='llvm::deref&lt;llvm::less&gt;::deref' data-ref="_ZN4llvm5derefINS_4lessEEC1Ev">(</a>));</td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td>    <i>// Skip disjoint class pairs.</i></td></tr>
<tr><th id="2139">2139</th><td>    <b>if</b> (<a class="local col1 ref" href="#481Intersection" title='Intersection' data-ref="481Intersection">Intersection</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="2140">2140</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td>    <i>// If RC1 and RC2 have different spill sizes or alignments, use the</i></td></tr>
<tr><th id="2143">2143</th><td><i>    // stricter one for sub-classing.  If they are equal, prefer RC1.</i></td></tr>
<tr><th id="2144">2144</th><td>    <b>if</b> (<a class="local col8 ref" href="#478RC2" title='RC2' data-ref="478RC2">RC2</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>.<a class="ref" href="InfoByHwMode.h.html#_ZNK4llvm19RegSizeInfoByHwMode20hasStricterSpillThanERKS0_" title='llvm::RegSizeInfoByHwMode::hasStricterSpillThan' data-ref="_ZNK4llvm19RegSizeInfoByHwMode20hasStricterSpillThanERKS0_">hasStricterSpillThan</a>(<a class="local col7 ref" href="#477RC1" title='RC1' data-ref="477RC1">RC1</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::RSI" title='llvm::CodeGenRegisterClass::RSI' data-ref="llvm::CodeGenRegisterClass::RSI">RSI</a>))</td></tr>
<tr><th id="2145">2145</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col7 ref" href="#477RC1" title='RC1' data-ref="477RC1">RC1</a></span>, <span class='refarg'><a class="local col8 ref" href="#478RC2" title='RC2' data-ref="478RC2">RC2</a></span>);</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td>    <a class="member" href="#_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE" title='llvm::CodeGenRegBank::getOrCreateSubClass' data-ref="_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE">getOrCreateSubClass</a>(<a class="local col7 ref" href="#477RC1" title='RC1' data-ref="477RC1">RC1</a>, &amp;<a class="local col1 ref" href="#481Intersection" title='Intersection' data-ref="481Intersection">Intersection</a>,</td></tr>
<tr><th id="2148">2148</th><td>                        <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col7 ref" href="#477RC1" title='RC1' data-ref="477RC1">RC1</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"_and_"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="local col8 ref" href="#478RC2" title='RC2' data-ref="478RC2">RC2</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>());</td></tr>
<tr><th id="2149">2149</th><td>  }</td></tr>
<tr><th id="2150">2150</th><td>}</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td><i>//</i></td></tr>
<tr><th id="2153">2153</th><td><i>// Synthesize missing sub-classes for getSubClassWithSubReg().</i></td></tr>
<tr><th id="2154">2154</th><td><i>//</i></td></tr>
<tr><th id="2155">2155</th><td><i>// Make sure that the set of registers in RC with a given SubIdx sub-register</i></td></tr>
<tr><th id="2156">2156</th><td><i>// form a register class.  Update RC-&gt;SubClassWithSubReg.</i></td></tr>
<tr><th id="2157">2157</th><td><i>//</i></td></tr>
<tr><th id="2158">2158</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::inferSubClassWithSubReg' data-ref="_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE">inferSubClassWithSubReg</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col2 decl" id="482RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="482RC">RC</dfn>) {</td></tr>
<tr><th id="2159">2159</th><td>  <i>// Map SubRegIndex to set of registers in RC supporting that SubRegIndex.</i></td></tr>
<tr><th id="2160">2160</th><td>  <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex" title='llvm::CodeGenSubRegIndex' data-ref="llvm::CodeGenSubRegIndex">CodeGenSubRegIndex</a> *, <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a>,</td></tr>
<tr><th id="2161">2161</th><td>                   <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::deref" title='llvm::deref' data-ref="llvm::deref">deref</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::less" title='llvm::less' data-ref="llvm::less">less</a>&gt;&gt; <dfn class="local col3 typedef" id="483SubReg2SetMap" title='SubReg2SetMap' data-type='std::map&lt;const CodeGenSubRegIndex *, CodeGenRegister::Vec, deref&lt;llvm::less&gt; &gt;' data-ref="483SubReg2SetMap">SubReg2SetMap</dfn>;</td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td>  <i>// Compute the set of registers supporting each SubRegIndex.</i></td></tr>
<tr><th id="2164">2164</th><td>  <a class="local col3 typedef" href="#483SubReg2SetMap" title='SubReg2SetMap' data-type='std::map&lt;const CodeGenSubRegIndex *, CodeGenRegister::Vec, deref&lt;llvm::less&gt; &gt;' data-ref="483SubReg2SetMap">SubReg2SetMap</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col4 decl" id="484SRSets" title='SRSets' data-type='SubReg2SetMap' data-ref="484SRSets">SRSets</dfn>;</td></tr>
<tr><th id="2165">2165</th><td>  <b>for</b> (<em>const</em> <em>auto</em> <dfn class="local col5 decl" id="485R" title='R' data-type='const llvm::CodeGenRegister *const' data-ref="485R">R</dfn> : <a class="local col2 ref" href="#482RC" title='RC' data-ref="482RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>()) {</td></tr>
<tr><th id="2166">2166</th><td>    <b>if</b> (<a class="local col5 ref" href="#485R" title='R' data-ref="485R">R</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Artificial" title='llvm::CodeGenRegister::Artificial' data-ref="llvm::CodeGenRegister::Artificial">Artificial</a>)</td></tr>
<tr><th id="2167">2167</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2168">2168</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col6 decl" id="486SRM" title='SRM' data-type='const CodeGenRegister::SubRegMap &amp;' data-ref="486SRM">SRM</dfn> = <a class="local col5 ref" href="#485R" title='R' data-ref="485R">R</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>();</td></tr>
<tr><th id="2169">2169</th><td>    <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col7 decl" id="487I" title='I' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="487I">I</dfn> = <a class="local col6 ref" href="#486SRM" title='SRM' data-ref="486SRM">SRM</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="2170">2170</th><td>         <dfn class="local col8 decl" id="488E" title='E' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="488E">E</dfn> = <a class="local col6 ref" href="#486SRM" title='SRM' data-ref="486SRM">SRM</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>(); <a class="local col7 ref" href="#487I" title='I' data-ref="487I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col8 ref" href="#488E" title='E' data-ref="488E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col7 ref" href="#487I" title='I' data-ref="487I">I</a>) {</td></tr>
<tr><th id="2171">2171</th><td>      <b>if</b> (!<a class="local col7 ref" href="#487I" title='I' data-ref="487I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Artificial" title='llvm::CodeGenSubRegIndex::Artificial' data-ref="llvm::CodeGenSubRegIndex::Artificial">Artificial</a>)</td></tr>
<tr><th id="2172">2172</th><td>        <a class="local col4 ref" href="#484SRSets" title='SRSets' data-ref="484SRSets">SRSets</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="local col7 ref" href="#487I" title='I' data-ref="487I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#485R" title='R' data-ref="485R">R</a>);</td></tr>
<tr><th id="2173">2173</th><td>    }</td></tr>
<tr><th id="2174">2174</th><td>  }</td></tr>
<tr><th id="2175">2175</th><td></td></tr>
<tr><th id="2176">2176</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="489I" title='I' data-type='std::pair&lt;const llvm::CodeGenSubRegIndex *const, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;' data-ref="489I">I</dfn> : <a class="local col4 ref" href="#484SRSets" title='SRSets' data-ref="484SRSets">SRSets</a>)</td></tr>
<tr><th id="2177">2177</th><td>    <a class="tu ref" href="#_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE" title='sortAndUniqueRegisters' data-use='c' data-ref="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE">sortAndUniqueRegisters</a>(<span class='refarg'><a class="local col9 ref" href="#489I" title='I' data-ref="489I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenSubRegIndex *const, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a></span>);</td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td>  <i>// Find matching classes for all SRSets entries.  Iterate in SubRegIndex</i></td></tr>
<tr><th id="2180">2180</th><td><i>  // numerical order to visit synthetic indices last.</i></td></tr>
<tr><th id="2181">2181</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="490SubIdx" title='SubIdx' data-type='const llvm::CodeGenSubRegIndex &amp;' data-ref="490SubIdx">SubIdx</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="2182">2182</th><td>    <b>if</b> (<a class="local col0 ref" href="#490SubIdx" title='SubIdx' data-ref="490SubIdx">SubIdx</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenSubRegIndex::Artificial" title='llvm::CodeGenSubRegIndex::Artificial' data-ref="llvm::CodeGenSubRegIndex::Artificial">Artificial</a>)</td></tr>
<tr><th id="2183">2183</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2184">2184</th><td>    <a class="local col3 typedef" href="#483SubReg2SetMap" title='SubReg2SetMap' data-type='std::map&lt;const CodeGenSubRegIndex *, CodeGenRegister::Vec, deref&lt;llvm::less&gt; &gt;' data-ref="483SubReg2SetMap">SubReg2SetMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{constllvm::CodeGenSubRegIndex*,std::vector{constllvm::CodeGenRegister*,std::allocator{constllvm::CodeGenRegister*}},llvm::deref{llvm::less},s12283489" title='std::map&lt;const llvm::CodeGenSubRegIndex *, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt;, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;const llvm::CodeGenSubRegIndex *const, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{constllvm::CodeGenSubRegIndex*,std::vector{constllvm::CodeGenRegister*,std::allocator{constllvm::CodeGenRegister*}},llvm::deref{llvm::less},s12283489">const_iterator</a> <dfn class="local col1 decl" id="491I" title='I' data-type='SubReg2SetMap::const_iterator' data-ref="491I">I</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="local col4 ref" href="#484SRSets" title='SRSets' data-ref="484SRSets">SRSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(&amp;<a class="local col0 ref" href="#490SubIdx" title='SubIdx' data-ref="490SubIdx">SubIdx</a>);</td></tr>
<tr><th id="2185">2185</th><td>    <i>// Unsupported SubRegIndex. Skip it.</i></td></tr>
<tr><th id="2186">2186</th><td>    <b>if</b> (<a class="local col1 ref" href="#491I" title='I' data-ref="491I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="local col4 ref" href="#484SRSets" title='SRSets' data-ref="484SRSets">SRSets</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="2187">2187</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2188">2188</th><td>    <i>// In most cases, all RC registers support the SubRegIndex.</i></td></tr>
<tr><th id="2189">2189</th><td>    <b>if</b> (<a class="local col1 ref" href="#491I" title='I' data-ref="491I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenSubRegIndex *const, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <a class="local col2 ref" href="#482RC" title='RC' data-ref="482RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()) {</td></tr>
<tr><th id="2190">2190</th><td>      <a class="local col2 ref" href="#482RC" title='RC' data-ref="482RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm20CodeGenRegisterClass21setSubClassWithSubRegEPKNS_18CodeGenSubRegIndexEPS0_" title='llvm::CodeGenRegisterClass::setSubClassWithSubReg' data-ref="_ZN4llvm20CodeGenRegisterClass21setSubClassWithSubRegEPKNS_18CodeGenSubRegIndexEPS0_">setSubClassWithSubReg</a>(&amp;<a class="local col0 ref" href="#490SubIdx" title='SubIdx' data-ref="490SubIdx">SubIdx</a>, <a class="local col2 ref" href="#482RC" title='RC' data-ref="482RC">RC</a>);</td></tr>
<tr><th id="2191">2191</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2192">2192</th><td>    }</td></tr>
<tr><th id="2193">2193</th><td>    <i>// This is a real subset.  See if we have a matching class.</i></td></tr>
<tr><th id="2194">2194</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col2 decl" id="492SubRC" title='SubRC' data-type='llvm::CodeGenRegisterClass *' data-ref="492SubRC">SubRC</dfn> =</td></tr>
<tr><th id="2195">2195</th><td>      <a class="member" href="#_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE" title='llvm::CodeGenRegBank::getOrCreateSubClass' data-ref="_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE">getOrCreateSubClass</a>(<a class="local col2 ref" href="#482RC" title='RC' data-ref="482RC">RC</a>, &amp;<a class="local col1 ref" href="#491I" title='I' data-ref="491I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenSubRegIndex *const, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>,</td></tr>
<tr><th id="2196">2196</th><td>                          <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col2 ref" href="#482RC" title='RC' data-ref="482RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"_with_"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="local col1 ref" href="#491I" title='I' data-ref="491I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::CodeGenSubRegIndex *const, std::vector&lt;const llvm::CodeGenRegister *, std::allocator&lt;const llvm::CodeGenRegister *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>());</td></tr>
<tr><th id="2197">2197</th><td>    <a class="local col2 ref" href="#482RC" title='RC' data-ref="482RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm20CodeGenRegisterClass21setSubClassWithSubRegEPKNS_18CodeGenSubRegIndexEPS0_" title='llvm::CodeGenRegisterClass::setSubClassWithSubReg' data-ref="_ZN4llvm20CodeGenRegisterClass21setSubClassWithSubRegEPKNS_18CodeGenSubRegIndexEPS0_">setSubClassWithSubReg</a>(&amp;<a class="local col0 ref" href="#490SubIdx" title='SubIdx' data-ref="490SubIdx">SubIdx</a>, <a class="local col2 ref" href="#492SubRC" title='SubRC' data-ref="492SubRC">SubRC</a>);</td></tr>
<tr><th id="2198">2198</th><td>  }</td></tr>
<tr><th id="2199">2199</th><td>}</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td><i>//</i></td></tr>
<tr><th id="2202">2202</th><td><i>// Synthesize missing sub-classes of RC for getMatchingSuperRegClass().</i></td></tr>
<tr><th id="2203">2203</th><td><i>//</i></td></tr>
<tr><th id="2204">2204</th><td><i>// Create sub-classes of RC such that getMatchingSuperRegClass(RC, SubIdx, X)</i></td></tr>
<tr><th id="2205">2205</th><td><i>// has a maximal result for any SubIdx and any X &gt;= FirstSubRegRC.</i></td></tr>
<tr><th id="2206">2206</th><td><i>//</i></td></tr>
<tr><th id="2207">2207</th><td></td></tr>
<tr><th id="2208">2208</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E" title='llvm::CodeGenRegBank::inferMatchingSuperRegClass' data-ref="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E">inferMatchingSuperRegClass</dfn>(<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col3 decl" id="493RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="493RC">RC</dfn>,</td></tr>
<tr><th id="2209">2209</th><td>                                                <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>&gt;::<a class="typedef" href="../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list{llvm::CodeGenRegisterClass,std::allocator{llvm::CodeGenRegisterClass}}::iterator" title='std::__cxx11::list&lt;llvm::CodeGenRegisterClass, std::allocator&lt;llvm::CodeGenRegisterClass&gt; &gt;::iterator' data-type='_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="std::__cxx11::list{llvm::CodeGenRegisterClass,std::allocator{llvm::CodeGenRegisterClass}}::iterator">iterator</a> <dfn class="local col4 decl" id="494FirstSubRegRC" title='FirstSubRegRC' data-type='std::list&lt;CodeGenRegisterClass&gt;::iterator' data-ref="494FirstSubRegRC">FirstSubRegRC</dfn>) {</td></tr>
<tr><th id="2210">2210</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*,</td></tr>
<tr><th id="2211">2211</th><td>                        <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt;, <var>16</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="495SSPairs" title='SSPairs' data-type='SmallVector&lt;std::pair&lt;const CodeGenRegister *, const CodeGenRegister *&gt;, 16&gt;' data-ref="495SSPairs">SSPairs</dfn>;</td></tr>
<tr><th id="2212">2212</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col6 decl" id="496TopoSigs" title='TopoSigs' data-type='llvm::BitVector' data-ref="496TopoSigs">TopoSigs</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="CodeGenRegisters.h.html#_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv" title='llvm::CodeGenRegBank::getNumTopoSigs' data-ref="_ZNK4llvm14CodeGenRegBank14getNumTopoSigsEv">getNumTopoSigs</a>());</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td>  <i>// Iterate in SubRegIndex numerical order to visit synthetic indices last.</i></td></tr>
<tr><th id="2215">2215</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="497SubIdx" title='SubIdx' data-type='llvm::CodeGenSubRegIndex &amp;' data-ref="497SubIdx">SubIdx</dfn> : <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::SubRegIndices" title='llvm::CodeGenRegBank::SubRegIndices' data-ref="llvm::CodeGenRegBank::SubRegIndices">SubRegIndices</a>) {</td></tr>
<tr><th id="2216">2216</th><td>    <i>// Skip indexes that aren't fully supported by RC's registers. This was</i></td></tr>
<tr><th id="2217">2217</th><td><i>    // computed by inferSubClassWithSubReg() above which should have been</i></td></tr>
<tr><th id="2218">2218</th><td><i>    // called first.</i></td></tr>
<tr><th id="2219">2219</th><td>    <b>if</b> (<a class="local col3 ref" href="#493RC" title='RC' data-ref="493RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE" title='llvm::CodeGenRegisterClass::getSubClassWithSubReg' data-ref="_ZNK4llvm20CodeGenRegisterClass21getSubClassWithSubRegEPKNS_18CodeGenSubRegIndexE">getSubClassWithSubReg</a>(&amp;<a class="local col7 ref" href="#497SubIdx" title='SubIdx' data-ref="497SubIdx">SubIdx</a>) != <a class="local col3 ref" href="#493RC" title='RC' data-ref="493RC">RC</a>)</td></tr>
<tr><th id="2220">2220</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td>    <i>// Build list of (Super, Sub) pairs for this SubIdx.</i></td></tr>
<tr><th id="2223">2223</th><td>    <a class="local col5 ref" href="#495SSPairs" title='SSPairs' data-ref="495SSPairs">SSPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="2224">2224</th><td>    <a class="local col6 ref" href="#496TopoSigs" title='TopoSigs' data-ref="496TopoSigs">TopoSigs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="2225">2225</th><td>    <b>for</b> (<em>const</em> <em>auto</em> <dfn class="local col8 decl" id="498Super" title='Super' data-type='const llvm::CodeGenRegister *const' data-ref="498Super">Super</dfn> : <a class="local col3 ref" href="#493RC" title='RC' data-ref="493RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass10getMembersEv" title='llvm::CodeGenRegisterClass::getMembers' data-ref="_ZNK4llvm20CodeGenRegisterClass10getMembersEv">getMembers</a>()) {</td></tr>
<tr><th id="2226">2226</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col9 decl" id="499Sub" title='Sub' data-type='const llvm::CodeGenRegister *' data-ref="499Sub">Sub</dfn> = <a class="local col8 ref" href="#498Super" title='Super' data-ref="498Super">Super</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(&amp;<a class="local col7 ref" href="#497SubIdx" title='SubIdx' data-ref="497SubIdx">SubIdx</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2227">2227</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sub &amp;&amp; &quot;Missing sub-register&quot;) ? void (0) : __assert_fail (&quot;Sub &amp;&amp; \&quot;Missing sub-register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 2227, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#499Sub" title='Sub' data-ref="499Sub">Sub</a> &amp;&amp; <q>"Missing sub-register"</q>);</td></tr>
<tr><th id="2228">2228</th><td>      <a class="local col5 ref" href="#495SSPairs" title='SSPairs' data-ref="495SSPairs">SSPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col8 ref" href="#498Super" title='Super' data-ref="498Super">Super</a>, <span class='refarg'><a class="local col9 ref" href="#499Sub" title='Sub' data-ref="499Sub">Sub</a></span>));</td></tr>
<tr><th id="2229">2229</th><td>      <a class="local col6 ref" href="#496TopoSigs" title='TopoSigs' data-ref="496TopoSigs">TopoSigs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col9 ref" href="#499Sub" title='Sub' data-ref="499Sub">Sub</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getTopoSigEv" title='llvm::CodeGenRegister::getTopoSig' data-ref="_ZNK4llvm15CodeGenRegister10getTopoSigEv">getTopoSig</a>());</td></tr>
<tr><th id="2230">2230</th><td>    }</td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td>    <i>// Iterate over sub-register class candidates.  Ignore classes created by</i></td></tr>
<tr><th id="2233">2233</th><td><i>    // this loop. They will never be useful.</i></td></tr>
<tr><th id="2234">2234</th><td><i>    // Store an iterator to the last element (not end) so that this loop doesn't</i></td></tr>
<tr><th id="2235">2235</th><td><i>    // visit newly inserted elements.</i></td></tr>
<tr><th id="2236">2236</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!RegClasses.empty()) ? void (0) : __assert_fail (&quot;!RegClasses.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 2236, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>());</td></tr>
<tr><th id="2237">2237</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="500I" title='I' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="500I">I</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_list.h.html#128" title='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;::_List_iterator' data-ref="_ZNSt14_List_iteratorIN4llvm20CodeGenRegisterClassEEC1ERKS2_"></a><a class="local col4 ref" href="#494FirstSubRegRC" title='FirstSubRegRC' data-ref="494FirstSubRegRC">FirstSubRegRC</a>, <dfn class="local col1 decl" id="501E" title='E' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="501E">E</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list3endEv" title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv">end</a>());</td></tr>
<tr><th id="2238">2238</th><td>         <a class="local col0 ref" href="#500I" title='I' data-ref="500I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_list.h.html#128" title='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;::_List_iterator' data-ref="_ZNSt14_List_iteratorIN4llvm20CodeGenRegisterClassEEC1ERKS2_"></a><a class="local col1 ref" href="#501E" title='E' data-ref="501E">E</a>); <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col0 ref" href="#500I" title='I' data-ref="500I">I</a>) {</td></tr>
<tr><th id="2239">2239</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> &amp;<dfn class="local col2 decl" id="502SubRC" title='SubRC' data-type='llvm::CodeGenRegisterClass &amp;' data-ref="502SubRC">SubRC</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col0 ref" href="#500I" title='I' data-ref="500I">I</a>;</td></tr>
<tr><th id="2240">2240</th><td>      <b>if</b> (<a class="local col2 ref" href="#502SubRC" title='SubRC' data-ref="502SubRC">SubRC</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a>)</td></tr>
<tr><th id="2241">2241</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2242">2242</th><td>      <i>// Topological shortcut: SubRC members have the wrong shape.</i></td></tr>
<tr><th id="2243">2243</th><td>      <b>if</b> (!<a class="local col6 ref" href="#496TopoSigs" title='TopoSigs' data-ref="496TopoSigs">TopoSigs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9anyCommonERKS0_" title='llvm::BitVector::anyCommon' data-ref="_ZNK4llvm9BitVector9anyCommonERKS0_">anyCommon</a>(<a class="local col2 ref" href="#502SubRC" title='SubRC' data-ref="502SubRC">SubRC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass11getTopoSigsEv" title='llvm::CodeGenRegisterClass::getTopoSigs' data-ref="_ZNK4llvm20CodeGenRegisterClass11getTopoSigsEv">getTopoSigs</a>()))</td></tr>
<tr><th id="2244">2244</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2245">2245</th><td>      <i>// Compute the subset of RC that maps into SubRC.</i></td></tr>
<tr><th id="2246">2246</th><td>      <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::Vec" title='llvm::CodeGenRegister::Vec' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::Vec">Vec</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="503SubSetVec" title='SubSetVec' data-type='CodeGenRegister::Vec' data-ref="503SubSetVec">SubSetVec</dfn>;</td></tr>
<tr><th id="2247">2247</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="504i" title='i' data-type='unsigned int' data-ref="504i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="505e" title='e' data-type='unsigned int' data-ref="505e">e</dfn> = <a class="local col5 ref" href="#495SSPairs" title='SSPairs' data-ref="495SSPairs">SSPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a> != <a class="local col5 ref" href="#505e" title='e' data-ref="505e">e</a>; ++<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>)</td></tr>
<tr><th id="2248">2248</th><td>        <b>if</b> (<a class="local col2 ref" href="#502SubRC" title='SubRC' data-ref="502SubRC">SubRC</a>.<a class="ref" href="#_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegisterClass::contains' data-ref="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE">contains</a>(<a class="local col5 ref" href="#495SSPairs" title='SSPairs' data-ref="495SSPairs">SSPairs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenRegister *, const llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="2249">2249</th><td>          <a class="local col3 ref" href="#503SubSetVec" title='SubSetVec' data-ref="503SubSetVec">SubSetVec</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#495SSPairs" title='SSPairs' data-ref="495SSPairs">SSPairs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#504i" title='i' data-ref="504i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::CodeGenRegister *, const llvm::CodeGenRegister *&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="2250">2250</th><td></td></tr>
<tr><th id="2251">2251</th><td>      <b>if</b> (<a class="local col3 ref" href="#503SubSetVec" title='SubSetVec' data-ref="503SubSetVec">SubSetVec</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="2252">2252</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2253">2253</th><td></td></tr>
<tr><th id="2254">2254</th><td>      <i>// RC injects completely into SubRC.</i></td></tr>
<tr><th id="2255">2255</th><td>      <a class="tu ref" href="#_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE" title='sortAndUniqueRegisters' data-use='c' data-ref="_ZL22sortAndUniqueRegistersRSt6vectorIPKN4llvm15CodeGenRegisterESaIS3_EE">sortAndUniqueRegisters</a>(<span class='refarg'><a class="local col3 ref" href="#503SubSetVec" title='SubSetVec' data-ref="503SubSetVec">SubSetVec</a></span>);</td></tr>
<tr><th id="2256">2256</th><td>      <b>if</b> (<a class="local col3 ref" href="#503SubSetVec" title='SubSetVec' data-ref="503SubSetVec">SubSetVec</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <a class="local col5 ref" href="#495SSPairs" title='SSPairs' data-ref="495SSPairs">SSPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()) {</td></tr>
<tr><th id="2257">2257</th><td>        <a class="local col2 ref" href="#502SubRC" title='SubRC' data-ref="502SubRC">SubRC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZN4llvm20CodeGenRegisterClass16addSuperRegClassEPNS_18CodeGenSubRegIndexEPS0_" title='llvm::CodeGenRegisterClass::addSuperRegClass' data-ref="_ZN4llvm20CodeGenRegisterClass16addSuperRegClassEPNS_18CodeGenSubRegIndexEPS0_">addSuperRegClass</a>(&amp;<a class="local col7 ref" href="#497SubIdx" title='SubIdx' data-ref="497SubIdx">SubIdx</a>, <a class="local col3 ref" href="#493RC" title='RC' data-ref="493RC">RC</a>);</td></tr>
<tr><th id="2258">2258</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2259">2259</th><td>      }</td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td>      <i>// Only a subset of RC maps into SubRC. Make sure it is represented by a</i></td></tr>
<tr><th id="2262">2262</th><td><i>      // class.</i></td></tr>
<tr><th id="2263">2263</th><td>      <a class="member" href="#_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE" title='llvm::CodeGenRegBank::getOrCreateSubClass' data-ref="_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE">getOrCreateSubClass</a>(<a class="local col3 ref" href="#493RC" title='RC' data-ref="493RC">RC</a>, &amp;<a class="local col3 ref" href="#503SubSetVec" title='SubSetVec' data-ref="503SubSetVec">SubSetVec</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col3 ref" href="#493RC" title='RC' data-ref="493RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"_with_"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a></td></tr>
<tr><th id="2264">2264</th><td>                                          <a class="local col7 ref" href="#497SubIdx" title='SubIdx' data-ref="497SubIdx">SubIdx</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm18CodeGenSubRegIndex7getNameEv" title='llvm::CodeGenSubRegIndex::getName' data-ref="_ZNK4llvm18CodeGenSubRegIndex7getNameEv">getName</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"_in_"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a></td></tr>
<tr><th id="2265">2265</th><td>                                          <a class="local col2 ref" href="#502SubRC" title='SubRC' data-ref="502SubRC">SubRC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass7getNameEv" title='llvm::CodeGenRegisterClass::getName' data-ref="_ZNK4llvm20CodeGenRegisterClass7getNameEv">getName</a>());</td></tr>
<tr><th id="2266">2266</th><td>    }</td></tr>
<tr><th id="2267">2267</th><td>  }</td></tr>
<tr><th id="2268">2268</th><td>}</td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td><i>//</i></td></tr>
<tr><th id="2271">2271</th><td><i>// Infer missing register classes.</i></td></tr>
<tr><th id="2272">2272</th><td><i>//</i></td></tr>
<tr><th id="2273">2273</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv" title='llvm::CodeGenRegBank::computeInferredRegisterClasses' data-ref="_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv">computeInferredRegisterClasses</dfn>() {</td></tr>
<tr><th id="2274">2274</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!RegClasses.empty()) ? void (0) : __assert_fail (&quot;!RegClasses.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/CodeGenRegisters.cpp&quot;, 2274, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt7__cxx114list5emptyEv" title='std::__cxx11::list::empty' data-ref="_ZNKSt7__cxx114list5emptyEv">empty</a>());</td></tr>
<tr><th id="2275">2275</th><td>  <i>// When this function is called, the register classes have not been sorted</i></td></tr>
<tr><th id="2276">2276</th><td><i>  // and assigned EnumValues yet.  That means getSubClasses(),</i></td></tr>
<tr><th id="2277">2277</th><td><i>  // getSuperClasses(), and hasSubClass() functions are defunct.</i></td></tr>
<tr><th id="2278">2278</th><td><i></i></td></tr>
<tr><th id="2279">2279</th><td><i>  // Use one-before-the-end so it doesn't move forward when new elements are</i></td></tr>
<tr><th id="2280">2280</th><td><i>  // added.</i></td></tr>
<tr><th id="2281">2281</th><td>  <em>auto</em> <dfn class="local col6 decl" id="506FirstNewRC" title='FirstNewRC' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="506FirstNewRC">FirstNewRC</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list3endEv" title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv">end</a>());</td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td>  <i>// Visit all register classes, including the ones being added by the loop.</i></td></tr>
<tr><th id="2284">2284</th><td><i>  // Watch out for iterator invalidation here.</i></td></tr>
<tr><th id="2285">2285</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="507I" title='I' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="507I">I</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>(), <dfn class="local col8 decl" id="508E" title='E' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="508E">E</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list3endEv" title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv">end</a>(); <a class="local col7 ref" href="#507I" title='I' data-ref="507I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <a class="local col8 ref" href="#508E" title='E' data-ref="508E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col7 ref" href="#507I" title='I' data-ref="507I">I</a>) {</td></tr>
<tr><th id="2286">2286</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col9 decl" id="509RC" title='RC' data-type='llvm::CodeGenRegisterClass *' data-ref="509RC">RC</dfn> = &amp;<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col7 ref" href="#507I" title='I' data-ref="507I">I</a>;</td></tr>
<tr><th id="2287">2287</th><td>    <b>if</b> (<a class="local col9 ref" href="#509RC" title='RC' data-ref="509RC">RC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass::Artificial" title='llvm::CodeGenRegisterClass::Artificial' data-ref="llvm::CodeGenRegisterClass::Artificial">Artificial</a>)</td></tr>
<tr><th id="2288">2288</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td>    <i>// Synthesize answers for getSubClassWithSubReg().</i></td></tr>
<tr><th id="2291">2291</th><td>    <a class="member" href="#_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::inferSubClassWithSubReg' data-ref="_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE">inferSubClassWithSubReg</a>(<a class="local col9 ref" href="#509RC" title='RC' data-ref="509RC">RC</a>);</td></tr>
<tr><th id="2292">2292</th><td></td></tr>
<tr><th id="2293">2293</th><td>    <i>// Synthesize answers for getCommonSubClass().</i></td></tr>
<tr><th id="2294">2294</th><td>    <a class="member" href="#_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::inferCommonSubClass' data-ref="_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE">inferCommonSubClass</a>(<a class="local col9 ref" href="#509RC" title='RC' data-ref="509RC">RC</a>);</td></tr>
<tr><th id="2295">2295</th><td></td></tr>
<tr><th id="2296">2296</th><td>    <i>// Synthesize answers for getMatchingSuperRegClass().</i></td></tr>
<tr><th id="2297">2297</th><td>    <a class="member" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassE" title='llvm::CodeGenRegBank::inferMatchingSuperRegClass' data-ref="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassE">inferMatchingSuperRegClass</a>(<a class="local col9 ref" href="#509RC" title='RC' data-ref="509RC">RC</a>);</td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td>    <i>// New register classes are created while this loop is running, and we need</i></td></tr>
<tr><th id="2300">2300</th><td><i>    // to visit all of them.  I  particular, inferMatchingSuperRegClass needs</i></td></tr>
<tr><th id="2301">2301</th><td><i>    // to match old super-register classes with sub-register classes created</i></td></tr>
<tr><th id="2302">2302</th><td><i>    // after inferMatchingSuperRegClass was called.  At this point,</i></td></tr>
<tr><th id="2303">2303</th><td><i>    // inferMatchingSuperRegClass has checked SuperRC = [0..rci] with SubRC =</i></td></tr>
<tr><th id="2304">2304</th><td><i>    // [0..FirstNewRC).  We need to cover SubRC = [FirstNewRC..rci].</i></td></tr>
<tr><th id="2305">2305</th><td>    <b>if</b> (<a class="local col7 ref" href="#507I" title='I' data-ref="507I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratoreqERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator==' data-ref="_ZNKSt14_List_iteratoreqERKSt14_List_iteratorIT_E">==</a> <a class="local col6 ref" href="#506FirstNewRC" title='FirstNewRC' data-ref="506FirstNewRC">FirstNewRC</a>) {</td></tr>
<tr><th id="2306">2306</th><td>      <em>auto</em> <dfn class="local col0 decl" id="510NextNewRC" title='NextNewRC' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="510NextNewRC">NextNewRC</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list3endEv" title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv">end</a>());</td></tr>
<tr><th id="2307">2307</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="511I2" title='I2' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="511I2">I2</dfn> = <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegClasses" title='llvm::CodeGenRegBank::RegClasses' data-ref="llvm::CodeGenRegBank::RegClasses">RegClasses</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>(), <dfn class="local col2 decl" id="512E2" title='E2' data-type='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;' data-ref="512E2">E2</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_list.h.html#128" title='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;::_List_iterator' data-ref="_ZNSt14_List_iteratorIN4llvm20CodeGenRegisterClassEEC1ERKS2_"></a><a class="local col6 ref" href="#506FirstNewRC" title='FirstNewRC' data-ref="506FirstNewRC">FirstNewRC</a>); <a class="local col1 ref" href="#511I2" title='I2' data-ref="511I2">I2</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <a class="local col2 ref" href="#512E2" title='E2' data-ref="512E2">E2</a>;</td></tr>
<tr><th id="2308">2308</th><td>           <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col1 ref" href="#511I2" title='I2' data-ref="511I2">I2</a>)</td></tr>
<tr><th id="2309">2309</th><td>        <a class="member" href="#_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E" title='llvm::CodeGenRegBank::inferMatchingSuperRegClass' data-ref="_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E">inferMatchingSuperRegClass</a>(&amp;<a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col1 ref" href="#511I2" title='I2' data-ref="511I2">I2</a>, <a class="ref fake" href="../../../../include/c++/7/bits/stl_list.h.html#128" title='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;::_List_iterator' data-ref="_ZNSt14_List_iteratorIN4llvm20CodeGenRegisterClassEEC1ERKS2_"></a><a class="local col2 ref" href="#512E2" title='E2' data-ref="512E2">E2</a>);</td></tr>
<tr><th id="2310">2310</th><td>      <a class="local col6 ref" href="#506FirstNewRC" title='FirstNewRC' data-ref="506FirstNewRC">FirstNewRC</a> <a class="ref" href="../../../../include/c++/7/bits/stl_list.h.html#128" title='std::_List_iterator&lt;llvm::CodeGenRegisterClass&gt;::operator=' data-ref="_ZNSt14_List_iteratorIN4llvm20CodeGenRegisterClassEEaSERKS2_">=</a> <a class="local col0 ref" href="#510NextNewRC" title='NextNewRC' data-ref="510NextNewRC">NextNewRC</a>;</td></tr>
<tr><th id="2311">2311</th><td>    }</td></tr>
<tr><th id="2312">2312</th><td>  }</td></tr>
<tr><th id="2313">2313</th><td>}</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td><i class="doc">/// getRegisterClassForRegister - Find the register class that contains the</i></td></tr>
<tr><th id="2316">2316</th><td><i class="doc">/// specified physical register.  If the register is not in a register class,</i></td></tr>
<tr><th id="2317">2317</th><td><i class="doc">/// return null. If the register is in multiple classes, and the classes have a</i></td></tr>
<tr><th id="2318">2318</th><td><i class="doc">/// superset-subset relationship and the same set of types, return the</i></td></tr>
<tr><th id="2319">2319</th><td><i class="doc">/// superclass.  Otherwise return null.</i></td></tr>
<tr><th id="2320">2320</th><td><em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a>*</td></tr>
<tr><th id="2321">2321</th><td><a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank22getRegClassForRegisterEPNS_6RecordE" title='llvm::CodeGenRegBank::getRegClassForRegister' data-ref="_ZN4llvm14CodeGenRegBank22getRegClassForRegisterEPNS_6RecordE">getRegClassForRegister</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="513R" title='R' data-type='llvm::Record *' data-ref="513R">R</dfn>) {</td></tr>
<tr><th id="2322">2322</th><td>  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col4 decl" id="514Reg" title='Reg' data-type='const llvm::CodeGenRegister *' data-ref="514Reg">Reg</dfn> = <a class="member" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col3 ref" href="#513R" title='R' data-ref="513R">R</a>);</td></tr>
<tr><th id="2323">2323</th><td>  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> *<dfn class="local col5 decl" id="515FoundRC" title='FoundRC' data-type='const llvm::CodeGenRegisterClass *' data-ref="515FoundRC">FoundRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2324">2324</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="516RC" title='RC' data-type='const llvm::CodeGenRegisterClass &amp;' data-ref="516RC">RC</dfn> : <a class="member" href="CodeGenRegisters.h.html#_ZN4llvm14CodeGenRegBank13getRegClassesEv" title='llvm::CodeGenRegBank::getRegClasses' data-ref="_ZN4llvm14CodeGenRegBank13getRegClassesEv">getRegClasses</a>()) {</td></tr>
<tr><th id="2325">2325</th><td>    <b>if</b> (!<a class="local col6 ref" href="#516RC" title='RC' data-ref="516RC">RC</a>.<a class="ref" href="#_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegisterClass::contains' data-ref="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE">contains</a>(<a class="local col4 ref" href="#514Reg" title='Reg' data-ref="514Reg">Reg</a>))</td></tr>
<tr><th id="2326">2326</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td>    <i>// If this is the first class that contains the register,</i></td></tr>
<tr><th id="2329">2329</th><td><i>    // make a note of it and go on to the next class.</i></td></tr>
<tr><th id="2330">2330</th><td>    <b>if</b> (!<a class="local col5 ref" href="#515FoundRC" title='FoundRC' data-ref="515FoundRC">FoundRC</a>) {</td></tr>
<tr><th id="2331">2331</th><td>      <a class="local col5 ref" href="#515FoundRC" title='FoundRC' data-ref="515FoundRC">FoundRC</a> = &amp;<a class="local col6 ref" href="#516RC" title='RC' data-ref="516RC">RC</a>;</td></tr>
<tr><th id="2332">2332</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2333">2333</th><td>    }</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td>    <i>// If a register's classes have different types, return null.</i></td></tr>
<tr><th id="2336">2336</th><td>    <b>if</b> (<a class="local col6 ref" href="#516RC" title='RC' data-ref="516RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass13getValueTypesEv" title='llvm::CodeGenRegisterClass::getValueTypes' data-ref="_ZNK4llvm20CodeGenRegisterClass13getValueTypesEv">getValueTypes</a>() <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvmneENS_8ArrayRefIT_EES2_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_8ArrayRefIT_EES2_">!=</a> <a class="local col5 ref" href="#515FoundRC" title='FoundRC' data-ref="515FoundRC">FoundRC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass13getValueTypesEv" title='llvm::CodeGenRegisterClass::getValueTypes' data-ref="_ZNK4llvm20CodeGenRegisterClass13getValueTypesEv">getValueTypes</a>())</td></tr>
<tr><th id="2337">2337</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td>    <i>// Check to see if the previously found class that contains</i></td></tr>
<tr><th id="2340">2340</th><td><i>    // the register is a subclass of the current class. If so,</i></td></tr>
<tr><th id="2341">2341</th><td><i>    // prefer the superclass.</i></td></tr>
<tr><th id="2342">2342</th><td>    <b>if</b> (<a class="local col6 ref" href="#516RC" title='RC' data-ref="516RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_" title='llvm::CodeGenRegisterClass::hasSubClass' data-ref="_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_">hasSubClass</a>(<a class="local col5 ref" href="#515FoundRC" title='FoundRC' data-ref="515FoundRC">FoundRC</a>)) {</td></tr>
<tr><th id="2343">2343</th><td>      <a class="local col5 ref" href="#515FoundRC" title='FoundRC' data-ref="515FoundRC">FoundRC</a> = &amp;<a class="local col6 ref" href="#516RC" title='RC' data-ref="516RC">RC</a>;</td></tr>
<tr><th id="2344">2344</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2345">2345</th><td>    }</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td>    <i>// Check to see if the previously found class that contains</i></td></tr>
<tr><th id="2348">2348</th><td><i>    // the register is a superclass of the current class. If so,</i></td></tr>
<tr><th id="2349">2349</th><td><i>    // prefer the superclass.</i></td></tr>
<tr><th id="2350">2350</th><td>    <b>if</b> (<a class="local col5 ref" href="#515FoundRC" title='FoundRC' data-ref="515FoundRC">FoundRC</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_" title='llvm::CodeGenRegisterClass::hasSubClass' data-ref="_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_">hasSubClass</a>(&amp;<a class="local col6 ref" href="#516RC" title='RC' data-ref="516RC">RC</a>))</td></tr>
<tr><th id="2351">2351</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2352">2352</th><td></td></tr>
<tr><th id="2353">2353</th><td>    <i>// Multiple classes, and neither is a superclass of the other.</i></td></tr>
<tr><th id="2354">2354</th><td><i>    // Return null.</i></td></tr>
<tr><th id="2355">2355</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2356">2356</th><td>  }</td></tr>
<tr><th id="2357">2357</th><td>  <b>return</b> <a class="local col5 ref" href="#515FoundRC" title='FoundRC' data-ref="515FoundRC">FoundRC</a>;</td></tr>
<tr><th id="2358">2358</th><td>}</td></tr>
<tr><th id="2359">2359</th><td></td></tr>
<tr><th id="2360">2360</th><td><a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE" title='llvm::CodeGenRegBank::computeCoveredRegisters' data-ref="_ZN4llvm14CodeGenRegBank23computeCoveredRegistersENS_8ArrayRefIPNS_6RecordEEE">computeCoveredRegisters</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col7 decl" id="517Regs" title='Regs' data-type='ArrayRef&lt;llvm::Record *&gt;' data-ref="517Regs">Regs</dfn>) {</td></tr>
<tr><th id="2361">2361</th><td>  <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>*&gt; <a class="ref fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col8 decl" id="518Set" title='Set' data-type='SetVector&lt;const llvm::CodeGenRegister *&gt;' data-ref="518Set">Set</dfn>;</td></tr>
<tr><th id="2362">2362</th><td></td></tr>
<tr><th id="2363">2363</th><td>  <i>// First add Regs with all sub-registers.</i></td></tr>
<tr><th id="2364">2364</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="519i" title='i' data-type='unsigned int' data-ref="519i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="520e" title='e' data-type='unsigned int' data-ref="520e">e</dfn> = <a class="local col7 ref" href="#517Regs" title='Regs' data-ref="517Regs">Regs</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col9 ref" href="#519i" title='i' data-ref="519i">i</a> != <a class="local col0 ref" href="#520e" title='e' data-ref="520e">e</a>; ++<a class="local col9 ref" href="#519i" title='i' data-ref="519i">i</a>) {</td></tr>
<tr><th id="2365">2365</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col1 decl" id="521Reg" title='Reg' data-type='llvm::CodeGenRegister *' data-ref="521Reg">Reg</dfn> = <a class="member" href="#_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE" title='llvm::CodeGenRegBank::getReg' data-ref="_ZN4llvm14CodeGenRegBank6getRegEPNS_6RecordE">getReg</a>(<a class="local col7 ref" href="#517Regs" title='Regs' data-ref="517Regs">Regs</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#519i" title='i' data-ref="519i">i</a>]</a>);</td></tr>
<tr><th id="2366">2366</th><td>    <b>if</b> (<a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col1 ref" href="#521Reg" title='Reg' data-ref="521Reg">Reg</a>))</td></tr>
<tr><th id="2367">2367</th><td>      <i>// Reg is new, add all sub-registers.</i></td></tr>
<tr><th id="2368">2368</th><td><i>      // The pre-ordering is not important here.</i></td></tr>
<tr><th id="2369">2369</th><td>      <a class="local col1 ref" href="#521Reg" title='Reg' data-ref="521Reg">Reg</a>-&gt;<a class="ref" href="#_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE" title='llvm::CodeGenRegister::addSubRegsPreOrder' data-ref="_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE">addSubRegsPreOrder</a>(<span class='refarg'><a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a></span>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="2370">2370</th><td>  }</td></tr>
<tr><th id="2371">2371</th><td></td></tr>
<tr><th id="2372">2372</th><td>  <i>// Second, find all super-registers that are completely covered by the set.</i></td></tr>
<tr><th id="2373">2373</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="522i" title='i' data-type='unsigned int' data-ref="522i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#522i" title='i' data-ref="522i">i</a> != <a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); ++<a class="local col2 ref" href="#522i" title='i' data-ref="522i">i</a>) {</td></tr>
<tr><th id="2374">2374</th><td>    <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SuperRegList" title='llvm::CodeGenRegister::SuperRegList' data-type='std::vector&lt;const CodeGenRegister *&gt;' data-ref="llvm::CodeGenRegister::SuperRegList">SuperRegList</a> &amp;<dfn class="local col3 decl" id="523SR" title='SR' data-type='const CodeGenRegister::SuperRegList &amp;' data-ref="523SR">SR</dfn> = <a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a><a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col2 ref" href="#522i" title='i' data-ref="522i">i</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister12getSuperRegsEv" title='llvm::CodeGenRegister::getSuperRegs' data-ref="_ZNK4llvm15CodeGenRegister12getSuperRegsEv">getSuperRegs</a>();</td></tr>
<tr><th id="2375">2375</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="524j" title='j' data-type='unsigned int' data-ref="524j">j</dfn> = <var>0</var>, <dfn class="local col5 decl" id="525e" title='e' data-type='unsigned int' data-ref="525e">e</dfn> = <a class="local col3 ref" href="#523SR" title='SR' data-ref="523SR">SR</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#524j" title='j' data-ref="524j">j</a> != <a class="local col5 ref" href="#525e" title='e' data-ref="525e">e</a>; ++<a class="local col4 ref" href="#524j" title='j' data-ref="524j">j</a>) {</td></tr>
<tr><th id="2376">2376</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col6 decl" id="526Super" title='Super' data-type='const llvm::CodeGenRegister *' data-ref="526Super">Super</dfn> = <a class="local col3 ref" href="#523SR" title='SR' data-ref="523SR">SR</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#524j" title='j' data-ref="524j">j</a>]</a>;</td></tr>
<tr><th id="2377">2377</th><td>      <b>if</b> (!<a class="local col6 ref" href="#526Super" title='Super' data-ref="526Super">Super</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::CoveredBySubRegs" title='llvm::CodeGenRegister::CoveredBySubRegs' data-ref="llvm::CodeGenRegister::CoveredBySubRegs">CoveredBySubRegs</a> || <a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col6 ref" href="#526Super" title='Super' data-ref="526Super">Super</a>))</td></tr>
<tr><th id="2378">2378</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2379">2379</th><td>      <i>// This new super-register is covered by its sub-registers.</i></td></tr>
<tr><th id="2380">2380</th><td>      <em>bool</em> <dfn class="local col7 decl" id="527AllSubsInSet" title='AllSubsInSet' data-type='bool' data-ref="527AllSubsInSet">AllSubsInSet</dfn> = <b>true</b>;</td></tr>
<tr><th id="2381">2381</th><td>      <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a> &amp;<dfn class="local col8 decl" id="528SRM" title='SRM' data-type='const CodeGenRegister::SubRegMap &amp;' data-ref="528SRM">SRM</dfn> = <a class="local col6 ref" href="#526Super" title='Super' data-ref="526Super">Super</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm15CodeGenRegister10getSubRegsEv" title='llvm::CodeGenRegister::getSubRegs' data-ref="_ZNK4llvm15CodeGenRegister10getSubRegsEv">getSubRegs</a>();</td></tr>
<tr><th id="2382">2382</th><td>      <b>for</b> (<a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a>::<a class="typedef" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::SubRegMap" title='llvm::CodeGenRegister::SubRegMap' data-type='std::map&lt;CodeGenSubRegIndex *, CodeGenRegister *, deref&lt;llvm::less&gt; &gt;' data-ref="llvm::CodeGenRegister::SubRegMap">SubRegMap</a>::<a class="typedef" href="../../../../include/c++/7/bits/stl_map.h.html#std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511" title='std::map&lt;llvm::CodeGenSubRegIndex *, llvm::CodeGenRegister *, llvm::deref&lt;llvm::less&gt;, std::allocator&lt;std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{llvm::CodeGenSubRegIndex*,llvm::CodeGenRegister*,llvm::deref{llvm::less},std::allocator{std::pair{llvm::CodeGenSubRegIndex*const,llvm::CodeGe11880511">const_iterator</a> <dfn class="local col9 decl" id="529I" title='I' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="529I">I</dfn> = <a class="local col8 ref" href="#528SRM" title='SRM' data-ref="528SRM">SRM</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5beginEv" title='std::map::begin' data-ref="_ZNKSt3map5beginEv">begin</a>(),</td></tr>
<tr><th id="2383">2383</th><td>             <dfn class="local col0 decl" id="530E" title='E' data-type='CodeGenRegister::SubRegMap::const_iterator' data-ref="530E">E</dfn> = <a class="local col8 ref" href="#528SRM" title='SRM' data-ref="528SRM">SRM</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>(); <a class="local col9 ref" href="#529I" title='I' data-ref="529I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col0 ref" href="#530E" title='E' data-ref="530E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorppEv" title='std::_Rb_tree_const_iterator::operator++' data-ref="_ZNSt23_Rb_tree_const_iteratorppEv">++</a><a class="local col9 ref" href="#529I" title='I' data-ref="529I">I</a>)</td></tr>
<tr><th id="2384">2384</th><td>        <b>if</b> (!<a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_">count</a>(<a class="local col9 ref" href="#529I" title='I' data-ref="529I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::CodeGenSubRegIndex *const, llvm::CodeGenRegister *&gt;::second' data-ref="std::pair::second">second</a>)) {</td></tr>
<tr><th id="2385">2385</th><td>          <a class="local col7 ref" href="#527AllSubsInSet" title='AllSubsInSet' data-ref="527AllSubsInSet">AllSubsInSet</a> = <b>false</b>;</td></tr>
<tr><th id="2386">2386</th><td>          <b>break</b>;</td></tr>
<tr><th id="2387">2387</th><td>        }</td></tr>
<tr><th id="2388">2388</th><td>      <i>// All sub-registers in Set, add Super as well.</i></td></tr>
<tr><th id="2389">2389</th><td><i>      // We will visit Super later to recheck its super-registers.</i></td></tr>
<tr><th id="2390">2390</th><td>      <b>if</b> (<a class="local col7 ref" href="#527AllSubsInSet" title='AllSubsInSet' data-ref="527AllSubsInSet">AllSubsInSet</a>)</td></tr>
<tr><th id="2391">2391</th><td>        <a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col6 ref" href="#526Super" title='Super' data-ref="526Super">Super</a>);</td></tr>
<tr><th id="2392">2392</th><td>    }</td></tr>
<tr><th id="2393">2393</th><td>  }</td></tr>
<tr><th id="2394">2394</th><td></td></tr>
<tr><th id="2395">2395</th><td>  <i>// Convert to BitVector.</i></td></tr>
<tr><th id="2396">2396</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col1 decl" id="531BV" title='BV' data-type='llvm::BitVector' data-ref="531BV">BV</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::Registers" title='llvm::CodeGenRegBank::Registers' data-ref="llvm::CodeGenRegBank::Registers">Registers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque4sizeEv" title='std::deque::size' data-ref="_ZNKSt5deque4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="2397">2397</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="532i" title='i' data-type='unsigned int' data-ref="532i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="533e" title='e' data-type='unsigned int' data-ref="533e">e</dfn> = <a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); <a class="local col2 ref" href="#532i" title='i' data-ref="532i">i</a> != <a class="local col3 ref" href="#533e" title='e' data-ref="533e">e</a>; ++<a class="local col2 ref" href="#532i" title='i' data-ref="532i">i</a>)</td></tr>
<tr><th id="2398">2398</th><td>    <a class="local col1 ref" href="#531BV" title='BV' data-ref="531BV">BV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col8 ref" href="#518Set" title='Set' data-ref="518Set">Set</a><a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col2 ref" href="#532i" title='i' data-ref="532i">i</a>]</a>-&gt;<a class="ref" href="CodeGenRegisters.h.html#llvm::CodeGenRegister::EnumValue" title='llvm::CodeGenRegister::EnumValue' data-ref="llvm::CodeGenRegister::EnumValue">EnumValue</a>);</td></tr>
<tr><th id="2399">2399</th><td>  <b>return</b> <a class="local col1 ref" href="#531BV" title='BV' data-ref="531BV">BV</a>;</td></tr>
<tr><th id="2400">2400</th><td>}</td></tr>
<tr><th id="2401">2401</th><td></td></tr>
<tr><th id="2402">2402</th><td><em>void</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank" title='llvm::CodeGenRegBank' data-ref="llvm::CodeGenRegBank">CodeGenRegBank</a>::<dfn class="decl def" id="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj" title='llvm::CodeGenRegBank::printRegUnitName' data-ref="_ZNK4llvm14CodeGenRegBank16printRegUnitNameEj">printRegUnitName</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="534Unit" title='Unit' data-type='unsigned int' data-ref="534Unit">Unit</dfn>) <em>const</em> {</td></tr>
<tr><th id="2403">2403</th><td>  <b>if</b> (<a class="local col4 ref" href="#534Unit" title='Unit' data-ref="534Unit">Unit</a> &lt; <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::NumNativeRegUnits" title='llvm::CodeGenRegBank::NumNativeRegUnits' data-ref="llvm::CodeGenRegBank::NumNativeRegUnits">NumNativeRegUnits</a>)</td></tr>
<tr><th id="2404">2404</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="CodeGenRegisters.h.html#llvm::CodeGenRegBank::RegUnits" title='llvm::CodeGenRegBank::RegUnits' data-ref="llvm::CodeGenRegBank::RegUnits">RegUnits</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#534Unit" title='Unit' data-ref="534Unit">Unit</a>]</a>.<a class="ref" href="CodeGenRegisters.h.html#llvm::RegUnit::Roots" title='llvm::RegUnit::Roots' data-ref="llvm::RegUnit::Roots">Roots</a>[<var>0</var>]-&gt;<a class="ref" href="#_ZNK4llvm15CodeGenRegister7getNameEv" title='llvm::CodeGenRegister::getName' data-ref="_ZNK4llvm15CodeGenRegister7getNameEv">getName</a>();</td></tr>
<tr><th id="2405">2405</th><td>  <b>else</b></td></tr>
<tr><th id="2406">2406</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" #"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#534Unit" title='Unit' data-ref="534Unit">Unit</a>;</td></tr>
<tr><th id="2407">2407</th><td>}</td></tr>
<tr><th id="2408">2408</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
