Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 07:48:33 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_154_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 SharedReg563_instance/s4_reg_c_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg594_instance/Y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.176ns (4.933%)  route 3.392ns (95.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 6.827 - 4.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.219ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.086ns (routing 1.109ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y9 (CLOCK_ROOT)    net (fo=73856, routed)       2.284     3.319    SharedReg563_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X144Y544       FDCE                                         r  SharedReg563_instance/s4_reg_c_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y544       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.398 r  SharedReg563_instance/s4_reg_c_rep__3/Q
                         net (fo=121, routed)         3.344     6.742    SharedReg594_instance/s4_reg_c_rep__3
    SLICE_X177Y520       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.839 r  SharedReg594_instance/s4_reg_gate__26/O
                         net (fo=1, routed)           0.048     6.887    SharedReg594_instance/s4_reg_gate__26_n_0
    SLICE_X177Y520       FDCE                                         r  SharedReg594_instance/Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y9 (CLOCK_ROOT)    net (fo=73856, routed)       2.086     6.827    SharedReg594_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X177Y520       FDCE                                         r  SharedReg594_instance/Y_reg[6]/C
                         clock pessimism              0.408     7.235    
                         clock uncertainty           -0.035     7.200    
    SLICE_X177Y520       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.225    SharedReg594_instance/Y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.338    




