--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf -ucf Controller.ucf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    4.158(R)|    0.370(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |    2.755(R)|   -0.971(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |    2.525(R)|   -0.787(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |    2.385(R)|   -0.679(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |    2.714(R)|   -0.938(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |    1.805(R)|   -0.212(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |    2.159(R)|   -0.503(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |    2.558(R)|   -0.826(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |    2.158(R)|   -0.505(R)|CLK_IBUF          |   0.000|
Ram1Data<8> |    2.091(R)|   -0.450(R)|CLK_IBUF          |   0.000|
Ram1Data<9> |    2.396(R)|   -0.694(R)|CLK_IBUF          |   0.000|
Ram1Data<10>|    2.392(R)|   -0.692(R)|CLK_IBUF          |   0.000|
Ram1Data<11>|    2.141(R)|   -0.491(R)|CLK_IBUF          |   0.000|
Ram1Data<12>|    3.815(R)|   -1.827(R)|CLK_IBUF          |   0.000|
Ram1Data<13>|    3.407(R)|   -1.497(R)|CLK_IBUF          |   0.000|
Ram1Data<14>|    3.970(R)|   -1.945(R)|CLK_IBUF          |   0.000|
Ram1Data<15>|    3.552(R)|   -1.610(R)|CLK_IBUF          |   0.000|
SW<0>       |    4.896(R)|   -0.905(R)|CLK_IBUF          |   0.000|
SW<1>       |    5.410(R)|   -1.116(R)|CLK_IBUF          |   0.000|
SW<2>       |    4.324(R)|   -0.148(R)|CLK_IBUF          |   0.000|
SW<3>       |    4.462(R)|   -1.339(R)|CLK_IBUF          |   0.000|
SW<4>       |    5.302(R)|   -1.378(R)|CLK_IBUF          |   0.000|
SW<5>       |    5.270(R)|   -1.544(R)|CLK_IBUF          |   0.000|
SW<6>       |    4.931(R)|   -1.860(R)|CLK_IBUF          |   0.000|
SW<7>       |    3.910(R)|   -1.053(R)|CLK_IBUF          |   0.000|
SW<8>       |    5.788(R)|   -1.839(R)|CLK_IBUF          |   0.000|
SW<9>       |    5.217(R)|   -0.669(R)|CLK_IBUF          |   0.000|
SW<10>      |    5.621(R)|   -0.202(R)|CLK_IBUF          |   0.000|
SW<11>      |    4.698(R)|    0.113(R)|CLK_IBUF          |   0.000|
SW<12>      |    6.356(R)|    0.100(R)|CLK_IBUF          |   0.000|
SW<13>      |    4.566(R)|   -0.277(R)|CLK_IBUF          |   0.000|
SW<14>      |    5.792(R)|   -0.807(R)|CLK_IBUF          |   0.000|
SW<15>      |    5.007(R)|   -0.150(R)|CLK_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   11.471(R)|CLK_IBUF          |   0.000|
Led<1>      |   11.321(R)|CLK_IBUF          |   0.000|
Led<2>      |   12.046(R)|CLK_IBUF          |   0.000|
Led<3>      |   10.987(R)|CLK_IBUF          |   0.000|
Led<4>      |   11.381(R)|CLK_IBUF          |   0.000|
Led<5>      |   11.187(R)|CLK_IBUF          |   0.000|
Led<6>      |   11.473(R)|CLK_IBUF          |   0.000|
Light<0>    |    8.899(R)|CLK_IBUF          |   0.000|
Light<1>    |    8.939(R)|CLK_IBUF          |   0.000|
Light<2>    |    8.577(R)|CLK_IBUF          |   0.000|
Light<3>    |    8.906(R)|CLK_IBUF          |   0.000|
Light<4>    |    8.638(R)|CLK_IBUF          |   0.000|
Light<5>    |    9.742(R)|CLK_IBUF          |   0.000|
Light<6>    |    9.788(R)|CLK_IBUF          |   0.000|
Light<7>    |    9.776(R)|CLK_IBUF          |   0.000|
Light<8>    |    8.528(R)|CLK_IBUF          |   0.000|
Light<9>    |    9.165(R)|CLK_IBUF          |   0.000|
Light<10>   |    9.221(R)|CLK_IBUF          |   0.000|
Light<11>   |    9.505(R)|CLK_IBUF          |   0.000|
Light<12>   |    9.243(R)|CLK_IBUF          |   0.000|
Light<13>   |    9.592(R)|CLK_IBUF          |   0.000|
Light<14>   |   10.128(R)|CLK_IBUF          |   0.000|
Light<15>   |    9.910(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |   11.209(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |   11.431(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |   10.173(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |    9.672(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |   11.680(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |   10.437(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |    9.272(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |   11.274(R)|CLK_IBUF          |   0.000|
Ram1Data<8> |    9.501(R)|CLK_IBUF          |   0.000|
Ram1Data<9> |   10.613(R)|CLK_IBUF          |   0.000|
Ram1Data<10>|    9.005(R)|CLK_IBUF          |   0.000|
Ram1Data<11>|    9.607(R)|CLK_IBUF          |   0.000|
Ram1Data<12>|   11.030(R)|CLK_IBUF          |   0.000|
Ram1Data<13>|    8.998(R)|CLK_IBUF          |   0.000|
Ram1Data<14>|   10.024(R)|CLK_IBUF          |   0.000|
Ram1Data<15>|   10.561(R)|CLK_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Ram1Addr<0> |    9.847(R)|clk1_BUFGP        |   0.000|
Ram1Addr<1> |    9.264(R)|clk1_BUFGP        |   0.000|
Ram1Addr<2> |    9.072(R)|clk1_BUFGP        |   0.000|
Ram1Addr<3> |    9.050(R)|clk1_BUFGP        |   0.000|
Ram1Addr<4> |    9.765(R)|clk1_BUFGP        |   0.000|
Ram1Addr<5> |    9.318(R)|clk1_BUFGP        |   0.000|
Ram1Addr<6> |    8.922(R)|clk1_BUFGP        |   0.000|
Ram1Addr<7> |    8.346(R)|clk1_BUFGP        |   0.000|
Ram1Addr<8> |    8.832(R)|clk1_BUFGP        |   0.000|
Ram1Addr<9> |    8.614(R)|clk1_BUFGP        |   0.000|
Ram1Addr<10>|    8.660(R)|clk1_BUFGP        |   0.000|
Ram1Addr<11>|    8.586(R)|clk1_BUFGP        |   0.000|
Ram1Addr<12>|    8.622(R)|clk1_BUFGP        |   0.000|
Ram1Addr<13>|    8.567(R)|clk1_BUFGP        |   0.000|
Ram1Addr<14>|    8.537(R)|clk1_BUFGP        |   0.000|
Ram1Addr<15>|    8.571(R)|clk1_BUFGP        |   0.000|
Ram1Addr<16>|    8.037(R)|clk1_BUFGP        |   0.000|
Ram1Addr<17>|    8.043(R)|clk1_BUFGP        |   0.000|
Ram1OE      |    8.263(R)|clk1_BUFGP        |   0.000|
Ram1WE      |    9.067(R)|clk1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.698|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.114|         |         |         |
clk1           |    3.949|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 30 17:39:47 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



