--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
tri_level_genlock_monitor tri_level_genlock_monitor.ncd -o
tri_level_genlock_monitor.twr tri_level_genlock_monitor.pcf


Design file:              tri_level_genlock_monitor.ncd
Physical constraint file: tri_level_genlock_monitor.pcf
Device,speed:             xc3s200,-5 (ADVANCED 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "f1485_BUFGP/IBUFG" PERIOD =  6 nS   HIGH 50.000000 % ;

 3846 items analyzed, 6 timing errors detected. (6 setup errors, 0 hold errors)
 Minimum period is   6.305ns.
--------------------------------------------------------------------------------
Slack:                  -0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f8g_genlock_monitor_sync_delay_count_14 (FF)
  Destination:          f8g_genlock_monitor_sync_delay_count_20 (FF)
  Requirement:          6.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         f1485_BUFGP rising at 0.000ns
  Destination Clock:    f1485_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: f8g_genlock_monitor_sync_delay_count_14 to f8g_genlock_monitor_sync_delay_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.YQ       Tcko                  0.626   f8g_genlock_monitor_sync_delay_count<13>
                                                       f8g_genlock_monitor_sync_delay_count_14
    SLICE_X8Y14.F3       net (fanout=3)        1.606   f8g_genlock_monitor_sync_delay_count<14>
    SLICE_X8Y14.X        Tilo                  0.529   CHOICE270
                                                       f8g_genlock_monitor__n005655
    SLICE_X7Y15.G3       net (fanout=1)        0.372   CHOICE270
    SLICE_X7Y15.Y        Tilo                  0.479   f8g_genlock_monitor__n0056
                                                       f8g_genlock_monitor__n005664
    SLICE_X7Y14.G2       net (fanout=2)        0.444   CHOICE272
    SLICE_X7Y14.Y        Tilo                  0.479   f8g_genlock_monitor__n005675_1
                                                       f8g_genlock_monitor__n005675_1
    SLICE_X6Y18.CE       net (fanout=8)        1.246   f8g_genlock_monitor__n005675_1
    SLICE_X6Y18.CLK      Tceck                 0.524   f8g_genlock_monitor_sync_delay_count<20>
                                                       f8g_genlock_monitor_sync_delay_count_20
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (2.637ns logic, 3.668ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f8g_genlock_monitor_sync_delay_count_14 (FF)
  Destination:          f8g_genlock_monitor_sync_delay_count_21 (FF)
  Requirement:          6.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         f1485_BUFGP rising at 0.000ns
  Destination Clock:    f1485_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: f8g_genlock_monitor_sync_delay_count_14 to f8g_genlock_monitor_sync_delay_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.YQ       Tcko                  0.626   f8g_genlock_monitor_sync_delay_count<13>
                                                       f8g_genlock_monitor_sync_delay_count_14
    SLICE_X8Y14.F3       net (fanout=3)        1.606   f8g_genlock_monitor_sync_delay_count<14>
    SLICE_X8Y14.X        Tilo                  0.529   CHOICE270
                                                       f8g_genlock_monitor__n005655
    SLICE_X7Y15.G3       net (fanout=1)        0.372   CHOICE270
    SLICE_X7Y15.Y        Tilo                  0.479   f8g_genlock_monitor__n0056
                                                       f8g_genlock_monitor__n005664
    SLICE_X7Y14.G2       net (fanout=2)        0.444   CHOICE272
    SLICE_X7Y14.Y        Tilo                  0.479   f8g_genlock_monitor__n005675_1
                                                       f8g_genlock_monitor__n005675_1
    SLICE_X6Y19.CE       net (fanout=8)        1.246   f8g_genlock_monitor__n005675_1
    SLICE_X6Y19.CLK      Tceck                 0.524   f8g_genlock_monitor_sync_delay_count<21>
                                                       f8g_genlock_monitor_sync_delay_count_21
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (2.637ns logic, 3.668ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f8g_genlock_monitor_sync_delay_count_14 (FF)
  Destination:          f8g_genlock_monitor_sync_delay_count_22 (FF)
  Requirement:          6.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         f1485_BUFGP rising at 0.000ns
  Destination Clock:    f1485_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: f8g_genlock_monitor_sync_delay_count_14 to f8g_genlock_monitor_sync_delay_count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.YQ       Tcko                  0.626   f8g_genlock_monitor_sync_delay_count<13>
                                                       f8g_genlock_monitor_sync_delay_count_14
    SLICE_X8Y14.F3       net (fanout=3)        1.606   f8g_genlock_monitor_sync_delay_count<14>
    SLICE_X8Y14.X        Tilo                  0.529   CHOICE270
                                                       f8g_genlock_monitor__n005655
    SLICE_X7Y15.G3       net (fanout=1)        0.372   CHOICE270
    SLICE_X7Y15.Y        Tilo                  0.479   f8g_genlock_monitor__n0056
                                                       f8g_genlock_monitor__n005664
    SLICE_X7Y14.G2       net (fanout=2)        0.444   CHOICE272
    SLICE_X7Y14.Y        Tilo                  0.479   f8g_genlock_monitor__n005675_1
                                                       f8g_genlock_monitor__n005675_1
    SLICE_X6Y19.CE       net (fanout=8)        1.246   f8g_genlock_monitor__n005675_1
    SLICE_X6Y19.CLK      Tceck                 0.524   f8g_genlock_monitor_sync_delay_count<21>
                                                       f8g_genlock_monitor_sync_delay_count_22
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (2.637ns logic, 3.668ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "f1484_BUFGP/IBUFG" PERIOD =  6 nS   HIGH 50.000000 % ;

 2722 items analyzed, 3 timing errors detected. (3 setup errors, 0 hold errors)
 Minimum period is   6.084ns.
--------------------------------------------------------------------------------
Slack:                  -0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4m_genlock_monitor_sync_count_4 (FF)
  Destination:          f4m_genlock_monitor_sync_count_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      6.084ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         f1484_BUFGP rising at 0.000ns
  Destination Clock:    f1484_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: f4m_genlock_monitor_sync_count_4 to f4m_genlock_monitor_sync_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.YQ      Tcko                  0.626   f4m_genlock_monitor_sync_count<5>
                                                       f4m_genlock_monitor_sync_count_4
    SLICE_X30Y32.F1      net (fanout=2)        0.855   f4m_genlock_monitor_sync_count<4>
    SLICE_X30Y32.X       Tilo                  0.529   CHOICE367
                                                       f4m_genlock_monitor_Ker616262
    SLICE_X30Y34.F3      net (fanout=1)        0.302   CHOICE367
    SLICE_X30Y34.X       Tilo                  0.529   N12578
                                                       f4m_genlock_monitor_Ker6162129_SW0
    SLICE_X30Y35.G1      net (fanout=1)        0.212   N12578
    SLICE_X30Y35.Y       Tilo                  0.529   f4m_genlock_monitor__n0027
                                                       f4m_genlock_monitor_Ker6162129
    SLICE_X30Y35.F3      net (fanout=2)        0.016   f4m_genlock_monitor_N6164
    SLICE_X30Y35.X       Tilo                  0.529   f4m_genlock_monitor__n0027
                                                       f4m_genlock_monitor__n00271
    SLICE_X31Y35.G3      net (fanout=3)        0.062   f4m_genlock_monitor__n0027
    SLICE_X31Y35.Y       Tilo                  0.479   f4m_genlock_monitor_sync_count<22>
                                                       f4m_genlock_monitor_Ker6167_1
    SLICE_X33Y30.F2      net (fanout=12)       0.867   f4m_genlock_monitor_Ker6167_1
    SLICE_X33Y30.CLK     Tfck                  0.549   f4m_genlock_monitor_sync_count<3>
                                                       f4m_genlock_monitor__n0012<3>1
                                                       f4m_genlock_monitor_sync_count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.084ns (3.770ns logic, 2.314ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4m_genlock_monitor_sync_count_4 (FF)
  Destination:          f4m_genlock_monitor_sync_count_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      6.038ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         f1484_BUFGP rising at 0.000ns
  Destination Clock:    f1484_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: f4m_genlock_monitor_sync_count_4 to f4m_genlock_monitor_sync_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.YQ      Tcko                  0.626   f4m_genlock_monitor_sync_count<5>
                                                       f4m_genlock_monitor_sync_count_4
    SLICE_X30Y32.F1      net (fanout=2)        0.855   f4m_genlock_monitor_sync_count<4>
    SLICE_X30Y32.X       Tilo                  0.529   CHOICE367
                                                       f4m_genlock_monitor_Ker616262
    SLICE_X30Y34.F3      net (fanout=1)        0.302   CHOICE367
    SLICE_X30Y34.X       Tilo                  0.529   N12578
                                                       f4m_genlock_monitor_Ker6162129_SW0
    SLICE_X30Y35.G1      net (fanout=1)        0.212   N12578
    SLICE_X30Y35.Y       Tilo                  0.529   f4m_genlock_monitor__n0027
                                                       f4m_genlock_monitor_Ker6162129
    SLICE_X30Y35.F3      net (fanout=2)        0.016   f4m_genlock_monitor_N6164
    SLICE_X30Y35.X       Tilo                  0.529   f4m_genlock_monitor__n0027
                                                       f4m_genlock_monitor__n00271
    SLICE_X31Y35.G3      net (fanout=3)        0.062   f4m_genlock_monitor__n0027
    SLICE_X31Y35.Y       Tilo                  0.479   f4m_genlock_monitor_sync_count<22>
                                                       f4m_genlock_monitor_Ker6167_1
    SLICE_X33Y30.G2      net (fanout=12)       0.821   f4m_genlock_monitor_Ker6167_1
    SLICE_X33Y30.CLK     Tgck                  0.549   f4m_genlock_monitor_sync_count<3>
                                                       f4m_genlock_monitor__n0012<2>1
                                                       f4m_genlock_monitor_sync_count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (3.770ns logic, 2.268ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4m_genlock_monitor_sync_count_4 (FF)
  Destination:          f4m_genlock_monitor_sync_count_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      6.034ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         f1484_BUFGP rising at 0.000ns
  Destination Clock:    f1484_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: f4m_genlock_monitor_sync_count_4 to f4m_genlock_monitor_sync_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.YQ      Tcko                  0.626   f4m_genlock_monitor_sync_count<5>
                                                       f4m_genlock_monitor_sync_count_4
    SLICE_X30Y32.F1      net (fanout=2)        0.855   f4m_genlock_monitor_sync_count<4>
    SLICE_X30Y32.X       Tilo                  0.529   CHOICE367
                                                       f4m_genlock_monitor_Ker616262
    SLICE_X30Y34.F3      net (fanout=1)        0.302   CHOICE367
    SLICE_X30Y34.X       Tilo                  0.529   N12578
                                                       f4m_genlock_monitor_Ker6162129_SW0
    SLICE_X30Y35.G1      net (fanout=1)        0.212   N12578
    SLICE_X30Y35.Y       Tilo                  0.529   f4m_genlock_monitor__n0027
                                                       f4m_genlock_monitor_Ker6162129
    SLICE_X30Y35.F3      net (fanout=2)        0.016   f4m_genlock_monitor_N6164
    SLICE_X30Y35.X       Tilo                  0.529   f4m_genlock_monitor__n0027
                                                       f4m_genlock_monitor__n00271
    SLICE_X31Y34.G3      net (fanout=3)        0.062   f4m_genlock_monitor__n0027
    SLICE_X31Y34.Y       Tilo                  0.479   f4m_genlock_monitor_sync_count<21>
                                                       f4m_genlock_monitor_Ker6167
    SLICE_X33Y31.F2      net (fanout=13)       0.817   f4m_genlock_monitor_N6169
    SLICE_X33Y31.CLK     Tfck                  0.549   f4m_genlock_monitor_sync_count<1>
                                                       f4m_genlock_monitor__n0012<1>1
                                                       f4m_genlock_monitor_sync_count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.034ns (3.770ns logic, 2.264ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    6.554|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1485          |    6.774|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 9  Score: 1974

Constraints cover 6568 paths, 0 nets, and 999 connections

Design statistics:
   Minimum period:   6.305ns (Maximum frequency: 158.604MHz)


Analysis completed Mon Jun 06 14:28:01 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 53 MB
