// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
// Date        : Sun Mar  8 19:31:02 2020
// Host        : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dtpu_axis_accelerator_ada_0_0_sim_netlist.v
// Design      : dtpu_axis_accelerator_ada_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank
   (ap_iarg_dout,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_0_tvalid,
    out,
    ap_iarg_addr,
    Q,
    S_AXIS_TDATA);
  output [7:0]ap_iarg_dout;
  input aclk;
  input s_axis_aclk;
  input [0:0]ap_iarg_ce;
  input s_axis_0_tvalid;
  input out;
  input [9:0]ap_iarg_addr;
  input [6:0]Q;
  input [63:0]S_AXIS_TDATA;

  wire [6:0]Q;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [9:0]ap_iarg_addr;
  wire [0:0]ap_iarg_ce;
  wire [7:0]ap_iarg_dout;
  wire out;
  wire s_axis_0_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6 ARG_MEM_I
       (.Q(Q),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_iarg_addr(ap_iarg_addr),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .out(out),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_aclk(s_axis_aclk));
endmodule

(* ORIG_REF_NAME = "arg_mem_bank" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank__parameterized0
   (ap_iarg_dout,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_1_tvalid,
    out,
    ADDRARDADDR,
    Q,
    \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I ,
    ap_iarg_1_din,
    S_AXIS_TDATA,
    ap_iarg_1_we);
  output [63:0]ap_iarg_dout;
  input aclk;
  input s_axis_aclk;
  input [0:0]ap_iarg_ce;
  input s_axis_1_tvalid;
  input out;
  input [12:0]ADDRARDADDR;
  input [1:0]Q;
  input [10:0]\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I ;
  input [63:0]ap_iarg_1_din;
  input [63:0]S_AXIS_TDATA;
  input [0:0]ap_iarg_1_we;

  wire [12:0]ADDRARDADDR;
  wire [10:0]\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I ;
  wire [1:0]Q;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_iarg_1_din;
  wire [0:0]ap_iarg_1_we;
  wire [0:0]ap_iarg_ce;
  wire [63:0]ap_iarg_dout;
  wire out;
  wire s_axis_1_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6__parameterized0 ARG_MEM_I
       (.ADDRARDADDR(ADDRARDADDR),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .addr_b({Q,\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I }),
        .ap_iarg_1_din(ap_iarg_1_din),
        .ap_iarg_1_we(ap_iarg_1_we),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .out(out),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_aclk(s_axis_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6
   (ap_iarg_dout,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_0_tvalid,
    out,
    ap_iarg_addr,
    Q,
    S_AXIS_TDATA);
  output [7:0]ap_iarg_dout;
  input aclk;
  input s_axis_aclk;
  input [0:0]ap_iarg_ce;
  input s_axis_0_tvalid;
  input out;
  input [9:0]ap_iarg_addr;
  input [6:0]Q;
  input [63:0]S_AXIS_TDATA;

  wire [6:0]Q;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [9:0]ap_iarg_addr;
  wire [0:0]ap_iarg_ce;
  wire [7:0]ap_iarg_dout;
  wire out;
  wire s_axis_0_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_bank_sdp_v6 \WR_PORT_WIDER_GEN.USE_SDP_GEN.BANK_I 
       (.Q(Q),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_iarg_addr(ap_iarg_addr),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .out(out),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_aclk(s_axis_aclk));
endmodule

(* ORIG_REF_NAME = "arg_mem_bank_v6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank_v6__parameterized0
   (ap_iarg_dout,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_1_tvalid,
    out,
    ADDRARDADDR,
    addr_b,
    ap_iarg_1_din,
    S_AXIS_TDATA,
    ap_iarg_1_we);
  output [63:0]ap_iarg_dout;
  input aclk;
  input s_axis_aclk;
  input [0:0]ap_iarg_ce;
  input s_axis_1_tvalid;
  input out;
  input [12:0]ADDRARDADDR;
  input [12:0]addr_b;
  input [63:0]ap_iarg_1_din;
  input [63:0]S_AXIS_TDATA;
  input [0:0]ap_iarg_1_we;

  wire [12:0]ADDRARDADDR;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [12:0]addr_b;
  wire [63:0]ap_iarg_1_din;
  wire [0:0]ap_iarg_1_we;
  wire [0:0]ap_iarg_ce;
  wire [63:0]ap_iarg_dout;
  wire out;
  wire s_axis_1_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_symmetric_dp_bank_v6 \SAME_WIDTH_GEN.BANK_I 
       (.ADDRARDADDR(ADDRARDADDR),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .addr_b(addr_b),
        .ap_iarg_1_din(ap_iarg_1_din),
        .ap_iarg_1_we(ap_iarg_1_we),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .out(out),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_aclk(s_axis_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_dist_inst
   (out,
    ram_full_fb_i_reg,
    empty_fwft_i_reg,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    mb_pop_ok,
    E,
    prmry_in_xored,
    ap_start_i,
    empty_fwft_i_reg_0,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    empty_fwft_i_reg_1,
    aclk,
    \gpr1.dout_i_reg[0] ,
    s_axi_aclk,
    AR,
    state__0,
    run_continous_reg,
    iarg_mask,
    mb_iarg_rdy_i,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ,
    \iarg_mask_reg[1] ,
    global_start__2,
    \gic0.gc0.count_reg[4] ,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    host_cmd_data);
  output out;
  output ram_full_fb_i_reg;
  output empty_fwft_i_reg;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output mb_pop_ok;
  output [0:0]E;
  output prmry_in_xored;
  output ap_start_i;
  output empty_fwft_i_reg_0;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  output empty_fwft_i_reg_1;
  input aclk;
  input \gpr1.dout_i_reg[0] ;
  input s_axi_aclk;
  input [0:0]AR;
  input [2:0]state__0;
  input run_continous_reg;
  input [1:0]iarg_mask;
  input [1:0]mb_iarg_rdy_i;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  input \iarg_mask_reg[1] ;
  input global_start__2;
  input [0:0]\gic0.gc0.count_reg[4] ;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input [17:0]host_cmd_data;

  wire [0:0]AR;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire aclk;
  wire ap_start_i;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_fwft_i_reg_1;
  wire [0:0]\gic0.gc0.count_reg[4] ;
  wire global_start__2;
  wire \gpr1.dout_i_reg[0] ;
  wire [17:0]host_cmd_data;
  wire [1:0]iarg_mask;
  wire \iarg_mask_reg[1] ;
  wire [1:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire prmry_in_xored;
  wire ram_full_fb_i_reg;
  wire run_continous_reg;
  wire s_axi_aclk;
  wire [2:0]state__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized1 FIF_DMG_INST
       (.AR(AR),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[2] (\FSM_sequential_state_reg[2] ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ),
        .\NEW_INTRO.next_rd_gray_reg[0] (\NEW_INTRO.next_rd_gray_reg[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .aclk(aclk),
        .ap_start_i(ap_start_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_fwft_i_reg_1(empty_fwft_i_reg_1),
        .\gic0.gc0.count_reg[4] (\gic0.gc0.count_reg[4] ),
        .global_start__2(global_start__2),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .host_cmd_data(host_cmd_data),
        .iarg_mask(iarg_mask),
        .\iarg_mask_reg[1] (\iarg_mask_reg[1] ),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(mb_pop_ok),
        .out(out),
        .prmry_in_xored(prmry_in_xored),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .run_continous_reg(run_continous_reg),
        .s_axi_aclk(s_axi_aclk),
        .state__0(state__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_adapter
   (S_AXI_AWREADY,
    s_axi_arready,
    axi_ap_rst,
    status_ap_start_clr,
    status_ap_done_clr,
    status_ap_idle_clr,
    status_ap_ready_clr,
    interrupt,
    wr_resp_vld_reg_0,
    rd_data_vld_reg_0,
    oarg_rqt_enable_i,
    in0,
    m_axis_0_tdest,
    \IARG_RQT_ENABLE_GEN.reg_reg[2]_0 ,
    E,
    Q,
    s_axi_rdata,
    \wr_data_i_reg[23]_0 ,
    \oarg_sw_length_reg[31]_0 ,
    \oarg_sw_length_m2s_reg[31]_0 ,
    D,
    s_axi_aclk,
    axi_rst_reg_0,
    s_axi_rready,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_bready,
    status_ap_start,
    \rd_data[3]_i_5_0 ,
    \rd_data[3]_i_2_0 ,
    status_ap_done,
    status_ap_idle,
    status_ap_ready,
    \rd_data_reg[5]_0 ,
    host_cmd_error,
    out);
  output S_AXI_AWREADY;
  output s_axi_arready;
  output axi_ap_rst;
  output status_ap_start_clr;
  output status_ap_done_clr;
  output status_ap_idle_clr;
  output status_ap_ready_clr;
  output interrupt;
  output wr_resp_vld_reg_0;
  output rd_data_vld_reg_0;
  output [0:0]oarg_rqt_enable_i;
  output [0:0]in0;
  output [3:0]m_axis_0_tdest;
  output [2:0]\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 ;
  output [0:0]E;
  output [7:0]Q;
  output [31:0]s_axi_rdata;
  output [17:0]\wr_data_i_reg[23]_0 ;
  output [31:0]\oarg_sw_length_reg[31]_0 ;
  output [31:0]\oarg_sw_length_m2s_reg[31]_0 ;
  input [1:0]D;
  input s_axi_aclk;
  input axi_rst_reg_0;
  input s_axi_rready;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [7:0]s_axi_araddr;
  input s_axi_arvalid;
  input [7:0]s_axi_awaddr;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_bready;
  input status_ap_start;
  input [31:0]\rd_data[3]_i_5_0 ;
  input [31:0]\rd_data[3]_i_2_0 ;
  input status_ap_done;
  input status_ap_idle;
  input status_ap_ready;
  input [1:0]\rd_data_reg[5]_0 ;
  input host_cmd_error;
  input out;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \IARGS_RST_GEN.reg[0]_i_1_n_0 ;
  wire \IARGS_RST_GEN.reg[1]_i_1_n_0 ;
  wire \IARGS_RST_GEN.reg[2]_i_1_n_0 ;
  wire \IARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0 ;
  wire \IARG_RQT_ENABLE_GEN.reg[1]_i_1_n_0 ;
  wire \IARG_RQT_ENABLE_GEN.reg[2]_i_1_n_0 ;
  wire [2:0]\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 ;
  wire \OARGS_RST_GEN.reg[0]_i_1_n_0 ;
  wire \OARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0 ;
  wire \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2_n_0 ;
  wire \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3_n_0 ;
  wire \OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0] ;
  wire \OARG_USE_SW_LENGTH_GEN.reg[0]_i_1_n_0 ;
  wire [7:0]Q;
  wire S_AXI_AWREADY;
  wire ap_rst_i;
  wire axi_ap_rst;
  (* async_reg = "true" *) wire axi_rst;
  (* async_reg = "true" *) wire axi_rst1;
  wire axi_rst_reg_0;
  wire \ctrl_reg[15]_i_1_n_0 ;
  wire \ctrl_reg[23]_i_1_n_0 ;
  wire \ctrl_reg[31]_i_1_n_0 ;
  wire \ctrl_reg[7]_i_1_n_0 ;
  wire \ctrl_reg_reg_n_0_[0] ;
  wire \ctrl_reg_reg_n_0_[10] ;
  wire \ctrl_reg_reg_n_0_[11] ;
  wire \ctrl_reg_reg_n_0_[12] ;
  wire \ctrl_reg_reg_n_0_[13] ;
  wire \ctrl_reg_reg_n_0_[14] ;
  wire \ctrl_reg_reg_n_0_[15] ;
  wire \ctrl_reg_reg_n_0_[16] ;
  wire \ctrl_reg_reg_n_0_[17] ;
  wire \ctrl_reg_reg_n_0_[18] ;
  wire \ctrl_reg_reg_n_0_[19] ;
  wire \ctrl_reg_reg_n_0_[20] ;
  wire \ctrl_reg_reg_n_0_[21] ;
  wire \ctrl_reg_reg_n_0_[22] ;
  wire \ctrl_reg_reg_n_0_[23] ;
  wire \ctrl_reg_reg_n_0_[24] ;
  wire \ctrl_reg_reg_n_0_[25] ;
  wire \ctrl_reg_reg_n_0_[26] ;
  wire \ctrl_reg_reg_n_0_[27] ;
  wire \ctrl_reg_reg_n_0_[28] ;
  wire \ctrl_reg_reg_n_0_[29] ;
  wire \ctrl_reg_reg_n_0_[2] ;
  wire \ctrl_reg_reg_n_0_[30] ;
  wire \ctrl_reg_reg_n_0_[31] ;
  wire \ctrl_reg_reg_n_0_[3] ;
  wire \ctrl_reg_reg_n_0_[4] ;
  wire \ctrl_reg_reg_n_0_[5] ;
  wire \ctrl_reg_reg_n_0_[6] ;
  wire \ctrl_reg_reg_n_0_[7] ;
  wire \ctrl_reg_reg_n_0_[8] ;
  wire \ctrl_reg_reg_n_0_[9] ;
  wire glb_int_en;
  wire gp_reg_start;
  wire host_cmd_error;
  wire host_cmd_we;
  wire host_cmd_we0;
  wire [2:0]host_iarg_rst;
  wire host_ioscalar_re_i;
  wire [31:6]host_iscalar_dout;
  wire [0:0]host_oarg_rst;
  wire [0:0]in0;
  wire [0:0]int_enable_reg;
  wire \int_enable_reg[0]_i_1_n_0 ;
  wire [0:0]int_flag_reg;
  wire \int_flag_reg[0]_i_1_n_0 ;
  wire interrupt;
  wire interrupt0;
  wire [3:0]m_axis_0_tdest;
  wire [0:0]oarg_rqt_enable_i;
  wire \oarg_sw_length[31]_i_2_n_0 ;
  wire [31:0]\oarg_sw_length_m2s_reg[31]_0 ;
  wire [31:0]\oarg_sw_length_reg[31]_0 ;
  wire oarg_sw_length_we_i1__0;
  wire \oarg_sw_length_we_i[0]_i_1_n_0 ;
  wire \oarg_sw_length_we_i[1]_i_1_n_0 ;
  wire \oarg_sw_length_we_i[2]_i_1_n_0 ;
  wire \oarg_sw_length_we_i[3]_i_1_n_0 ;
  wire \oarg_sw_length_we_i[4]_i_1_n_0 ;
  wire \oarg_sw_length_we_i[5]_i_1_n_0 ;
  wire \oarg_sw_length_we_i[6]_i_1_n_0 ;
  wire \oarg_sw_length_we_i[7]_i_1_n_0 ;
  wire [0:0]oarg_tdest_reg_we;
  wire or_reduce;
  wire out;
  wire [1:0]p_0_in;
  wire p_0_in11_in;
  wire p_0_in12_in;
  wire p_0_in14_in;
  wire p_0_in16_in;
  wire p_0_in18_in;
  wire p_0_in24_in;
  wire p_0_in7_in;
  wire p_0_in8_in;
  wire p_0_in9_in;
  wire [3:0]rd_bank_addr;
  wire [31:0]rd_data;
  wire rd_data0;
  wire \rd_data[0]_i_10_n_0 ;
  wire \rd_data[0]_i_11_n_0 ;
  wire \rd_data[0]_i_12_n_0 ;
  wire \rd_data[0]_i_13_n_0 ;
  wire \rd_data[0]_i_14_n_0 ;
  wire \rd_data[0]_i_15_n_0 ;
  wire \rd_data[0]_i_16_n_0 ;
  wire \rd_data[0]_i_17_n_0 ;
  wire \rd_data[0]_i_2_n_0 ;
  wire \rd_data[0]_i_3_n_0 ;
  wire \rd_data[0]_i_4_n_0 ;
  wire \rd_data[0]_i_5_n_0 ;
  wire \rd_data[0]_i_6_n_0 ;
  wire \rd_data[0]_i_7_n_0 ;
  wire \rd_data[0]_i_8_n_0 ;
  wire \rd_data[0]_i_9_n_0 ;
  wire \rd_data[1]_i_10_n_0 ;
  wire \rd_data[1]_i_11_n_0 ;
  wire \rd_data[1]_i_12_n_0 ;
  wire \rd_data[1]_i_13_n_0 ;
  wire \rd_data[1]_i_14_n_0 ;
  wire \rd_data[1]_i_15_n_0 ;
  wire \rd_data[1]_i_2_n_0 ;
  wire \rd_data[1]_i_3_n_0 ;
  wire \rd_data[1]_i_4_n_0 ;
  wire \rd_data[1]_i_5_n_0 ;
  wire \rd_data[1]_i_6_n_0 ;
  wire \rd_data[1]_i_7_n_0 ;
  wire \rd_data[1]_i_8_n_0 ;
  wire \rd_data[1]_i_9_n_0 ;
  wire \rd_data[2]_i_10_n_0 ;
  wire \rd_data[2]_i_11_n_0 ;
  wire \rd_data[2]_i_12_n_0 ;
  wire \rd_data[2]_i_13_n_0 ;
  wire \rd_data[2]_i_14_n_0 ;
  wire \rd_data[2]_i_15_n_0 ;
  wire \rd_data[2]_i_16_n_0 ;
  wire \rd_data[2]_i_2_n_0 ;
  wire \rd_data[2]_i_3_n_0 ;
  wire \rd_data[2]_i_4_n_0 ;
  wire \rd_data[2]_i_5_n_0 ;
  wire \rd_data[2]_i_6_n_0 ;
  wire \rd_data[2]_i_7_n_0 ;
  wire \rd_data[2]_i_8_n_0 ;
  wire \rd_data[2]_i_9_n_0 ;
  wire \rd_data[31]_i_4_n_0 ;
  wire \rd_data[31]_i_5_n_0 ;
  wire \rd_data[3]_i_10_n_0 ;
  wire \rd_data[3]_i_11_n_0 ;
  wire \rd_data[3]_i_12_n_0 ;
  wire \rd_data[3]_i_13_n_0 ;
  wire \rd_data[3]_i_14_n_0 ;
  wire \rd_data[3]_i_15_n_0 ;
  wire \rd_data[3]_i_16_n_0 ;
  wire \rd_data[3]_i_17_n_0 ;
  wire [31:0]\rd_data[3]_i_2_0 ;
  wire \rd_data[3]_i_2_n_0 ;
  wire \rd_data[3]_i_3_n_0 ;
  wire \rd_data[3]_i_4_n_0 ;
  wire [31:0]\rd_data[3]_i_5_0 ;
  wire \rd_data[3]_i_5_n_0 ;
  wire \rd_data[3]_i_6_n_0 ;
  wire \rd_data[3]_i_7_n_0 ;
  wire \rd_data[3]_i_8_n_0 ;
  wire \rd_data[3]_i_9_n_0 ;
  wire \rd_data[4]_i_6_n_0 ;
  wire \rd_data[5]_i_2_n_0 ;
  wire \rd_data[5]_i_3_n_0 ;
  wire \rd_data[5]_i_4_n_0 ;
  wire rd_data_ce;
  wire [1:0]\rd_data_reg[5]_0 ;
  wire rd_data_vld_i_1_n_0;
  wire rd_data_vld_reg_0;
  wire [3:0]rd_reg_addr;
  wire rd_start;
  wire reg_sel0;
  wire \reg_sel[0]_i_1_n_0 ;
  wire \reg_sel[10]_i_1_n_0 ;
  wire \reg_sel[10]_i_2_n_0 ;
  wire \reg_sel[12]_i_1_n_0 ;
  wire \reg_sel[13]_i_1_n_0 ;
  wire \reg_sel[13]_i_2_n_0 ;
  wire \reg_sel[15]_i_4_n_0 ;
  wire \reg_sel[15]_i_5_n_0 ;
  wire \reg_sel[15]_i_6_n_0 ;
  wire \reg_sel[15]_i_7_n_0 ;
  wire \reg_sel[15]_i_8_n_0 ;
  wire \reg_sel[15]_i_9_n_0 ;
  wire \reg_sel[1]_i_1_n_0 ;
  wire \reg_sel[2]_i_1_n_0 ;
  wire \reg_sel[3]_i_1_n_0 ;
  wire \reg_sel[3]_i_2_n_0 ;
  wire \reg_sel[4]_i_1_n_0 ;
  wire \reg_sel[5]_i_1_n_0 ;
  wire \reg_sel_reg_n_0_[0] ;
  wire s_axi_aclk;
  wire [7:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [7:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [1:0]state;
  wire status_ap_done;
  wire status_ap_done_clr;
  wire status_ap_done_clr0;
  wire status_ap_idle;
  wire status_ap_idle_clr;
  wire status_ap_idle_clr0;
  wire status_ap_ready;
  wire status_ap_ready_clr;
  wire status_ap_ready_clr0;
  wire status_ap_start;
  wire status_ap_start_clr;
  wire status_ap_start_clr0;
  wire wr_addr_rdy;
  wire [17:0]\wr_data_i_reg[23]_0 ;
  wire wr_resp_vld_i_1_n_0;
  wire wr_resp_vld_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync \EN_STRM_TO_LITE_SYNC_GEN.XD_IARG_RQT_SYNC 
       (.D(D),
        .Q(\ctrl_reg_reg_n_0_[4] ),
        .\ctrl_reg_reg[4] (rd_data[4]),
        .\rd_data_reg[4] (\rd_data[5]_i_3_n_0 ),
        .\rd_data_reg[4]_0 (\rd_data[31]_i_4_n_0 ),
        .\rd_data_reg[4]_1 (rd_reg_addr),
        .\rd_data_reg[4]_2 (\rd_data[5]_i_2_n_0 ),
        .\rd_data_reg[4]_3 (\rd_data[4]_i_6_n_0 ),
        .s_axi_aclk(s_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h76FE)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h67676767EFEEEEEE)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(s_axi_wvalid),
        .I5(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(rd_data_vld_reg_0),
        .I1(s_axi_rready),
        .I2(wr_resp_vld_reg_0),
        .I3(s_axi_bready),
        .I4(state[1]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "idle:00,send_resp:11,write_regs:10,read_regs:01" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_rst),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "idle:00,send_resp:11,write_regs:10,read_regs:01" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_rst),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \IARGS_RST_GEN.reg[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in18_in),
        .I3(S_AXI_AWREADY),
        .I4(host_iarg_rst[0]),
        .O(\IARGS_RST_GEN.reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \IARGS_RST_GEN.reg[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in18_in),
        .I3(S_AXI_AWREADY),
        .I4(host_iarg_rst[1]),
        .O(\IARGS_RST_GEN.reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \IARGS_RST_GEN.reg[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in18_in),
        .I3(S_AXI_AWREADY),
        .I4(host_iarg_rst[2]),
        .O(\IARGS_RST_GEN.reg[2]_i_1_n_0 ));
  FDCE \IARGS_RST_GEN.reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\IARGS_RST_GEN.reg[0]_i_1_n_0 ),
        .Q(host_iarg_rst[0]));
  FDCE \IARGS_RST_GEN.reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\IARGS_RST_GEN.reg[1]_i_1_n_0 ),
        .Q(host_iarg_rst[1]));
  FDCE \IARGS_RST_GEN.reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\IARGS_RST_GEN.reg[2]_i_1_n_0 ),
        .Q(host_iarg_rst[2]));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \IARG_RQT_ENABLE_GEN.reg[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in14_in),
        .I3(S_AXI_AWREADY),
        .I4(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [0]),
        .O(\IARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \IARG_RQT_ENABLE_GEN.reg[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in14_in),
        .I3(S_AXI_AWREADY),
        .I4(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [1]),
        .O(\IARG_RQT_ENABLE_GEN.reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \IARG_RQT_ENABLE_GEN.reg[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in14_in),
        .I3(S_AXI_AWREADY),
        .I4(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [2]),
        .O(\IARG_RQT_ENABLE_GEN.reg[2]_i_1_n_0 ));
  FDPE \IARG_RQT_ENABLE_GEN.reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0 ),
        .PRE(axi_ap_rst),
        .Q(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [0]));
  FDPE \IARG_RQT_ENABLE_GEN.reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IARG_RQT_ENABLE_GEN.reg[1]_i_1_n_0 ),
        .PRE(axi_ap_rst),
        .Q(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [1]));
  FDPE \IARG_RQT_ENABLE_GEN.reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IARG_RQT_ENABLE_GEN.reg[2]_i_1_n_0 ),
        .PRE(axi_ap_rst),
        .Q(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \OARGS_RST_GEN.reg[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in16_in),
        .I3(S_AXI_AWREADY),
        .I4(host_oarg_rst),
        .O(\OARGS_RST_GEN.reg[0]_i_1_n_0 ));
  FDCE \OARGS_RST_GEN.reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\OARGS_RST_GEN.reg[0]_i_1_n_0 ),
        .Q(host_oarg_rst));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \OARG_RQT_ENABLE_GEN.reg[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in12_in),
        .I3(S_AXI_AWREADY),
        .I4(oarg_rqt_enable_i),
        .O(\OARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0 ));
  FDPE \OARG_RQT_ENABLE_GEN.reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\OARG_RQT_ENABLE_GEN.reg[0]_i_1_n_0 ),
        .PRE(axi_ap_rst),
        .Q(oarg_rqt_enable_i));
  FDCE \OARG_TDEST_GEN.oarg_tdest_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(\OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0] ),
        .CLR(axi_ap_rst),
        .D(s_axi_wdata[0]),
        .Q(m_axis_0_tdest[0]));
  FDCE \OARG_TDEST_GEN.oarg_tdest_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(\OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0] ),
        .CLR(axi_ap_rst),
        .D(s_axi_wdata[1]),
        .Q(m_axis_0_tdest[1]));
  FDCE \OARG_TDEST_GEN.oarg_tdest_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(\OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0] ),
        .CLR(axi_ap_rst),
        .D(s_axi_wdata[2]),
        .Q(m_axis_0_tdest[2]));
  FDCE \OARG_TDEST_GEN.oarg_tdest_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(\OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0] ),
        .CLR(axi_ap_rst),
        .D(s_axi_wdata[3]),
        .Q(m_axis_0_tdest[3]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_1 
       (.I0(\reg_sel[10]_i_2_n_0 ),
        .I1(\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2_n_0 ),
        .I2(\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3_n_0 ),
        .I3(\reg_sel[15]_i_9_n_0 ),
        .I4(p_0_in[0]),
        .I5(p_0_in[1]),
        .O(oarg_tdest_reg_we));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(state[0]),
        .I3(state[1]),
        .O(\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3 
       (.I0(s_axi_awaddr[7]),
        .I1(s_axi_araddr[7]),
        .I2(s_axi_awaddr[6]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[6]),
        .O(\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_4 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_5 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[5]),
        .O(p_0_in[1]));
  FDCE \OARG_TDEST_GEN.oarg_tdest_reg_we_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(oarg_tdest_reg_we),
        .Q(\OARG_TDEST_GEN.oarg_tdest_reg_we_reg_n_0_[0] ));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \OARG_USE_SW_LENGTH_GEN.reg[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wstrb[0]),
        .I2(p_0_in7_in),
        .I3(S_AXI_AWREADY),
        .I4(in0),
        .O(\OARG_USE_SW_LENGTH_GEN.reg[0]_i_1_n_0 ));
  FDCE \OARG_USE_SW_LENGTH_GEN.reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\OARG_USE_SW_LENGTH_GEN.reg[0]_i_1_n_0 ),
        .Q(in0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_rst_fb_i_1
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(axi_rst),
        .O(ap_rst_i));
  FDPE ap_rst_fb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ap_rst_i),
        .PRE(axi_rst),
        .Q(axi_ap_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axi_rst1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(axi_rst_reg_0),
        .Q(axi_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axi_rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rst1),
        .PRE(axi_rst_reg_0),
        .Q(axi_rst));
  LUT3 #(
    .INIT(8'h80)) 
    \ctrl_reg[15]_i_1 
       (.I0(S_AXI_AWREADY),
        .I1(\reg_sel_reg_n_0_[0] ),
        .I2(s_axi_wstrb[1]),
        .O(\ctrl_reg[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ctrl_reg[23]_i_1 
       (.I0(S_AXI_AWREADY),
        .I1(\reg_sel_reg_n_0_[0] ),
        .I2(s_axi_wstrb[2]),
        .O(\ctrl_reg[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ctrl_reg[31]_i_1 
       (.I0(S_AXI_AWREADY),
        .I1(\reg_sel_reg_n_0_[0] ),
        .I2(s_axi_wstrb[3]),
        .O(\ctrl_reg[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ctrl_reg[7]_i_1 
       (.I0(S_AXI_AWREADY),
        .I1(s_axi_wstrb[0]),
        .I2(\reg_sel_reg_n_0_[0] ),
        .O(\ctrl_reg[7]_i_1_n_0 ));
  FDCE \ctrl_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[7]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[0]),
        .Q(\ctrl_reg_reg_n_0_[0] ));
  FDCE \ctrl_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[15]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[10]),
        .Q(\ctrl_reg_reg_n_0_[10] ));
  FDCE \ctrl_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[15]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[11]),
        .Q(\ctrl_reg_reg_n_0_[11] ));
  FDCE \ctrl_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[15]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[12]),
        .Q(\ctrl_reg_reg_n_0_[12] ));
  FDCE \ctrl_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[15]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[13]),
        .Q(\ctrl_reg_reg_n_0_[13] ));
  FDCE \ctrl_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[15]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[14]),
        .Q(\ctrl_reg_reg_n_0_[14] ));
  FDCE \ctrl_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[15]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[15]),
        .Q(\ctrl_reg_reg_n_0_[15] ));
  FDCE \ctrl_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[23]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[16]),
        .Q(\ctrl_reg_reg_n_0_[16] ));
  FDCE \ctrl_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[23]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[17]),
        .Q(\ctrl_reg_reg_n_0_[17] ));
  FDCE \ctrl_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[23]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[18]),
        .Q(\ctrl_reg_reg_n_0_[18] ));
  FDCE \ctrl_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[23]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[19]),
        .Q(\ctrl_reg_reg_n_0_[19] ));
  FDCE \ctrl_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[7]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[1]),
        .Q(glb_int_en));
  FDCE \ctrl_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[23]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[20]),
        .Q(\ctrl_reg_reg_n_0_[20] ));
  FDCE \ctrl_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[23]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[21]),
        .Q(\ctrl_reg_reg_n_0_[21] ));
  FDCE \ctrl_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[23]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[22]),
        .Q(\ctrl_reg_reg_n_0_[22] ));
  FDCE \ctrl_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[23]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[23]),
        .Q(\ctrl_reg_reg_n_0_[23] ));
  FDCE \ctrl_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[31]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[24]),
        .Q(\ctrl_reg_reg_n_0_[24] ));
  FDCE \ctrl_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[31]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[25]),
        .Q(\ctrl_reg_reg_n_0_[25] ));
  FDCE \ctrl_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[31]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[26]),
        .Q(\ctrl_reg_reg_n_0_[26] ));
  FDCE \ctrl_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[31]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[27]),
        .Q(\ctrl_reg_reg_n_0_[27] ));
  FDCE \ctrl_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[31]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[28]),
        .Q(\ctrl_reg_reg_n_0_[28] ));
  FDCE \ctrl_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[31]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[29]),
        .Q(\ctrl_reg_reg_n_0_[29] ));
  FDCE \ctrl_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[7]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[2]),
        .Q(\ctrl_reg_reg_n_0_[2] ));
  FDCE \ctrl_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[31]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[30]),
        .Q(\ctrl_reg_reg_n_0_[30] ));
  FDCE \ctrl_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[31]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[31]),
        .Q(\ctrl_reg_reg_n_0_[31] ));
  FDCE \ctrl_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[7]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[3]),
        .Q(\ctrl_reg_reg_n_0_[3] ));
  FDCE \ctrl_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[7]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[4]),
        .Q(\ctrl_reg_reg_n_0_[4] ));
  FDCE \ctrl_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[7]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[5]),
        .Q(\ctrl_reg_reg_n_0_[5] ));
  FDCE \ctrl_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[7]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[6]),
        .Q(\ctrl_reg_reg_n_0_[6] ));
  FDCE \ctrl_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[7]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[7]),
        .Q(\ctrl_reg_reg_n_0_[7] ));
  FDCE \ctrl_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[15]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[8]),
        .Q(\ctrl_reg_reg_n_0_[8] ));
  FDCE \ctrl_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(\ctrl_reg[15]_i_1_n_0 ),
        .CLR(axi_rst),
        .D(s_axi_wdata[9]),
        .Q(\ctrl_reg_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[4]_i_1 
       (.I0(host_cmd_we),
        .I1(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    host_cmd_we_i_1
       (.I0(p_0_in11_in),
        .I1(S_AXI_AWREADY),
        .O(host_cmd_we0));
  FDCE host_cmd_we_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(host_cmd_we0),
        .Q(host_cmd_we));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \int_enable_reg[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_0_in9_in),
        .I2(S_AXI_AWREADY),
        .I3(int_enable_reg),
        .O(\int_enable_reg[0]_i_1_n_0 ));
  FDCE \int_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\int_enable_reg[0]_i_1_n_0 ),
        .Q(int_enable_reg));
  LUT5 #(
    .INIT(32'h77FF7070)) 
    \int_flag_reg[0]_i_1 
       (.I0(S_AXI_AWREADY),
        .I1(p_0_in8_in),
        .I2(host_cmd_error),
        .I3(s_axi_wdata[0]),
        .I4(int_flag_reg),
        .O(\int_flag_reg[0]_i_1_n_0 ));
  FDCE \int_flag_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\int_flag_reg[0]_i_1_n_0 ),
        .Q(int_flag_reg));
  LUT3 #(
    .INIT(8'h80)) 
    interrupt_i_1
       (.I0(glb_int_en),
        .I1(int_flag_reg),
        .I2(int_enable_reg),
        .O(interrupt0));
  FDCE interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(interrupt0),
        .Q(interrupt));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \oarg_sw_length[31]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(Q[0]),
        .I4(\oarg_sw_length[31]_i_2_n_0 ),
        .O(or_reduce));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \oarg_sw_length[31]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\oarg_sw_length[31]_i_2_n_0 ));
  FDRE \oarg_sw_length_m2s_reg[0] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [0]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[10] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[10]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[11] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[11]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[12] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [6]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[13] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [7]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[14] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [8]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[15] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [9]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[16] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [10]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[17] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [11]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[18] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [12]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[19] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [13]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[1] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [1]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[20] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [14]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[21] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [15]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[22] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [16]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[23] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [17]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[24] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[24]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[25] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[25]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[26] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[26]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[27] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[27]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[28] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[28]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[29] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[29]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[2] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [2]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[30] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[30]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[31] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[31]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[3] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [3]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[4] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [4]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[5] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(\wr_data_i_reg[23]_0 [5]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[6] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[6]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[7] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[7]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[8] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[8]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \oarg_sw_length_m2s_reg[9] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .D(host_iscalar_dout[9]),
        .Q(\oarg_sw_length_m2s_reg[31]_0 [9]),
        .R(1'b0));
  FDCE \oarg_sw_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [0]),
        .Q(\oarg_sw_length_reg[31]_0 [0]));
  FDCE \oarg_sw_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[10]),
        .Q(\oarg_sw_length_reg[31]_0 [10]));
  FDCE \oarg_sw_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[11]),
        .Q(\oarg_sw_length_reg[31]_0 [11]));
  FDCE \oarg_sw_length_reg[12] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [6]),
        .Q(\oarg_sw_length_reg[31]_0 [12]));
  FDCE \oarg_sw_length_reg[13] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [7]),
        .Q(\oarg_sw_length_reg[31]_0 [13]));
  FDCE \oarg_sw_length_reg[14] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [8]),
        .Q(\oarg_sw_length_reg[31]_0 [14]));
  FDCE \oarg_sw_length_reg[15] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [9]),
        .Q(\oarg_sw_length_reg[31]_0 [15]));
  FDCE \oarg_sw_length_reg[16] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [10]),
        .Q(\oarg_sw_length_reg[31]_0 [16]));
  FDCE \oarg_sw_length_reg[17] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [11]),
        .Q(\oarg_sw_length_reg[31]_0 [17]));
  FDCE \oarg_sw_length_reg[18] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [12]),
        .Q(\oarg_sw_length_reg[31]_0 [18]));
  FDCE \oarg_sw_length_reg[19] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [13]),
        .Q(\oarg_sw_length_reg[31]_0 [19]));
  FDCE \oarg_sw_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [1]),
        .Q(\oarg_sw_length_reg[31]_0 [1]));
  FDCE \oarg_sw_length_reg[20] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [14]),
        .Q(\oarg_sw_length_reg[31]_0 [20]));
  FDCE \oarg_sw_length_reg[21] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [15]),
        .Q(\oarg_sw_length_reg[31]_0 [21]));
  FDCE \oarg_sw_length_reg[22] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [16]),
        .Q(\oarg_sw_length_reg[31]_0 [22]));
  FDCE \oarg_sw_length_reg[23] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [17]),
        .Q(\oarg_sw_length_reg[31]_0 [23]));
  FDCE \oarg_sw_length_reg[24] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[24]),
        .Q(\oarg_sw_length_reg[31]_0 [24]));
  FDCE \oarg_sw_length_reg[25] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[25]),
        .Q(\oarg_sw_length_reg[31]_0 [25]));
  FDCE \oarg_sw_length_reg[26] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[26]),
        .Q(\oarg_sw_length_reg[31]_0 [26]));
  FDCE \oarg_sw_length_reg[27] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[27]),
        .Q(\oarg_sw_length_reg[31]_0 [27]));
  FDCE \oarg_sw_length_reg[28] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[28]),
        .Q(\oarg_sw_length_reg[31]_0 [28]));
  FDCE \oarg_sw_length_reg[29] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[29]),
        .Q(\oarg_sw_length_reg[31]_0 [29]));
  FDCE \oarg_sw_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [2]),
        .Q(\oarg_sw_length_reg[31]_0 [2]));
  FDCE \oarg_sw_length_reg[30] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[30]),
        .Q(\oarg_sw_length_reg[31]_0 [30]));
  FDCE \oarg_sw_length_reg[31] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[31]),
        .Q(\oarg_sw_length_reg[31]_0 [31]));
  FDCE \oarg_sw_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [3]),
        .Q(\oarg_sw_length_reg[31]_0 [3]));
  FDCE \oarg_sw_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [4]),
        .Q(\oarg_sw_length_reg[31]_0 [4]));
  FDCE \oarg_sw_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(\wr_data_i_reg[23]_0 [5]),
        .Q(\oarg_sw_length_reg[31]_0 [5]));
  FDCE \oarg_sw_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[6]),
        .Q(\oarg_sw_length_reg[31]_0 [6]));
  FDCE \oarg_sw_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[7]),
        .Q(\oarg_sw_length_reg[31]_0 [7]));
  FDCE \oarg_sw_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[8]),
        .Q(\oarg_sw_length_reg[31]_0 [8]));
  FDCE \oarg_sw_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(or_reduce),
        .CLR(axi_ap_rst),
        .D(host_iscalar_dout[9]),
        .Q(\oarg_sw_length_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h47000000)) 
    \oarg_sw_length_we_i[0]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .I3(\reg_sel[10]_i_2_n_0 ),
        .I4(oarg_sw_length_we_i1__0),
        .O(\oarg_sw_length_we_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004440400000000)) 
    \oarg_sw_length_we_i[1]_i_1 
       (.I0(\reg_sel[15]_i_9_n_0 ),
        .I1(\reg_sel[15]_i_8_n_0 ),
        .I2(s_axi_awaddr[2]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[2]),
        .I5(oarg_sw_length_we_i1__0),
        .O(\oarg_sw_length_we_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \oarg_sw_length_we_i[2]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .I3(oarg_sw_length_we_i1__0),
        .I4(\reg_sel[10]_i_2_n_0 ),
        .O(\oarg_sw_length_we_i[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4700000000000000)) 
    \oarg_sw_length_we_i[3]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .I3(\reg_sel[15]_i_8_n_0 ),
        .I4(\reg_sel[15]_i_9_n_0 ),
        .I5(oarg_sw_length_we_i1__0),
        .O(\oarg_sw_length_we_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h47000000)) 
    \oarg_sw_length_we_i[4]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .I3(\reg_sel[13]_i_2_n_0 ),
        .I4(oarg_sw_length_we_i1__0),
        .O(\oarg_sw_length_we_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \oarg_sw_length_we_i[5]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .I3(\reg_sel[13]_i_2_n_0 ),
        .I4(oarg_sw_length_we_i1__0),
        .O(\oarg_sw_length_we_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    \oarg_sw_length_we_i[6]_i_1 
       (.I0(\reg_sel[15]_i_8_n_0 ),
        .I1(s_axi_araddr[2]),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[2]),
        .I4(\reg_sel[15]_i_9_n_0 ),
        .I5(oarg_sw_length_we_i1__0),
        .O(\oarg_sw_length_we_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    \oarg_sw_length_we_i[7]_i_1 
       (.I0(\reg_sel[15]_i_8_n_0 ),
        .I1(s_axi_araddr[2]),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[2]),
        .I4(\reg_sel[15]_i_9_n_0 ),
        .I5(oarg_sw_length_we_i1__0),
        .O(\oarg_sw_length_we_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000002A200000000)) 
    \oarg_sw_length_we_i[7]_i_2 
       (.I0(\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_3_n_0 ),
        .I1(s_axi_awaddr[5]),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[5]),
        .I4(p_0_in[0]),
        .I5(\OARG_TDEST_GEN.oarg_tdest_reg_we[0]_i_2_n_0 ),
        .O(oarg_sw_length_we_i1__0));
  FDCE \oarg_sw_length_we_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\oarg_sw_length_we_i[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \oarg_sw_length_we_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\oarg_sw_length_we_i[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \oarg_sw_length_we_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\oarg_sw_length_we_i[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \oarg_sw_length_we_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\oarg_sw_length_we_i[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \oarg_sw_length_we_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\oarg_sw_length_we_i[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \oarg_sw_length_we_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\oarg_sw_length_we_i[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \oarg_sw_length_we_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\oarg_sw_length_we_i[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \oarg_sw_length_we_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(\oarg_sw_length_we_i[7]_i_1_n_0 ),
        .Q(Q[7]));
  LUT3 #(
    .INIT(8'h10)) 
    rd_addr_rdy_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(s_axi_arvalid),
        .O(rd_start));
  FDCE rd_addr_rdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_rst),
        .D(rd_start),
        .Q(s_axi_arready));
  FDRE \rd_bank_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(rd_start),
        .D(s_axi_araddr[4]),
        .Q(rd_bank_addr[0]),
        .R(1'b0));
  FDRE \rd_bank_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(rd_start),
        .D(s_axi_araddr[5]),
        .Q(rd_bank_addr[1]),
        .R(1'b0));
  FDRE \rd_bank_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_start),
        .D(s_axi_araddr[6]),
        .Q(rd_bank_addr[2]),
        .R(1'b0));
  FDRE \rd_bank_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_start),
        .D(s_axi_araddr[7]),
        .Q(rd_bank_addr[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rd_data[0]_i_1 
       (.I0(\rd_data[0]_i_2_n_0 ),
        .I1(\rd_data[0]_i_3_n_0 ),
        .I2(\rd_data[0]_i_4_n_0 ),
        .I3(\rd_data[0]_i_5_n_0 ),
        .I4(\rd_data[0]_i_6_n_0 ),
        .I5(\rd_data[0]_i_7_n_0 ),
        .O(rd_data[0]));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[0]_i_10 
       (.I0(\rd_data[3]_i_5_0 [28]),
        .I1(\rd_data[3]_i_5_0 [12]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[0]_i_11 
       (.I0(\rd_data[3]_i_5_0 [20]),
        .I1(\rd_data[3]_i_5_0 [4]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rd_data[0]_i_12 
       (.I0(host_oarg_rst),
        .I1(status_ap_start),
        .I2(rd_reg_addr[3]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[1]),
        .O(\rd_data[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA0000C00)) 
    \rd_data[0]_i_13 
       (.I0(in0),
        .I1(oarg_rqt_enable_i),
        .I2(rd_reg_addr[3]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[1]),
        .O(\rd_data[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[0]_i_14 
       (.I0(\rd_data[3]_i_2_0 [24]),
        .I1(\rd_data[3]_i_2_0 [8]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \rd_data[0]_i_15 
       (.I0(\rd_data[3]_i_2_0 [16]),
        .I1(\rd_data[3]_i_2_0 [0]),
        .I2(rd_reg_addr[0]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[2]),
        .I5(rd_reg_addr[1]),
        .O(\rd_data[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[0]_i_16 
       (.I0(\rd_data[3]_i_2_0 [28]),
        .I1(\rd_data[3]_i_2_0 [12]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[0]_i_17 
       (.I0(\rd_data[3]_i_2_0 [20]),
        .I1(\rd_data[3]_i_2_0 [4]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rd_data[0]_i_2 
       (.I0(\rd_data[31]_i_5_n_0 ),
        .I1(rd_reg_addr[1]),
        .I2(rd_reg_addr[2]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[0]),
        .I5(\ctrl_reg_reg_n_0_[0] ),
        .O(\rd_data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rd_data[0]_i_3 
       (.I0(\rd_data[3]_i_13_n_0 ),
        .I1(\rd_data[0]_i_8_n_0 ),
        .I2(\rd_data[0]_i_9_n_0 ),
        .I3(\rd_data[0]_i_10_n_0 ),
        .I4(\rd_data[0]_i_11_n_0 ),
        .O(\rd_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \rd_data[0]_i_4 
       (.I0(rd_bank_addr[3]),
        .I1(rd_bank_addr[1]),
        .I2(rd_bank_addr[2]),
        .I3(rd_bank_addr[0]),
        .I4(\rd_data[3]_i_11_n_0 ),
        .I5(m_axis_0_tdest[0]),
        .O(\rd_data[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rd_data[0]_i_5 
       (.I0(rd_reg_addr[0]),
        .I1(\rd_data[31]_i_5_n_0 ),
        .I2(\rd_data[0]_i_12_n_0 ),
        .I3(\rd_data[0]_i_13_n_0 ),
        .O(\rd_data[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rd_data[0]_i_6 
       (.I0(\rd_data[5]_i_3_n_0 ),
        .I1(\rd_data[0]_i_14_n_0 ),
        .I2(\rd_data[0]_i_15_n_0 ),
        .I3(\rd_data[0]_i_16_n_0 ),
        .I4(\rd_data[0]_i_17_n_0 ),
        .O(\rd_data[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \rd_data[0]_i_7 
       (.I0(\rd_data[4]_i_6_n_0 ),
        .I1(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [0]),
        .I2(\rd_data[31]_i_5_n_0 ),
        .I3(\rd_data[2]_i_16_n_0 ),
        .I4(host_iarg_rst[0]),
        .O(\rd_data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[0]_i_8 
       (.I0(\rd_data[3]_i_5_0 [24]),
        .I1(\rd_data[3]_i_5_0 [8]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \rd_data[0]_i_9 
       (.I0(\rd_data[3]_i_5_0 [16]),
        .I1(\rd_data[3]_i_5_0 [0]),
        .I2(rd_reg_addr[0]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[2]),
        .I5(rd_reg_addr[1]),
        .O(\rd_data[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[10]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[10] ),
        .O(rd_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[11]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[11] ),
        .O(rd_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[12]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[12] ),
        .O(rd_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[13]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[13] ),
        .O(rd_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[14]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[14] ),
        .O(rd_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[15]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[15] ),
        .O(rd_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[16]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[16] ),
        .O(rd_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[17]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[17] ),
        .O(rd_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[18]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[18] ),
        .O(rd_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[19]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[19] ),
        .O(rd_data[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rd_data[1]_i_1 
       (.I0(\rd_data[1]_i_2_n_0 ),
        .I1(\rd_data[1]_i_3_n_0 ),
        .I2(\rd_data[1]_i_4_n_0 ),
        .I3(\rd_data[1]_i_5_n_0 ),
        .I4(\rd_data[1]_i_6_n_0 ),
        .I5(\rd_data[1]_i_7_n_0 ),
        .O(rd_data[1]));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[1]_i_10 
       (.I0(\rd_data[3]_i_5_0 [29]),
        .I1(\rd_data[3]_i_5_0 [13]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[1]_i_11 
       (.I0(\rd_data[3]_i_5_0 [21]),
        .I1(\rd_data[3]_i_5_0 [5]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[1]_i_12 
       (.I0(\rd_data[3]_i_2_0 [25]),
        .I1(\rd_data[3]_i_2_0 [9]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \rd_data[1]_i_13 
       (.I0(\rd_data[3]_i_2_0 [17]),
        .I1(\rd_data[3]_i_2_0 [1]),
        .I2(rd_reg_addr[0]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[2]),
        .I5(rd_reg_addr[1]),
        .O(\rd_data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[1]_i_14 
       (.I0(\rd_data[3]_i_2_0 [29]),
        .I1(\rd_data[3]_i_2_0 [13]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[1]_i_15 
       (.I0(\rd_data[3]_i_2_0 [21]),
        .I1(\rd_data[3]_i_2_0 [5]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rd_data[1]_i_2 
       (.I0(\rd_data[31]_i_5_n_0 ),
        .I1(rd_reg_addr[1]),
        .I2(rd_reg_addr[2]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[0]),
        .I5(glb_int_en),
        .O(\rd_data[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rd_data[1]_i_3 
       (.I0(\rd_data[3]_i_13_n_0 ),
        .I1(\rd_data[1]_i_8_n_0 ),
        .I2(\rd_data[1]_i_9_n_0 ),
        .I3(\rd_data[1]_i_10_n_0 ),
        .I4(\rd_data[1]_i_11_n_0 ),
        .O(\rd_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \rd_data[1]_i_4 
       (.I0(rd_bank_addr[3]),
        .I1(rd_bank_addr[1]),
        .I2(rd_bank_addr[2]),
        .I3(rd_bank_addr[0]),
        .I4(\rd_data[3]_i_11_n_0 ),
        .I5(m_axis_0_tdest[1]),
        .O(\rd_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \rd_data[1]_i_5 
       (.I0(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [1]),
        .I1(rd_reg_addr[1]),
        .I2(rd_reg_addr[2]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[0]),
        .I5(\rd_data[31]_i_5_n_0 ),
        .O(\rd_data[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rd_data[1]_i_6 
       (.I0(\rd_data[5]_i_3_n_0 ),
        .I1(\rd_data[1]_i_12_n_0 ),
        .I2(\rd_data[1]_i_13_n_0 ),
        .I3(\rd_data[1]_i_14_n_0 ),
        .I4(\rd_data[1]_i_15_n_0 ),
        .O(\rd_data[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \rd_data[1]_i_7 
       (.I0(\rd_data[2]_i_16_n_0 ),
        .I1(host_iarg_rst[1]),
        .I2(\rd_data[31]_i_5_n_0 ),
        .I3(\rd_data[3]_i_12_n_0 ),
        .I4(status_ap_done),
        .O(\rd_data[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[1]_i_8 
       (.I0(\rd_data[3]_i_5_0 [25]),
        .I1(\rd_data[3]_i_5_0 [9]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \rd_data[1]_i_9 
       (.I0(\rd_data[3]_i_5_0 [17]),
        .I1(\rd_data[3]_i_5_0 [1]),
        .I2(rd_reg_addr[0]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[2]),
        .I5(rd_reg_addr[1]),
        .O(\rd_data[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[20]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[20] ),
        .O(rd_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[21]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[21] ),
        .O(rd_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[22]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[22] ),
        .O(rd_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[23]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[23] ),
        .O(rd_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[24]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[24] ),
        .O(rd_data[24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[25]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[25] ),
        .O(rd_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[26]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[26] ),
        .O(rd_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[27]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[27] ),
        .O(rd_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[28]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[28] ),
        .O(rd_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[29]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[29] ),
        .O(rd_data[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rd_data[2]_i_1 
       (.I0(\rd_data[2]_i_2_n_0 ),
        .I1(\rd_data[2]_i_3_n_0 ),
        .I2(\rd_data[2]_i_4_n_0 ),
        .I3(\rd_data[2]_i_5_n_0 ),
        .I4(\rd_data[2]_i_6_n_0 ),
        .I5(\rd_data[2]_i_7_n_0 ),
        .O(rd_data[2]));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[2]_i_10 
       (.I0(\rd_data[3]_i_5_0 [30]),
        .I1(\rd_data[3]_i_5_0 [14]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[2]_i_11 
       (.I0(\rd_data[3]_i_5_0 [22]),
        .I1(\rd_data[3]_i_5_0 [6]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[2]_i_12 
       (.I0(\rd_data[3]_i_2_0 [26]),
        .I1(\rd_data[3]_i_2_0 [10]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \rd_data[2]_i_13 
       (.I0(\rd_data[3]_i_2_0 [18]),
        .I1(\rd_data[3]_i_2_0 [2]),
        .I2(rd_reg_addr[0]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[2]),
        .I5(rd_reg_addr[1]),
        .O(\rd_data[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[2]_i_14 
       (.I0(\rd_data[3]_i_2_0 [30]),
        .I1(\rd_data[3]_i_2_0 [14]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[2]_i_15 
       (.I0(\rd_data[3]_i_2_0 [22]),
        .I1(\rd_data[3]_i_2_0 [6]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rd_data[2]_i_16 
       (.I0(rd_reg_addr[1]),
        .I1(rd_reg_addr[2]),
        .I2(rd_reg_addr[3]),
        .I3(rd_reg_addr[0]),
        .O(\rd_data[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rd_data[2]_i_2 
       (.I0(\rd_data[31]_i_5_n_0 ),
        .I1(rd_reg_addr[1]),
        .I2(rd_reg_addr[2]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[0]),
        .I5(\ctrl_reg_reg_n_0_[2] ),
        .O(\rd_data[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rd_data[2]_i_3 
       (.I0(\rd_data[3]_i_13_n_0 ),
        .I1(\rd_data[2]_i_8_n_0 ),
        .I2(\rd_data[2]_i_9_n_0 ),
        .I3(\rd_data[2]_i_10_n_0 ),
        .I4(\rd_data[2]_i_11_n_0 ),
        .O(\rd_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \rd_data[2]_i_4 
       (.I0(rd_bank_addr[3]),
        .I1(rd_bank_addr[1]),
        .I2(rd_bank_addr[2]),
        .I3(rd_bank_addr[0]),
        .I4(\rd_data[3]_i_11_n_0 ),
        .I5(m_axis_0_tdest[2]),
        .O(\rd_data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \rd_data[2]_i_5 
       (.I0(\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 [2]),
        .I1(rd_reg_addr[1]),
        .I2(rd_reg_addr[2]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[0]),
        .I5(\rd_data[31]_i_5_n_0 ),
        .O(\rd_data[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rd_data[2]_i_6 
       (.I0(\rd_data[5]_i_3_n_0 ),
        .I1(\rd_data[2]_i_12_n_0 ),
        .I2(\rd_data[2]_i_13_n_0 ),
        .I3(\rd_data[2]_i_14_n_0 ),
        .I4(\rd_data[2]_i_15_n_0 ),
        .O(\rd_data[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \rd_data[2]_i_7 
       (.I0(\rd_data[2]_i_16_n_0 ),
        .I1(host_iarg_rst[2]),
        .I2(\rd_data[31]_i_5_n_0 ),
        .I3(\rd_data[3]_i_12_n_0 ),
        .I4(status_ap_idle),
        .O(\rd_data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[2]_i_8 
       (.I0(\rd_data[3]_i_5_0 [26]),
        .I1(\rd_data[3]_i_5_0 [10]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \rd_data[2]_i_9 
       (.I0(\rd_data[3]_i_5_0 [18]),
        .I1(\rd_data[3]_i_5_0 [2]),
        .I2(rd_reg_addr[0]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[2]),
        .I5(rd_reg_addr[1]),
        .O(\rd_data[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[30]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[30] ),
        .O(rd_data[30]));
  LUT3 #(
    .INIT(8'hF8)) 
    \rd_data[31]_i_1 
       (.I0(s_axi_rready),
        .I1(rd_data_vld_reg_0),
        .I2(axi_rst),
        .O(rd_data0));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_data[31]_i_2 
       (.I0(state[0]),
        .I1(state[1]),
        .O(rd_data_ce));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[31]_i_3 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[31] ),
        .O(rd_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rd_data[31]_i_4 
       (.I0(\rd_data[31]_i_5_n_0 ),
        .I1(rd_reg_addr[0]),
        .I2(rd_reg_addr[3]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[1]),
        .O(\rd_data[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rd_data[31]_i_5 
       (.I0(rd_bank_addr[3]),
        .I1(rd_bank_addr[1]),
        .I2(rd_bank_addr[2]),
        .I3(rd_bank_addr[0]),
        .O(\rd_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \rd_data[3]_i_1 
       (.I0(\rd_data[3]_i_2_n_0 ),
        .I1(m_axis_0_tdest[3]),
        .I2(\rd_data[3]_i_3_n_0 ),
        .I3(\rd_data[3]_i_4_n_0 ),
        .I4(\rd_data[3]_i_5_n_0 ),
        .I5(\rd_data[3]_i_6_n_0 ),
        .O(rd_data[3]));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[3]_i_10 
       (.I0(\rd_data[3]_i_2_0 [23]),
        .I1(\rd_data[3]_i_2_0 [7]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rd_data[3]_i_11 
       (.I0(rd_reg_addr[1]),
        .I1(rd_reg_addr[2]),
        .I2(rd_reg_addr[3]),
        .I3(rd_reg_addr[0]),
        .O(\rd_data[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rd_data[3]_i_12 
       (.I0(rd_reg_addr[1]),
        .I1(rd_reg_addr[2]),
        .I2(rd_reg_addr[3]),
        .I3(rd_reg_addr[0]),
        .O(\rd_data[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rd_data[3]_i_13 
       (.I0(rd_bank_addr[3]),
        .I1(rd_bank_addr[2]),
        .I2(rd_bank_addr[1]),
        .I3(rd_bank_addr[0]),
        .O(\rd_data[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[3]_i_14 
       (.I0(\rd_data[3]_i_5_0 [27]),
        .I1(\rd_data[3]_i_5_0 [11]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \rd_data[3]_i_15 
       (.I0(\rd_data[3]_i_5_0 [19]),
        .I1(\rd_data[3]_i_5_0 [3]),
        .I2(rd_reg_addr[0]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[2]),
        .I5(rd_reg_addr[1]),
        .O(\rd_data[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[3]_i_16 
       (.I0(\rd_data[3]_i_5_0 [31]),
        .I1(\rd_data[3]_i_5_0 [15]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[3]_i_17 
       (.I0(\rd_data[3]_i_5_0 [23]),
        .I1(\rd_data[3]_i_5_0 [7]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rd_data[3]_i_2 
       (.I0(\rd_data[5]_i_3_n_0 ),
        .I1(\rd_data[3]_i_7_n_0 ),
        .I2(\rd_data[3]_i_8_n_0 ),
        .I3(\rd_data[3]_i_9_n_0 ),
        .I4(\rd_data[3]_i_10_n_0 ),
        .O(\rd_data[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \rd_data[3]_i_3 
       (.I0(\rd_data[3]_i_11_n_0 ),
        .I1(rd_bank_addr[0]),
        .I2(rd_bank_addr[2]),
        .I3(rd_bank_addr[1]),
        .I4(rd_bank_addr[3]),
        .O(\rd_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rd_data[3]_i_4 
       (.I0(status_ap_ready),
        .I1(\rd_data[3]_i_12_n_0 ),
        .I2(rd_bank_addr[0]),
        .I3(rd_bank_addr[2]),
        .I4(rd_bank_addr[1]),
        .I5(rd_bank_addr[3]),
        .O(\rd_data[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \rd_data[3]_i_5 
       (.I0(\rd_data[3]_i_13_n_0 ),
        .I1(\rd_data[3]_i_14_n_0 ),
        .I2(\rd_data[3]_i_15_n_0 ),
        .I3(\rd_data[3]_i_16_n_0 ),
        .I4(\rd_data[3]_i_17_n_0 ),
        .O(\rd_data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rd_data[3]_i_6 
       (.I0(\rd_data[31]_i_5_n_0 ),
        .I1(rd_reg_addr[1]),
        .I2(rd_reg_addr[2]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[0]),
        .I5(\ctrl_reg_reg_n_0_[3] ),
        .O(\rd_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[3]_i_7 
       (.I0(\rd_data[3]_i_2_0 [27]),
        .I1(\rd_data[3]_i_2_0 [11]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \rd_data[3]_i_8 
       (.I0(\rd_data[3]_i_2_0 [19]),
        .I1(\rd_data[3]_i_2_0 [3]),
        .I2(rd_reg_addr[0]),
        .I3(rd_reg_addr[3]),
        .I4(rd_reg_addr[2]),
        .I5(rd_reg_addr[1]),
        .O(\rd_data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[3]_i_9 
       (.I0(\rd_data[3]_i_2_0 [31]),
        .I1(\rd_data[3]_i_2_0 [15]),
        .I2(rd_reg_addr[1]),
        .I3(rd_reg_addr[2]),
        .I4(rd_reg_addr[3]),
        .I5(rd_reg_addr[0]),
        .O(\rd_data[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_data[4]_i_6 
       (.I0(rd_reg_addr[1]),
        .I1(rd_reg_addr[2]),
        .I2(rd_reg_addr[3]),
        .I3(rd_reg_addr[0]),
        .O(\rd_data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8888F8888888)) 
    \rd_data[5]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[5] ),
        .I2(\rd_data_reg[5]_0 [0]),
        .I3(\rd_data[5]_i_2_n_0 ),
        .I4(\rd_data[5]_i_3_n_0 ),
        .I5(\rd_data[5]_i_4_n_0 ),
        .O(rd_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rd_data[5]_i_2 
       (.I0(rd_reg_addr[0]),
        .I1(rd_reg_addr[3]),
        .I2(rd_reg_addr[2]),
        .I3(rd_reg_addr[1]),
        .O(\rd_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rd_data[5]_i_3 
       (.I0(rd_bank_addr[3]),
        .I1(rd_bank_addr[1]),
        .I2(rd_bank_addr[2]),
        .I3(rd_bank_addr[0]),
        .O(\rd_data[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \rd_data[5]_i_4 
       (.I0(rd_reg_addr[0]),
        .I1(rd_reg_addr[3]),
        .I2(rd_reg_addr[2]),
        .I3(rd_reg_addr[1]),
        .I4(\rd_data_reg[5]_0 [1]),
        .O(\rd_data[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[6]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[6] ),
        .O(rd_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[7]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[7] ),
        .O(rd_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[8]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[8] ),
        .O(rd_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd_data[9]_i_1 
       (.I0(\rd_data[31]_i_4_n_0 ),
        .I1(\ctrl_reg_reg_n_0_[9] ),
        .O(rd_data[9]));
  FDRE \rd_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[0]),
        .Q(s_axi_rdata[0]),
        .R(rd_data0));
  FDRE \rd_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[10]),
        .Q(s_axi_rdata[10]),
        .R(rd_data0));
  FDRE \rd_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[11]),
        .Q(s_axi_rdata[11]),
        .R(rd_data0));
  FDRE \rd_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[12]),
        .Q(s_axi_rdata[12]),
        .R(rd_data0));
  FDRE \rd_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[13]),
        .Q(s_axi_rdata[13]),
        .R(rd_data0));
  FDRE \rd_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[14]),
        .Q(s_axi_rdata[14]),
        .R(rd_data0));
  FDRE \rd_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[15]),
        .Q(s_axi_rdata[15]),
        .R(rd_data0));
  FDRE \rd_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[16]),
        .Q(s_axi_rdata[16]),
        .R(rd_data0));
  FDRE \rd_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[17]),
        .Q(s_axi_rdata[17]),
        .R(rd_data0));
  FDRE \rd_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[18]),
        .Q(s_axi_rdata[18]),
        .R(rd_data0));
  FDRE \rd_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[19]),
        .Q(s_axi_rdata[19]),
        .R(rd_data0));
  FDRE \rd_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[1]),
        .Q(s_axi_rdata[1]),
        .R(rd_data0));
  FDRE \rd_data_reg[20] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[20]),
        .Q(s_axi_rdata[20]),
        .R(rd_data0));
  FDRE \rd_data_reg[21] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[21]),
        .Q(s_axi_rdata[21]),
        .R(rd_data0));
  FDRE \rd_data_reg[22] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[22]),
        .Q(s_axi_rdata[22]),
        .R(rd_data0));
  FDRE \rd_data_reg[23] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[23]),
        .Q(s_axi_rdata[23]),
        .R(rd_data0));
  FDRE \rd_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[24]),
        .Q(s_axi_rdata[24]),
        .R(rd_data0));
  FDRE \rd_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[25]),
        .Q(s_axi_rdata[25]),
        .R(rd_data0));
  FDRE \rd_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[26]),
        .Q(s_axi_rdata[26]),
        .R(rd_data0));
  FDRE \rd_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[27]),
        .Q(s_axi_rdata[27]),
        .R(rd_data0));
  FDRE \rd_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[28]),
        .Q(s_axi_rdata[28]),
        .R(rd_data0));
  FDRE \rd_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[29]),
        .Q(s_axi_rdata[29]),
        .R(rd_data0));
  FDRE \rd_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[2]),
        .Q(s_axi_rdata[2]),
        .R(rd_data0));
  FDRE \rd_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[30]),
        .Q(s_axi_rdata[30]),
        .R(rd_data0));
  FDRE \rd_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[31]),
        .Q(s_axi_rdata[31]),
        .R(rd_data0));
  FDRE \rd_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[3]),
        .Q(s_axi_rdata[3]),
        .R(rd_data0));
  FDRE \rd_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[4]),
        .Q(s_axi_rdata[4]),
        .R(rd_data0));
  FDRE \rd_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[5]),
        .Q(s_axi_rdata[5]),
        .R(rd_data0));
  FDRE \rd_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[6]),
        .Q(s_axi_rdata[6]),
        .R(rd_data0));
  FDRE \rd_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[7]),
        .Q(s_axi_rdata[7]),
        .R(rd_data0));
  FDRE \rd_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[8]),
        .Q(s_axi_rdata[8]),
        .R(rd_data0));
  FDRE \rd_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(rd_data_ce),
        .D(rd_data[9]),
        .Q(s_axi_rdata[9]),
        .R(rd_data0));
  LUT6 #(
    .INIT(64'h0700FFFFFF00FF00)) 
    rd_data_vld_i_1
       (.I0(s_axi_bready),
        .I1(wr_resp_vld_reg_0),
        .I2(s_axi_rready),
        .I3(rd_data_vld_reg_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(rd_data_vld_i_1_n_0));
  FDCE rd_data_vld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_rst),
        .D(rd_data_vld_i_1_n_0),
        .Q(rd_data_vld_reg_0));
  FDRE \rd_reg_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(rd_start),
        .D(s_axi_araddr[0]),
        .Q(rd_reg_addr[0]),
        .R(1'b0));
  FDRE \rd_reg_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(rd_start),
        .D(s_axi_araddr[1]),
        .Q(rd_reg_addr[1]),
        .R(1'b0));
  FDRE \rd_reg_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_start),
        .D(s_axi_araddr[2]),
        .Q(rd_reg_addr[2]),
        .R(1'b0));
  FDRE \rd_reg_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_start),
        .D(s_axi_araddr[3]),
        .Q(rd_reg_addr[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \reg_sel[0]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_araddr[3]),
        .I4(s_axi_awaddr[3]),
        .I5(\reg_sel[10]_i_2_n_0 ),
        .O(\reg_sel[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    \reg_sel[10]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_araddr[3]),
        .I4(s_axi_awaddr[3]),
        .I5(\reg_sel[10]_i_2_n_0 ),
        .O(\reg_sel[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \reg_sel[10]_i_2 
       (.I0(s_axi_awaddr[2]),
        .I1(s_axi_araddr[2]),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[0]),
        .O(\reg_sel[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \reg_sel[12]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_araddr[3]),
        .I4(s_axi_awaddr[3]),
        .I5(\reg_sel[13]_i_2_n_0 ),
        .O(\reg_sel[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    \reg_sel[13]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_araddr[3]),
        .I4(s_axi_awaddr[3]),
        .I5(\reg_sel[13]_i_2_n_0 ),
        .O(\reg_sel[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \reg_sel[13]_i_2 
       (.I0(s_axi_awaddr[2]),
        .I1(s_axi_araddr[2]),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[1]),
        .O(\reg_sel[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_sel[15]_i_1 
       (.I0(S_AXI_AWREADY),
        .I1(rd_data_vld_reg_0),
        .I2(axi_rst),
        .O(reg_sel0));
  LUT6 #(
    .INIT(64'h02A200A000000000)) 
    \reg_sel[15]_i_2 
       (.I0(\reg_sel[15]_i_4_n_0 ),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(s_axi_araddr[7]),
        .I4(\reg_sel[15]_i_5_n_0 ),
        .I5(\reg_sel[15]_i_6_n_0 ),
        .O(gp_reg_start));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    \reg_sel[15]_i_3 
       (.I0(\reg_sel[15]_i_7_n_0 ),
        .I1(s_axi_araddr[2]),
        .I2(s_axi_arvalid),
        .I3(s_axi_awaddr[2]),
        .I4(\reg_sel[15]_i_8_n_0 ),
        .I5(\reg_sel[15]_i_9_n_0 ),
        .O(host_ioscalar_re_i));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \reg_sel[15]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\reg_sel[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_sel[15]_i_5 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(\reg_sel[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \reg_sel[15]_i_6 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[6]),
        .I3(s_axi_araddr[4]),
        .I4(s_axi_awaddr[4]),
        .I5(p_0_in[1]),
        .O(\reg_sel[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_sel[15]_i_7 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .O(\reg_sel[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_sel[15]_i_8 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\reg_sel[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_sel[15]_i_9 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\reg_sel[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \reg_sel[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_araddr[3]),
        .I4(s_axi_awaddr[3]),
        .I5(\reg_sel[3]_i_2_n_0 ),
        .O(\reg_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \reg_sel[2]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .I3(s_axi_araddr[1]),
        .I4(s_axi_awaddr[1]),
        .I5(\reg_sel[10]_i_2_n_0 ),
        .O(\reg_sel[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \reg_sel[3]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .I3(s_axi_araddr[1]),
        .I4(s_axi_awaddr[1]),
        .I5(\reg_sel[3]_i_2_n_0 ),
        .O(\reg_sel[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \reg_sel[3]_i_2 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_araddr[0]),
        .I2(s_axi_awaddr[2]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[2]),
        .O(\reg_sel[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \reg_sel[4]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_araddr[3]),
        .I4(s_axi_awaddr[3]),
        .I5(\reg_sel[13]_i_2_n_0 ),
        .O(\reg_sel[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    \reg_sel[5]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .I3(s_axi_araddr[0]),
        .I4(s_axi_awaddr[0]),
        .I5(\reg_sel[13]_i_2_n_0 ),
        .O(\reg_sel[5]_i_1_n_0 ));
  FDRE \reg_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[0]_i_1_n_0 ),
        .Q(\reg_sel_reg_n_0_[0] ),
        .R(reg_sel0));
  FDRE \reg_sel_reg[10] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[10]_i_1_n_0 ),
        .Q(p_0_in11_in),
        .R(reg_sel0));
  FDRE \reg_sel_reg[12] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[12]_i_1_n_0 ),
        .Q(p_0_in9_in),
        .R(reg_sel0));
  FDRE \reg_sel_reg[13] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[13]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(reg_sel0));
  FDRE \reg_sel_reg[15] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(host_ioscalar_re_i),
        .Q(p_0_in7_in),
        .R(reg_sel0));
  FDRE \reg_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[1]_i_1_n_0 ),
        .Q(p_0_in24_in),
        .R(reg_sel0));
  FDRE \reg_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[2]_i_1_n_0 ),
        .Q(p_0_in18_in),
        .R(reg_sel0));
  FDRE \reg_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[3]_i_1_n_0 ),
        .Q(p_0_in16_in),
        .R(reg_sel0));
  FDRE \reg_sel_reg[4] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[4]_i_1_n_0 ),
        .Q(p_0_in14_in),
        .R(reg_sel0));
  FDRE \reg_sel_reg[5] 
       (.C(s_axi_aclk),
        .CE(gp_reg_start),
        .D(\reg_sel[5]_i_1_n_0 ),
        .Q(p_0_in12_in),
        .R(reg_sel0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    status_ap_done_clr_i_1
       (.I0(p_0_in24_in),
        .I1(s_axi_wstrb[0]),
        .I2(S_AXI_AWREADY),
        .I3(s_axi_wdata[1]),
        .O(status_ap_done_clr0));
  FDCE status_ap_done_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(status_ap_done_clr0),
        .Q(status_ap_done_clr));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    status_ap_idle_clr_i_1
       (.I0(p_0_in24_in),
        .I1(s_axi_wstrb[0]),
        .I2(S_AXI_AWREADY),
        .I3(s_axi_wdata[2]),
        .O(status_ap_idle_clr0));
  FDCE status_ap_idle_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(status_ap_idle_clr0),
        .Q(status_ap_idle_clr));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    status_ap_ready_clr_i_1
       (.I0(p_0_in24_in),
        .I1(s_axi_wstrb[0]),
        .I2(S_AXI_AWREADY),
        .I3(s_axi_wdata[3]),
        .O(status_ap_ready_clr0));
  FDCE status_ap_ready_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(status_ap_ready_clr0),
        .Q(status_ap_ready_clr));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    status_ap_start_clr_i_1
       (.I0(p_0_in24_in),
        .I1(s_axi_wstrb[0]),
        .I2(S_AXI_AWREADY),
        .I3(s_axi_wdata[0]),
        .O(status_ap_start_clr0));
  FDCE status_ap_start_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_ap_rst),
        .D(status_ap_start_clr0),
        .Q(status_ap_start_clr));
  FDRE \wr_data_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[0]),
        .Q(\wr_data_i_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \wr_data_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[10]),
        .Q(host_iscalar_dout[10]),
        .R(1'b0));
  FDRE \wr_data_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[11]),
        .Q(host_iscalar_dout[11]),
        .R(1'b0));
  FDRE \wr_data_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[12]),
        .Q(\wr_data_i_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \wr_data_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[13]),
        .Q(\wr_data_i_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \wr_data_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[14]),
        .Q(\wr_data_i_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \wr_data_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[15]),
        .Q(\wr_data_i_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \wr_data_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[16]),
        .Q(\wr_data_i_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \wr_data_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[17]),
        .Q(\wr_data_i_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \wr_data_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[18]),
        .Q(\wr_data_i_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \wr_data_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[19]),
        .Q(\wr_data_i_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \wr_data_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[1]),
        .Q(\wr_data_i_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \wr_data_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[20]),
        .Q(\wr_data_i_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \wr_data_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[21]),
        .Q(\wr_data_i_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \wr_data_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[22]),
        .Q(\wr_data_i_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \wr_data_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[23]),
        .Q(\wr_data_i_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \wr_data_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[24]),
        .Q(host_iscalar_dout[24]),
        .R(1'b0));
  FDRE \wr_data_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[25]),
        .Q(host_iscalar_dout[25]),
        .R(1'b0));
  FDRE \wr_data_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[26]),
        .Q(host_iscalar_dout[26]),
        .R(1'b0));
  FDRE \wr_data_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[27]),
        .Q(host_iscalar_dout[27]),
        .R(1'b0));
  FDRE \wr_data_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[28]),
        .Q(host_iscalar_dout[28]),
        .R(1'b0));
  FDRE \wr_data_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[29]),
        .Q(host_iscalar_dout[29]),
        .R(1'b0));
  FDRE \wr_data_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[2]),
        .Q(\wr_data_i_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \wr_data_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[30]),
        .Q(host_iscalar_dout[30]),
        .R(1'b0));
  FDRE \wr_data_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[31]),
        .Q(host_iscalar_dout[31]),
        .R(1'b0));
  FDRE \wr_data_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[3]),
        .Q(\wr_data_i_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \wr_data_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[4]),
        .Q(\wr_data_i_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \wr_data_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[5]),
        .Q(\wr_data_i_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \wr_data_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[6]),
        .Q(host_iscalar_dout[6]),
        .R(1'b0));
  FDRE \wr_data_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[7]),
        .Q(host_iscalar_dout[7]),
        .R(1'b0));
  FDRE \wr_data_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[8]),
        .Q(host_iscalar_dout[8]),
        .R(1'b0));
  FDRE \wr_data_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[9]),
        .Q(host_iscalar_dout[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    wr_data_rdy_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[0]),
        .I4(state[1]),
        .O(wr_addr_rdy));
  FDCE wr_data_rdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_rst),
        .D(wr_addr_rdy),
        .Q(S_AXI_AWREADY));
  LUT6 #(
    .INIT(64'h0444FFFFCCCCCCCC)) 
    wr_resp_vld_i_1
       (.I0(s_axi_bready),
        .I1(wr_resp_vld_reg_0),
        .I2(s_axi_rready),
        .I3(rd_data_vld_reg_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(wr_resp_vld_i_1_n_0));
  FDCE wr_resp_vld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(axi_rst),
        .D(wr_resp_vld_i_1_n_0),
        .Q(wr_resp_vld_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync
   (\ctrl_reg_reg[4] ,
    D,
    \rd_data_reg[4] ,
    Q,
    \rd_data_reg[4]_0 ,
    \rd_data_reg[4]_1 ,
    \rd_data_reg[4]_2 ,
    \rd_data_reg[4]_3 ,
    s_axi_aclk);
  output [0:0]\ctrl_reg_reg[4] ;
  input [1:0]D;
  input \rd_data_reg[4] ;
  input [0:0]Q;
  input \rd_data_reg[4]_0 ;
  input [3:0]\rd_data_reg[4]_1 ;
  input \rd_data_reg[4]_2 ;
  input \rd_data_reg[4]_3 ;
  input s_axi_aclk;

  wire [0:0]Q;
  wire [0:0]\ctrl_reg_reg[4] ;
  wire [7:0]p_level_in_bus_int;
  wire \rd_data[4]_i_2_n_0 ;
  wire \rd_data[4]_i_3_n_0 ;
  wire \rd_data[4]_i_4_n_0 ;
  wire \rd_data[4]_i_5_n_0 ;
  wire \rd_data_reg[4] ;
  wire \rd_data_reg[4]_0 ;
  wire [3:0]\rd_data_reg[4]_1 ;
  wire \rd_data_reg[4]_2 ;
  wire \rd_data_reg[4]_3 ;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  assign p_level_in_bus_int[1:0] = D[1:0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_in_bus_int[2]));
  LUT6 #(
    .INIT(64'hFFFFFE00FE00FE00)) 
    \rd_data[4]_i_1 
       (.I0(\rd_data[4]_i_2_n_0 ),
        .I1(\rd_data[4]_i_3_n_0 ),
        .I2(\rd_data[4]_i_4_n_0 ),
        .I3(\rd_data_reg[4] ),
        .I4(Q),
        .I5(\rd_data_reg[4]_0 ),
        .O(\ctrl_reg_reg[4] ));
  LUT6 #(
    .INIT(64'h00000A0C00000000)) 
    \rd_data[4]_i_2 
       (.I0(s_level_out_bus_d2[5]),
        .I1(s_level_out_bus_d2[1]),
        .I2(\rd_data_reg[4]_1 [1]),
        .I3(\rd_data_reg[4]_1 [2]),
        .I4(\rd_data_reg[4]_1 [3]),
        .I5(\rd_data_reg[4]_1 [0]),
        .O(\rd_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0C000000000)) 
    \rd_data[4]_i_3 
       (.I0(s_level_out_bus_d2[7]),
        .I1(s_level_out_bus_d2[3]),
        .I2(\rd_data_reg[4]_1 [1]),
        .I3(\rd_data_reg[4]_1 [2]),
        .I4(\rd_data_reg[4]_1 [3]),
        .I5(\rd_data_reg[4]_1 [0]),
        .O(\rd_data[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rd_data[4]_i_4 
       (.I0(\rd_data[4]_i_5_n_0 ),
        .I1(\rd_data_reg[4]_2 ),
        .I2(s_level_out_bus_d2[0]),
        .I3(\rd_data_reg[4]_3 ),
        .I4(s_level_out_bus_d2[4]),
        .O(\rd_data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A0C0)) 
    \rd_data[4]_i_5 
       (.I0(s_level_out_bus_d2[6]),
        .I1(s_level_out_bus_d2[2]),
        .I2(\rd_data_reg[4]_1 [1]),
        .I3(\rd_data_reg[4]_1 [2]),
        .I4(\rd_data_reg[4]_1 [3]),
        .I5(\rd_data_reg[4]_1 [0]),
        .O(\rd_data[4]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0
   (out,
    aresetn,
    axi_ap_rst,
    aclk);
  output out;
  output aresetn;
  input axi_ap_rst;
  input aclk;

  wire aclk;
  wire aresetn;
  wire p_level_in_int;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;

  assign out = s_level_out_d4;
  assign p_level_in_int = axi_ap_rst;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    aresetn_INST_0
       (.I0(s_level_out_d4),
        .O(aresetn));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_6
   (out,
    axi_ap_rst,
    m_axis_aclk);
  output out;
  input axi_ap_rst;
  input m_axis_aclk;

  wire m_axis_aclk;
  wire p_level_in_int;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;

  assign out = s_level_out_d4;
  assign p_level_in_int = axi_ap_rst;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_7
   (out,
    axi_ap_rst,
    s_axi_aclk);
  output out;
  input axi_ap_rst;
  input s_axi_aclk;

  wire p_level_in_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;

  assign out = s_level_out_d4;
  assign p_level_in_int = axi_ap_rst;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_8
   (axi_rst2,
    axi_ap_rst,
    s_axis_aclk,
    s_axis_aresetn);
  output axi_rst2;
  input axi_ap_rst;
  input s_axis_aclk;
  input s_axis_aresetn;

  wire axi_rst2;
  wire p_level_in_int;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;

  assign p_level_in_int = axi_ap_rst;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    axi_rst1_i_1__0
       (.I0(s_level_out_d4),
        .I1(s_axis_aresetn),
        .O(axi_rst2));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1
   (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 ,
    m_axis_aclk);
  input [31:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 ;
  input m_axis_aclk;

  wire m_axis_aclk;
  wire [31:0]p_level_in_bus_int;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d6;

  assign p_level_in_bus_int = \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 [31:0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[10]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[11]),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[12]),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[13]),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[14]),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[15]),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[16]),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[17]),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[18]),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[19]),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[20]),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[21]),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[22]),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[23]),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[24]),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[25]),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[26]),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[27]),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[28]),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[29]),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[30]),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[31]),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[9]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1_21
   (D,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 ,
    m_axis_aclk);
  output [15:0]D;
  input [31:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 ;
  input m_axis_aclk;

  wire m_axis_aclk;
  wire [31:0]p_level_in_bus_int;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d6;

  assign D[15:0] = s_level_out_bus_d2[15:0];
  assign p_level_in_bus_int = \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 [31:0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[10]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[11]),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[12]),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[13]),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[14]),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[15]),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[16]),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[17]),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[18]),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[19]),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[20]),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[21]),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[22]),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[23]),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[24]),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[25]),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[26]),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[27]),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[28]),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[29]),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[30]),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[31]),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[9]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2
   (D,
    in0,
    m_axis_aclk);
  output [0:0]D;
  input [0:0]in0;
  input m_axis_aclk;

  wire m_axis_aclk;
  wire [7:0]p_level_in_bus_int;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  assign D[0] = s_level_out_bus_d4[0];
  assign p_level_in_bus_int[0] = in0[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_in_bus_int[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_in_bus_int[1]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2_22
   (D,
    Q,
    m_axis_aclk);
  output [0:0]D;
  input [7:0]Q;
  input m_axis_aclk;

  wire m_axis_aclk;
  wire [7:0]p_level_in_bus_int;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  assign D[0] = s_level_out_bus_d4[0];
  assign p_level_in_bus_int = Q[7:0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3
   (D,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 ,
    s_axis_aclk,
    s_axi_aclk);
  output [1:0]D;
  input [1:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 ;
  input s_axis_aclk;
  input s_axi_aclk;

  wire [1:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 ;
  wire [7:0]p_level_in_bus_int;
  wire s_axi_aclk;
  wire s_axis_aclk;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  assign D[1:0] = s_level_out_bus_d2[1:0];
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 [0]),
        .Q(p_level_in_bus_int[0]),
        .R(1'b0));
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 [1]),
        .Q(p_level_in_bus_int[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(p_level_in_bus_int[2]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_0
   (D,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 ,
    s_axis_aclk,
    s_axi_aclk);
  output [1:0]D;
  input [1:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 ;
  input s_axis_aclk;
  input s_axi_aclk;

  wire [1:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 ;
  wire [7:0]p_level_in_bus_int;
  wire s_axi_aclk;
  wire s_axis_aclk;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  assign D[1:0] = s_level_out_bus_d2[1:0];
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 [0]),
        .Q(p_level_in_bus_int[0]),
        .R(1'b0));
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 [1]),
        .Q(p_level_in_bus_int[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_in_bus_int[2]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_1
   (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]_0 ,
    mb_iarg_rdy_i,
    D,
    s_axi_aclk,
    aclk);
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]_0 ;
  input [1:0]mb_iarg_rdy_i;
  input [2:0]D;
  input s_axi_aclk;
  input aclk;

  wire [2:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]_0 ;
  wire aclk;
  wire [1:0]mb_iarg_rdy_i;
  wire [7:0]p_level_in_bus_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(p_level_in_bus_int[0]),
        .R(1'b0));
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(p_level_in_bus_int[1]),
        .R(1'b0));
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(p_level_in_bus_int[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDD0D)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_i_1__0 
       (.I0(s_level_out_bus_d2[1]),
        .I1(mb_iarg_rdy_i[1]),
        .I2(s_level_out_bus_d2[0]),
        .I3(mb_iarg_rdy_i[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_2
   (m_axis_aclk,
    s_axi_aclk);
  input m_axis_aclk;
  input s_axi_aclk;

  wire m_axis_aclk;
  wire [7:0]p_level_in_bus_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(p_level_in_bus_int[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_in_bus_int[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_in_bus_int[1]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_3
   (s_axi_aclk);
  input s_axi_aclk;

  wire [7:0]p_level_in_bus_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_in_bus_int[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_in_bus_int[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_in_bus_int[0]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_5
   (and_reduce,
    mb_oarg_rdy_i,
    aclk,
    oarg_rqt_enable_i,
    s_axi_aclk);
  output and_reduce;
  input [0:0]mb_oarg_rdy_i;
  input aclk;
  input [0:0]oarg_rqt_enable_i;
  input s_axi_aclk;

  wire aclk;
  wire and_reduce;
  wire [0:0]mb_oarg_rdy_i;
  wire [0:0]oarg_rqt_enable_i;
  wire [7:0]p_level_in_bus_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [7:0]s_level_out_bus_d6;

  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(mb_oarg_rdy_i),
        .Q(p_level_in_bus_int[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_i_1 
       (.I0(s_level_out_bus_d2[0]),
        .I1(oarg_rqt_enable_i),
        .O(and_reduce));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_in_bus_int[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_in_bus_int[1]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4
   (D,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0 ,
    s_axis_aclk,
    s_axi_aclk);
  output [31:0]D;
  input [2:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0 ;
  input s_axis_aclk;
  input s_axi_aclk;

  wire [2:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0 ;
  wire [31:0]p_level_in_bus_int;
  wire s_axi_aclk;
  wire s_axis_aclk;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d6;

  assign D[31:0] = s_level_out_bus_d2;
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0 [0]),
        .Q(p_level_in_bus_int[0]),
        .R(1'b0));
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[4] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0 [1]),
        .Q(p_level_in_bus_int[4]),
        .R(1'b0));
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0 [2]),
        .Q(p_level_in_bus_int[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[10]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[11]),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[12]),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[13]),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[14]),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[15]),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[16]),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[17]),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[18]),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[19]),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[20]),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[21]),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[22]),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[23]),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[24]),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[25]),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[26]),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[27]),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[28]),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[29]),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[30]),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[31]),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[9]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(p_level_in_bus_int[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(p_level_in_bus_int[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(p_level_in_bus_int[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_in_bus_int[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_in_bus_int[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_in_bus_int[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_in_bus_int[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_in_bus_int[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_in_bus_int[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_in_bus_int[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(p_level_in_bus_int[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(p_level_in_bus_int[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(p_level_in_bus_int[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(p_level_in_bus_int[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(p_level_in_bus_int[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(p_level_in_bus_int[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_in_bus_int[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_in_bus_int[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_in_bus_int[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_in_bus_int[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_level_in_bus_int[22]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4_4
   (D,
    s_axi_aclk);
  output [31:0]D;
  input s_axi_aclk;

  wire [31:0]p_level_in_bus_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d6;

  assign D[31:0] = s_level_out_bus_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[10]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[11]),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[12]),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[13]),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[14]),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[15]),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[16]),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[17]),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[18]),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[19]),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[20]),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[21]),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[22]),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[23]),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[24]),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[25]),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[26]),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[27]),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[28]),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[29]),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[30]),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[31]),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_level_in_bus_int[9]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_bus_int[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_level_in_bus_int[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(p_level_in_bus_int[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(p_level_in_bus_int[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(p_level_in_bus_int[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_level_in_bus_int[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(p_level_in_bus_int[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(p_level_in_bus_int[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_level_in_bus_int[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(p_level_in_bus_int[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_level_in_bus_int[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_level_in_bus_int[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_in_bus_int[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(p_level_in_bus_int[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(p_level_in_bus_int[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(p_level_in_bus_int[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(p_level_in_bus_int[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(p_level_in_bus_int[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(p_level_in_bus_int[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(p_level_in_bus_int[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(p_level_in_bus_int[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(p_level_in_bus_int[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(p_level_in_bus_int[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_in_bus_int[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(p_level_in_bus_int[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(p_level_in_bus_int[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_in_bus_int[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_in_bus_int[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_in_bus_int[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_in_bus_int[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_in_bus_int[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_level_in_bus_int[22]));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5
   (out,
    ap_cmd_error_sync,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ,
    prmry_in_xored,
    aclk,
    s_axi_aclk);
  output out;
  output ap_cmd_error_sync;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  input prmry_in_xored;
  input aclk;
  input s_axi_aclk;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  wire aclk;
  wire ap_cmd_error_sync;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;

  assign out = p_in_d1_cdc_from;
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1__3 
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  FDRE \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(ap_cmd_error_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5_11
   (ap_start_i_sync,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ,
    aclk,
    s_axi_aclk,
    ap_start_one_shot);
  output ap_start_i_sync;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  input aclk;
  input s_axi_aclk;
  input ap_start_one_shot;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  wire aclk;
  wire ap_start_i_sync;
  wire ap_start_one_shot;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;

  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1 
       (.I0(p_in_d1_cdc_from),
        .I1(ap_start_one_shot),
        .O(prmry_in_xored));
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1 
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  FDRE \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(ap_start_i_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6
   (ap_done_sync,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ,
    aclk,
    s_axi_aclk,
    ap_done);
  output ap_done_sync;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  input aclk;
  input s_axi_aclk;
  input ap_done;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  wire aclk;
  wire ap_done;
  wire ap_done_sync;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;

  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1__0 
       (.I0(p_in_d1_cdc_from),
        .I1(ap_done),
        .O(prmry_in_xored));
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1__0 
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  FDRE \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(ap_done_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_10
   (ap_ready_sync,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ,
    aclk,
    s_axi_aclk,
    ap_ready);
  output ap_ready_sync;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  input aclk;
  input s_axi_aclk;
  input ap_ready;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  wire aclk;
  wire ap_ready;
  wire ap_ready_sync;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;

  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1__1 
       (.I0(p_in_d1_cdc_from),
        .I1(ap_ready),
        .O(prmry_in_xored));
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1__2 
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  FDRE \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(ap_ready_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_9
   (ap_idle_sync,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ,
    aclk,
    s_axi_aclk,
    ap_idle);
  output ap_idle_sync;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  input aclk;
  input s_axi_aclk;
  input ap_idle;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  wire aclk;
  wire ap_idle;
  wire ap_idle_sync;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;

  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1__3 
       (.I0(p_in_d1_cdc_from),
        .I1(ap_idle),
        .O(prmry_in_xored));
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d7_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1__1 
       (.I0(s_out_d5),
        .I1(s_out_d4),
        .O(s_out_re));
  FDRE \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(ap_idle_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized7
   (out,
    s_axi_aresetn_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ,
    s_axi_aclk,
    s_axi_aresetn);
  output out;
  output s_axi_aresetn_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  input s_axi_aclk;
  input s_axi_aresetn;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;

  assign out = s_level_out_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 ),
        .Q(s_level_out_d1_cdc_to),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_rst1_i_1
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg_0 ,
    aclk);
  output out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg_0 ;
  input aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg_0 ;
  wire aclk;
  wire p_level_in_int;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;

  assign out = s_level_out_d4;
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg_0 ),
        .Q(p_level_in_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_12
   (out,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[2]_0 ,
    s_axi_aclk,
    aclk,
    state__0,
    \FSM_sequential_state_reg[0] ,
    ap_done,
    \FSM_sequential_state[2]_i_3_0 ,
    \FSM_sequential_state[2]_i_3_1 ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state[2]_i_3_2 );
  output out;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[2]_0 ;
  input s_axi_aclk;
  input aclk;
  input [2:0]state__0;
  input \FSM_sequential_state_reg[0] ;
  input ap_done;
  input \FSM_sequential_state[2]_i_3_0 ;
  input \FSM_sequential_state[2]_i_3_1 ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state[2]_i_3_2 ;

  wire \FSM_sequential_state[2]_i_3_0 ;
  wire \FSM_sequential_state[2]_i_3_1 ;
  wire \FSM_sequential_state[2]_i_3_2 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire aclk;
  wire ap_done;
  wire p_level_in_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  wire [2:0]state__0;

  assign out = s_level_out_d4;
  LUT5 #(
    .INIT(32'h44FF5100)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(state__0[0]),
        .O(\FSM_sequential_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5555454045404540)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state__0[2]),
        .I1(\FSM_sequential_state[2]_i_4_n_0 ),
        .I2(state__0[0]),
        .I3(\FSM_sequential_state_reg[0] ),
        .I4(state__0[1]),
        .I5(ap_done),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state__0[1]),
        .I1(s_level_out_d4),
        .I2(\FSM_sequential_state[2]_i_3_0 ),
        .I3(\FSM_sequential_state[2]_i_3_1 ),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\FSM_sequential_state[2]_i_3_2 ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(p_level_in_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_acc_adapter_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_13
   (out,
    global_start__2,
    and_reduce,
    s_axi_aclk,
    aclk,
    ap_start_i_reg,
    ap_start_i_reg_0);
  output out;
  output global_start__2;
  input and_reduce;
  input s_axi_aclk;
  input aclk;
  input ap_start_i_reg;
  input ap_start_i_reg_0;

  wire aclk;
  wire and_reduce;
  wire ap_start_i_reg;
  wire ap_start_i_reg_0;
  wire global_start__2;
  wire p_level_in_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;

  assign out = s_level_out_d4;
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(and_reduce),
        .Q(p_level_in_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d5_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d6_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ap_start_i_i_2
       (.I0(s_level_out_d4),
        .I1(ap_start_i_reg),
        .I2(ap_start_i_reg_0),
        .O(global_start__2));
endmodule

(* C_AP_ADAPTER_ID = "1" *) (* C_AP_IARG_0_DWIDTH = "8" *) (* C_AP_IARG_1_DWIDTH = "64" *) 
(* C_AP_IARG_2_DWIDTH = "64" *) (* C_AP_IARG_3_DWIDTH = "32" *) (* C_AP_IARG_4_DWIDTH = "32" *) 
(* C_AP_IARG_5_DWIDTH = "32" *) (* C_AP_IARG_6_DWIDTH = "32" *) (* C_AP_IARG_7_DWIDTH = "32" *) 
(* C_AP_IARG_DIM_1 = "256'b0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000" *) (* C_AP_IARG_DIM_2 = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_AP_IARG_FORMAT_DIM = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
(* C_AP_IARG_FORMAT_FACTOR = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_AP_IARG_FORMAT_TYPE = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_AP_IARG_MB_DEPTH = "256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000001" *) 
(* C_AP_IARG_N_DIM = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_AP_IARG_TYPE = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* C_AP_IARG_WIDTH = "256'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000001000" *) 
(* C_AP_ISCALAR_DOUT_WIDTH = "32" *) (* C_AP_ISCALAR_IO_DOUT_WIDTH = "32" *) (* C_AP_OARG_0_DWIDTH = "64" *) 
(* C_AP_OARG_1_DWIDTH = "32" *) (* C_AP_OARG_2_DWIDTH = "32" *) (* C_AP_OARG_3_DWIDTH = "32" *) 
(* C_AP_OARG_4_DWIDTH = "32" *) (* C_AP_OARG_5_DWIDTH = "32" *) (* C_AP_OARG_6_DWIDTH = "32" *) 
(* C_AP_OARG_7_DWIDTH = "32" *) (* C_AP_OARG_DIM = "1024'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000010000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000010000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000010000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000" *) (* C_AP_OARG_DIM_1 = "256'b0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000" *) 
(* C_AP_OARG_DIM_2 = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_AP_OARG_FORMAT_DIM = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_AP_OARG_FORMAT_FACTOR = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
(* C_AP_OARG_FORMAT_TYPE = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_AP_OARG_MB_DEPTH = "256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100" *) (* C_AP_OARG_N_DIM = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
(* C_AP_OARG_TYPE = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* C_AP_OARG_WIDTH = "256'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000" *) (* C_AP_OSCALAR_DIN_WIDTH = "32" *) 
(* C_AP_OSCALAR_IO_DIN_WIDTH = "32" *) (* C_ENABLE_STREAM_CLK = "0" *) (* C_FAMILY = "zynq" *) 
(* C_INPUT_SCALAR_0_WIDTH = "32" *) (* C_INPUT_SCALAR_10_WIDTH = "32" *) (* C_INPUT_SCALAR_11_WIDTH = "32" *) 
(* C_INPUT_SCALAR_12_WIDTH = "32" *) (* C_INPUT_SCALAR_13_WIDTH = "32" *) (* C_INPUT_SCALAR_14_WIDTH = "32" *) 
(* C_INPUT_SCALAR_15_WIDTH = "32" *) (* C_INPUT_SCALAR_1_WIDTH = "32" *) (* C_INPUT_SCALAR_2_WIDTH = "32" *) 
(* C_INPUT_SCALAR_3_WIDTH = "32" *) (* C_INPUT_SCALAR_4_WIDTH = "32" *) (* C_INPUT_SCALAR_5_WIDTH = "32" *) 
(* C_INPUT_SCALAR_6_WIDTH = "32" *) (* C_INPUT_SCALAR_7_WIDTH = "32" *) (* C_INPUT_SCALAR_8_WIDTH = "32" *) 
(* C_INPUT_SCALAR_9_WIDTH = "32" *) (* C_INPUT_SCALAR_DWIDTH = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* C_INPUT_SCALAR_MODE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_M_AXIS_TDATA_WIDTH = "64" *) (* C_M_AXIS_TDEST_WIDTH = "4" *) (* C_M_AXIS_TID_WIDTH = "4" *) 
(* C_M_AXIS_TUSER_WIDTH = "8" *) (* C_NONE = "2" *) (* C_N_INOUT_SCALARS = "0" *) 
(* C_N_INPUT_ARGS = "3" *) (* C_N_INPUT_SCALARS = "0" *) (* C_N_OUTPUT_ARGS = "1" *) 
(* C_N_OUTPUT_SCALARS = "0" *) (* C_OUTPUT_SCALAR_0_WIDTH = "32" *) (* C_OUTPUT_SCALAR_10_WIDTH = "32" *) 
(* C_OUTPUT_SCALAR_11_WIDTH = "32" *) (* C_OUTPUT_SCALAR_12_WIDTH = "32" *) (* C_OUTPUT_SCALAR_13_WIDTH = "32" *) 
(* C_OUTPUT_SCALAR_14_WIDTH = "32" *) (* C_OUTPUT_SCALAR_15_WIDTH = "32" *) (* C_OUTPUT_SCALAR_1_WIDTH = "32" *) 
(* C_OUTPUT_SCALAR_2_WIDTH = "32" *) (* C_OUTPUT_SCALAR_3_WIDTH = "32" *) (* C_OUTPUT_SCALAR_4_WIDTH = "32" *) 
(* C_OUTPUT_SCALAR_5_WIDTH = "32" *) (* C_OUTPUT_SCALAR_6_WIDTH = "32" *) (* C_OUTPUT_SCALAR_7_WIDTH = "32" *) 
(* C_OUTPUT_SCALAR_8_WIDTH = "32" *) (* C_OUTPUT_SCALAR_9_WIDTH = "32" *) (* C_OUTPUT_SCALAR_DWIDTH = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
(* C_OUTPUT_SCALAR_MODE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* C_PRMRY_IS_ACLK_ASYNC = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_HAS_TKEEP = "0" *) (* C_S_AXIS_HAS_TSTRB = "0" *) (* C_S_AXIS_TDATA_WIDTH = "64" *) 
(* C_S_AXIS_TDEST_WIDTH = "4" *) (* C_S_AXIS_TID_WIDTH = "4" *) (* C_S_AXIS_TUSER_WIDTH = "8" *) 
(* C_S_AXI_ADDR_WIDTH = "13" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axis_aclk,
    s_axis_aresetn,
    m_axis_aclk,
    m_axis_aresetn,
    aclk,
    s_axis_0_aclk,
    s_axis_0_aresetn,
    s_axis_0_tvalid,
    s_axis_0_tready,
    s_axis_0_tdata,
    s_axis_0_tstrb,
    s_axis_0_tkeep,
    s_axis_0_tlast,
    s_axis_0_tid,
    s_axis_0_tdest,
    s_axis_0_tuser,
    s_axis_1_aclk,
    s_axis_1_aresetn,
    s_axis_1_tvalid,
    s_axis_1_tready,
    s_axis_1_tdata,
    s_axis_1_tstrb,
    s_axis_1_tkeep,
    s_axis_1_tlast,
    s_axis_1_tid,
    s_axis_1_tdest,
    s_axis_1_tuser,
    s_axis_2_aclk,
    s_axis_2_aresetn,
    s_axis_2_tvalid,
    s_axis_2_tready,
    s_axis_2_tdata,
    s_axis_2_tstrb,
    s_axis_2_tkeep,
    s_axis_2_tlast,
    s_axis_2_tid,
    s_axis_2_tdest,
    s_axis_2_tuser,
    s_axis_3_aclk,
    s_axis_3_aresetn,
    s_axis_3_tvalid,
    s_axis_3_tready,
    s_axis_3_tdata,
    s_axis_3_tstrb,
    s_axis_3_tkeep,
    s_axis_3_tlast,
    s_axis_3_tid,
    s_axis_3_tdest,
    s_axis_3_tuser,
    s_axis_4_aclk,
    s_axis_4_aresetn,
    s_axis_4_tvalid,
    s_axis_4_tready,
    s_axis_4_tdata,
    s_axis_4_tstrb,
    s_axis_4_tkeep,
    s_axis_4_tlast,
    s_axis_4_tid,
    s_axis_4_tdest,
    s_axis_4_tuser,
    s_axis_5_aclk,
    s_axis_5_aresetn,
    s_axis_5_tvalid,
    s_axis_5_tready,
    s_axis_5_tdata,
    s_axis_5_tstrb,
    s_axis_5_tkeep,
    s_axis_5_tlast,
    s_axis_5_tid,
    s_axis_5_tdest,
    s_axis_5_tuser,
    s_axis_6_aclk,
    s_axis_6_aresetn,
    s_axis_6_tvalid,
    s_axis_6_tready,
    s_axis_6_tdata,
    s_axis_6_tstrb,
    s_axis_6_tkeep,
    s_axis_6_tlast,
    s_axis_6_tid,
    s_axis_6_tdest,
    s_axis_6_tuser,
    s_axis_7_aclk,
    s_axis_7_aresetn,
    s_axis_7_tvalid,
    s_axis_7_tready,
    s_axis_7_tdata,
    s_axis_7_tstrb,
    s_axis_7_tkeep,
    s_axis_7_tlast,
    s_axis_7_tid,
    s_axis_7_tdest,
    s_axis_7_tuser,
    ap_iarg_0_clk,
    ap_iarg_0_rst,
    ap_iarg_0_addr,
    ap_iarg_0_ce,
    ap_iarg_0_we,
    ap_iarg_0_din,
    ap_iarg_0_dout,
    ap_iarg_1_clk,
    ap_iarg_1_rst,
    ap_iarg_1_addr,
    ap_iarg_1_ce,
    ap_iarg_1_we,
    ap_iarg_1_din,
    ap_iarg_1_dout,
    ap_iarg_2_clk,
    ap_iarg_2_rst,
    ap_iarg_2_addr,
    ap_iarg_2_ce,
    ap_iarg_2_we,
    ap_iarg_2_din,
    ap_iarg_2_dout,
    ap_iarg_3_clk,
    ap_iarg_3_rst,
    ap_iarg_3_addr,
    ap_iarg_3_ce,
    ap_iarg_3_we,
    ap_iarg_3_din,
    ap_iarg_3_dout,
    ap_iarg_4_clk,
    ap_iarg_4_rst,
    ap_iarg_4_addr,
    ap_iarg_4_ce,
    ap_iarg_4_we,
    ap_iarg_4_din,
    ap_iarg_4_dout,
    ap_iarg_5_clk,
    ap_iarg_5_rst,
    ap_iarg_5_addr,
    ap_iarg_5_ce,
    ap_iarg_5_we,
    ap_iarg_5_din,
    ap_iarg_5_dout,
    ap_iarg_6_clk,
    ap_iarg_6_rst,
    ap_iarg_6_addr,
    ap_iarg_6_ce,
    ap_iarg_6_we,
    ap_iarg_6_din,
    ap_iarg_6_dout,
    ap_iarg_7_clk,
    ap_iarg_7_rst,
    ap_iarg_7_addr,
    ap_iarg_7_ce,
    ap_iarg_7_we,
    ap_iarg_7_din,
    ap_iarg_7_dout,
    ap_fifo_iarg_0_dout,
    ap_fifo_iarg_0_read,
    ap_fifo_iarg_0_empty_n,
    ap_fifo_iarg_1_dout,
    ap_fifo_iarg_1_read,
    ap_fifo_iarg_1_empty_n,
    ap_fifo_iarg_2_dout,
    ap_fifo_iarg_2_read,
    ap_fifo_iarg_2_empty_n,
    ap_fifo_iarg_3_dout,
    ap_fifo_iarg_3_read,
    ap_fifo_iarg_3_empty_n,
    ap_fifo_iarg_4_dout,
    ap_fifo_iarg_4_read,
    ap_fifo_iarg_4_empty_n,
    ap_fifo_iarg_5_dout,
    ap_fifo_iarg_5_read,
    ap_fifo_iarg_5_empty_n,
    ap_fifo_iarg_6_dout,
    ap_fifo_iarg_6_read,
    ap_fifo_iarg_6_empty_n,
    ap_fifo_iarg_7_dout,
    ap_fifo_iarg_7_read,
    ap_fifo_iarg_7_empty_n,
    m_axis_0_aclk,
    m_axis_0_aresetn,
    m_axis_0_tvalid,
    m_axis_0_tready,
    m_axis_0_tdata,
    m_axis_0_tstrb,
    m_axis_0_tkeep,
    m_axis_0_tlast,
    m_axis_0_tid,
    m_axis_0_tdest,
    m_axis_0_tuser,
    m_axis_1_aclk,
    m_axis_1_aresetn,
    m_axis_1_tvalid,
    m_axis_1_tready,
    m_axis_1_tdata,
    m_axis_1_tstrb,
    m_axis_1_tkeep,
    m_axis_1_tlast,
    m_axis_1_tid,
    m_axis_1_tdest,
    m_axis_1_tuser,
    m_axis_2_aclk,
    m_axis_2_aresetn,
    m_axis_2_tvalid,
    m_axis_2_tready,
    m_axis_2_tdata,
    m_axis_2_tstrb,
    m_axis_2_tkeep,
    m_axis_2_tlast,
    m_axis_2_tid,
    m_axis_2_tdest,
    m_axis_2_tuser,
    m_axis_3_aclk,
    m_axis_3_aresetn,
    m_axis_3_tvalid,
    m_axis_3_tready,
    m_axis_3_tdata,
    m_axis_3_tstrb,
    m_axis_3_tkeep,
    m_axis_3_tlast,
    m_axis_3_tid,
    m_axis_3_tdest,
    m_axis_3_tuser,
    m_axis_4_aclk,
    m_axis_4_aresetn,
    m_axis_4_tvalid,
    m_axis_4_tready,
    m_axis_4_tdata,
    m_axis_4_tstrb,
    m_axis_4_tkeep,
    m_axis_4_tlast,
    m_axis_4_tid,
    m_axis_4_tdest,
    m_axis_4_tuser,
    m_axis_5_aclk,
    m_axis_5_aresetn,
    m_axis_5_tvalid,
    m_axis_5_tready,
    m_axis_5_tdata,
    m_axis_5_tstrb,
    m_axis_5_tkeep,
    m_axis_5_tlast,
    m_axis_5_tid,
    m_axis_5_tdest,
    m_axis_5_tuser,
    m_axis_6_aclk,
    m_axis_6_aresetn,
    m_axis_6_tvalid,
    m_axis_6_tready,
    m_axis_6_tdata,
    m_axis_6_tstrb,
    m_axis_6_tkeep,
    m_axis_6_tlast,
    m_axis_6_tid,
    m_axis_6_tdest,
    m_axis_6_tuser,
    m_axis_7_aclk,
    m_axis_7_aresetn,
    m_axis_7_tvalid,
    m_axis_7_tready,
    m_axis_7_tdata,
    m_axis_7_tstrb,
    m_axis_7_tkeep,
    m_axis_7_tlast,
    m_axis_7_tid,
    m_axis_7_tdest,
    m_axis_7_tuser,
    ap_oarg_0_clk,
    ap_oarg_0_rst,
    ap_oarg_0_addr,
    ap_oarg_0_ce,
    ap_oarg_0_we,
    ap_oarg_0_din,
    ap_oarg_0_dout,
    ap_oarg_1_clk,
    ap_oarg_1_rst,
    ap_oarg_1_addr,
    ap_oarg_1_ce,
    ap_oarg_1_we,
    ap_oarg_1_din,
    ap_oarg_1_dout,
    ap_oarg_2_clk,
    ap_oarg_2_rst,
    ap_oarg_2_addr,
    ap_oarg_2_ce,
    ap_oarg_2_we,
    ap_oarg_2_din,
    ap_oarg_2_dout,
    ap_oarg_3_clk,
    ap_oarg_3_rst,
    ap_oarg_3_addr,
    ap_oarg_3_ce,
    ap_oarg_3_we,
    ap_oarg_3_din,
    ap_oarg_3_dout,
    ap_oarg_4_clk,
    ap_oarg_4_rst,
    ap_oarg_4_addr,
    ap_oarg_4_ce,
    ap_oarg_4_we,
    ap_oarg_4_din,
    ap_oarg_4_dout,
    ap_oarg_5_clk,
    ap_oarg_5_rst,
    ap_oarg_5_addr,
    ap_oarg_5_ce,
    ap_oarg_5_we,
    ap_oarg_5_din,
    ap_oarg_5_dout,
    ap_oarg_6_clk,
    ap_oarg_6_rst,
    ap_oarg_6_addr,
    ap_oarg_6_ce,
    ap_oarg_6_we,
    ap_oarg_6_din,
    ap_oarg_6_dout,
    ap_oarg_7_clk,
    ap_oarg_7_rst,
    ap_oarg_7_addr,
    ap_oarg_7_ce,
    ap_oarg_7_we,
    ap_oarg_7_din,
    ap_oarg_7_dout,
    ap_fifo_oarg_0_din,
    ap_fifo_oarg_0_write,
    ap_fifo_oarg_0_full_n,
    ap_fifo_oarg_1_din,
    ap_fifo_oarg_1_write,
    ap_fifo_oarg_1_full_n,
    ap_fifo_oarg_2_din,
    ap_fifo_oarg_2_write,
    ap_fifo_oarg_2_full_n,
    ap_fifo_oarg_3_din,
    ap_fifo_oarg_3_write,
    ap_fifo_oarg_3_full_n,
    ap_fifo_oarg_4_din,
    ap_fifo_oarg_4_write,
    ap_fifo_oarg_4_full_n,
    ap_fifo_oarg_5_din,
    ap_fifo_oarg_5_write,
    ap_fifo_oarg_5_full_n,
    ap_fifo_oarg_6_din,
    ap_fifo_oarg_6_write,
    ap_fifo_oarg_6_full_n,
    ap_fifo_oarg_7_din,
    ap_fifo_oarg_7_write,
    ap_fifo_oarg_7_full_n,
    ap_start,
    ap_ready,
    ap_done,
    ap_continue,
    ap_idle,
    aresetn,
    ap_iscalar_0_dout,
    ap_iscalar_1_dout,
    ap_iscalar_2_dout,
    ap_iscalar_3_dout,
    ap_iscalar_4_dout,
    ap_iscalar_5_dout,
    ap_iscalar_6_dout,
    ap_iscalar_7_dout,
    ap_iscalar_8_dout,
    ap_iscalar_9_dout,
    ap_iscalar_10_dout,
    ap_iscalar_11_dout,
    ap_iscalar_12_dout,
    ap_iscalar_13_dout,
    ap_iscalar_14_dout,
    ap_iscalar_15_dout,
    ap_iscalar_0_vld,
    ap_iscalar_1_vld,
    ap_iscalar_2_vld,
    ap_iscalar_3_vld,
    ap_iscalar_4_vld,
    ap_iscalar_5_vld,
    ap_iscalar_6_vld,
    ap_iscalar_7_vld,
    ap_iscalar_8_vld,
    ap_iscalar_9_vld,
    ap_iscalar_10_vld,
    ap_iscalar_11_vld,
    ap_iscalar_12_vld,
    ap_iscalar_13_vld,
    ap_iscalar_14_vld,
    ap_iscalar_15_vld,
    ap_iscalar_0_ack,
    ap_iscalar_1_ack,
    ap_iscalar_2_ack,
    ap_iscalar_3_ack,
    ap_iscalar_4_ack,
    ap_iscalar_5_ack,
    ap_iscalar_6_ack,
    ap_iscalar_7_ack,
    ap_iscalar_8_ack,
    ap_iscalar_9_ack,
    ap_iscalar_10_ack,
    ap_iscalar_11_ack,
    ap_iscalar_12_ack,
    ap_iscalar_13_ack,
    ap_iscalar_14_ack,
    ap_iscalar_15_ack,
    ap_oscalar_0_din,
    ap_oscalar_1_din,
    ap_oscalar_2_din,
    ap_oscalar_3_din,
    ap_oscalar_4_din,
    ap_oscalar_5_din,
    ap_oscalar_6_din,
    ap_oscalar_7_din,
    ap_oscalar_8_din,
    ap_oscalar_9_din,
    ap_oscalar_10_din,
    ap_oscalar_11_din,
    ap_oscalar_12_din,
    ap_oscalar_13_din,
    ap_oscalar_14_din,
    ap_oscalar_15_din,
    ap_oscalar_0_vld,
    ap_oscalar_1_vld,
    ap_oscalar_2_vld,
    ap_oscalar_3_vld,
    ap_oscalar_4_vld,
    ap_oscalar_5_vld,
    ap_oscalar_6_vld,
    ap_oscalar_7_vld,
    ap_oscalar_8_vld,
    ap_oscalar_9_vld,
    ap_oscalar_10_vld,
    ap_oscalar_11_vld,
    ap_oscalar_12_vld,
    ap_oscalar_13_vld,
    ap_oscalar_14_vld,
    ap_oscalar_15_vld,
    ap_oscalar_0_ack,
    ap_oscalar_1_ack,
    ap_oscalar_2_ack,
    ap_oscalar_3_ack,
    ap_oscalar_4_ack,
    ap_oscalar_5_ack,
    ap_oscalar_6_ack,
    ap_oscalar_7_ack,
    ap_oscalar_8_ack,
    ap_oscalar_9_ack,
    ap_oscalar_10_ack,
    ap_oscalar_11_ack,
    ap_oscalar_12_ack,
    ap_oscalar_13_ack,
    ap_oscalar_14_ack,
    ap_oscalar_15_ack,
    interrupt);
  (* sigis = "CLK" *) input s_axi_aclk;
  (* sigis = "RST" *) input s_axi_aresetn;
  input [12:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [12:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axis_aclk;
  input s_axis_aresetn;
  input m_axis_aclk;
  input m_axis_aresetn;
  input aclk;
  input s_axis_0_aclk;
  input s_axis_0_aresetn;
  input s_axis_0_tvalid;
  output s_axis_0_tready;
  input [63:0]s_axis_0_tdata;
  input [7:0]s_axis_0_tstrb;
  input [7:0]s_axis_0_tkeep;
  input s_axis_0_tlast;
  input [3:0]s_axis_0_tid;
  input [3:0]s_axis_0_tdest;
  input [7:0]s_axis_0_tuser;
  input s_axis_1_aclk;
  input s_axis_1_aresetn;
  input s_axis_1_tvalid;
  output s_axis_1_tready;
  input [63:0]s_axis_1_tdata;
  input [7:0]s_axis_1_tstrb;
  input [7:0]s_axis_1_tkeep;
  input s_axis_1_tlast;
  input [3:0]s_axis_1_tid;
  input [3:0]s_axis_1_tdest;
  input [7:0]s_axis_1_tuser;
  input s_axis_2_aclk;
  input s_axis_2_aresetn;
  input s_axis_2_tvalid;
  output s_axis_2_tready;
  input [63:0]s_axis_2_tdata;
  input [7:0]s_axis_2_tstrb;
  input [7:0]s_axis_2_tkeep;
  input s_axis_2_tlast;
  input [3:0]s_axis_2_tid;
  input [3:0]s_axis_2_tdest;
  input [7:0]s_axis_2_tuser;
  input s_axis_3_aclk;
  input s_axis_3_aresetn;
  input s_axis_3_tvalid;
  output s_axis_3_tready;
  input [63:0]s_axis_3_tdata;
  input [7:0]s_axis_3_tstrb;
  input [7:0]s_axis_3_tkeep;
  input s_axis_3_tlast;
  input [3:0]s_axis_3_tid;
  input [3:0]s_axis_3_tdest;
  input [7:0]s_axis_3_tuser;
  input s_axis_4_aclk;
  input s_axis_4_aresetn;
  input s_axis_4_tvalid;
  output s_axis_4_tready;
  input [63:0]s_axis_4_tdata;
  input [7:0]s_axis_4_tstrb;
  input [7:0]s_axis_4_tkeep;
  input s_axis_4_tlast;
  input [3:0]s_axis_4_tid;
  input [3:0]s_axis_4_tdest;
  input [7:0]s_axis_4_tuser;
  input s_axis_5_aclk;
  input s_axis_5_aresetn;
  input s_axis_5_tvalid;
  output s_axis_5_tready;
  input [63:0]s_axis_5_tdata;
  input [7:0]s_axis_5_tstrb;
  input [7:0]s_axis_5_tkeep;
  input s_axis_5_tlast;
  input [3:0]s_axis_5_tid;
  input [3:0]s_axis_5_tdest;
  input [7:0]s_axis_5_tuser;
  input s_axis_6_aclk;
  input s_axis_6_aresetn;
  input s_axis_6_tvalid;
  output s_axis_6_tready;
  input [63:0]s_axis_6_tdata;
  input [7:0]s_axis_6_tstrb;
  input [7:0]s_axis_6_tkeep;
  input s_axis_6_tlast;
  input [3:0]s_axis_6_tid;
  input [3:0]s_axis_6_tdest;
  input [7:0]s_axis_6_tuser;
  input s_axis_7_aclk;
  input s_axis_7_aresetn;
  input s_axis_7_tvalid;
  output s_axis_7_tready;
  input [63:0]s_axis_7_tdata;
  input [7:0]s_axis_7_tstrb;
  input [7:0]s_axis_7_tkeep;
  input s_axis_7_tlast;
  input [3:0]s_axis_7_tid;
  input [3:0]s_axis_7_tdest;
  input [7:0]s_axis_7_tuser;
  input ap_iarg_0_clk;
  input ap_iarg_0_rst;
  input [31:0]ap_iarg_0_addr;
  input ap_iarg_0_ce;
  input [0:0]ap_iarg_0_we;
  input [7:0]ap_iarg_0_din;
  output [7:0]ap_iarg_0_dout;
  input ap_iarg_1_clk;
  input ap_iarg_1_rst;
  input [31:0]ap_iarg_1_addr;
  input ap_iarg_1_ce;
  input [7:0]ap_iarg_1_we;
  input [63:0]ap_iarg_1_din;
  output [63:0]ap_iarg_1_dout;
  input ap_iarg_2_clk;
  input ap_iarg_2_rst;
  input [31:0]ap_iarg_2_addr;
  input ap_iarg_2_ce;
  input [7:0]ap_iarg_2_we;
  input [63:0]ap_iarg_2_din;
  output [63:0]ap_iarg_2_dout;
  input ap_iarg_3_clk;
  input ap_iarg_3_rst;
  input [31:0]ap_iarg_3_addr;
  input ap_iarg_3_ce;
  input [3:0]ap_iarg_3_we;
  input [31:0]ap_iarg_3_din;
  output [31:0]ap_iarg_3_dout;
  input ap_iarg_4_clk;
  input ap_iarg_4_rst;
  input [31:0]ap_iarg_4_addr;
  input ap_iarg_4_ce;
  input [3:0]ap_iarg_4_we;
  input [31:0]ap_iarg_4_din;
  output [31:0]ap_iarg_4_dout;
  input ap_iarg_5_clk;
  input ap_iarg_5_rst;
  input [31:0]ap_iarg_5_addr;
  input ap_iarg_5_ce;
  input [3:0]ap_iarg_5_we;
  input [31:0]ap_iarg_5_din;
  output [31:0]ap_iarg_5_dout;
  input ap_iarg_6_clk;
  input ap_iarg_6_rst;
  input [31:0]ap_iarg_6_addr;
  input ap_iarg_6_ce;
  input [3:0]ap_iarg_6_we;
  input [31:0]ap_iarg_6_din;
  output [31:0]ap_iarg_6_dout;
  input ap_iarg_7_clk;
  input ap_iarg_7_rst;
  input [31:0]ap_iarg_7_addr;
  input ap_iarg_7_ce;
  input [3:0]ap_iarg_7_we;
  input [31:0]ap_iarg_7_din;
  output [31:0]ap_iarg_7_dout;
  output [7:0]ap_fifo_iarg_0_dout;
  input ap_fifo_iarg_0_read;
  output ap_fifo_iarg_0_empty_n;
  output [63:0]ap_fifo_iarg_1_dout;
  input ap_fifo_iarg_1_read;
  output ap_fifo_iarg_1_empty_n;
  output [63:0]ap_fifo_iarg_2_dout;
  input ap_fifo_iarg_2_read;
  output ap_fifo_iarg_2_empty_n;
  output [31:0]ap_fifo_iarg_3_dout;
  input ap_fifo_iarg_3_read;
  output ap_fifo_iarg_3_empty_n;
  output [31:0]ap_fifo_iarg_4_dout;
  input ap_fifo_iarg_4_read;
  output ap_fifo_iarg_4_empty_n;
  output [31:0]ap_fifo_iarg_5_dout;
  input ap_fifo_iarg_5_read;
  output ap_fifo_iarg_5_empty_n;
  output [31:0]ap_fifo_iarg_6_dout;
  input ap_fifo_iarg_6_read;
  output ap_fifo_iarg_6_empty_n;
  output [31:0]ap_fifo_iarg_7_dout;
  input ap_fifo_iarg_7_read;
  output ap_fifo_iarg_7_empty_n;
  input m_axis_0_aclk;
  input m_axis_0_aresetn;
  output m_axis_0_tvalid;
  input m_axis_0_tready;
  output [63:0]m_axis_0_tdata;
  output [7:0]m_axis_0_tstrb;
  output [7:0]m_axis_0_tkeep;
  output m_axis_0_tlast;
  output [3:0]m_axis_0_tid;
  output [3:0]m_axis_0_tdest;
  output [7:0]m_axis_0_tuser;
  input m_axis_1_aclk;
  input m_axis_1_aresetn;
  output m_axis_1_tvalid;
  input m_axis_1_tready;
  output [63:0]m_axis_1_tdata;
  output [7:0]m_axis_1_tstrb;
  output [7:0]m_axis_1_tkeep;
  output m_axis_1_tlast;
  output [3:0]m_axis_1_tid;
  output [3:0]m_axis_1_tdest;
  output [7:0]m_axis_1_tuser;
  input m_axis_2_aclk;
  input m_axis_2_aresetn;
  output m_axis_2_tvalid;
  input m_axis_2_tready;
  output [63:0]m_axis_2_tdata;
  output [7:0]m_axis_2_tstrb;
  output [7:0]m_axis_2_tkeep;
  output m_axis_2_tlast;
  output [3:0]m_axis_2_tid;
  output [3:0]m_axis_2_tdest;
  output [7:0]m_axis_2_tuser;
  input m_axis_3_aclk;
  input m_axis_3_aresetn;
  output m_axis_3_tvalid;
  input m_axis_3_tready;
  output [63:0]m_axis_3_tdata;
  output [7:0]m_axis_3_tstrb;
  output [7:0]m_axis_3_tkeep;
  output m_axis_3_tlast;
  output [3:0]m_axis_3_tid;
  output [3:0]m_axis_3_tdest;
  output [7:0]m_axis_3_tuser;
  input m_axis_4_aclk;
  input m_axis_4_aresetn;
  output m_axis_4_tvalid;
  input m_axis_4_tready;
  output [63:0]m_axis_4_tdata;
  output [7:0]m_axis_4_tstrb;
  output [7:0]m_axis_4_tkeep;
  output m_axis_4_tlast;
  output [3:0]m_axis_4_tid;
  output [3:0]m_axis_4_tdest;
  output [7:0]m_axis_4_tuser;
  input m_axis_5_aclk;
  input m_axis_5_aresetn;
  output m_axis_5_tvalid;
  input m_axis_5_tready;
  output [63:0]m_axis_5_tdata;
  output [7:0]m_axis_5_tstrb;
  output [7:0]m_axis_5_tkeep;
  output m_axis_5_tlast;
  output [3:0]m_axis_5_tid;
  output [3:0]m_axis_5_tdest;
  output [7:0]m_axis_5_tuser;
  input m_axis_6_aclk;
  input m_axis_6_aresetn;
  output m_axis_6_tvalid;
  input m_axis_6_tready;
  output [63:0]m_axis_6_tdata;
  output [7:0]m_axis_6_tstrb;
  output [7:0]m_axis_6_tkeep;
  output m_axis_6_tlast;
  output [3:0]m_axis_6_tid;
  output [3:0]m_axis_6_tdest;
  output [7:0]m_axis_6_tuser;
  input m_axis_7_aclk;
  input m_axis_7_aresetn;
  output m_axis_7_tvalid;
  input m_axis_7_tready;
  output [63:0]m_axis_7_tdata;
  output [7:0]m_axis_7_tstrb;
  output [7:0]m_axis_7_tkeep;
  output m_axis_7_tlast;
  output [3:0]m_axis_7_tid;
  output [3:0]m_axis_7_tdest;
  output [7:0]m_axis_7_tuser;
  input ap_oarg_0_clk;
  input ap_oarg_0_rst;
  input [31:0]ap_oarg_0_addr;
  input ap_oarg_0_ce;
  input [7:0]ap_oarg_0_we;
  input [63:0]ap_oarg_0_din;
  output [63:0]ap_oarg_0_dout;
  input ap_oarg_1_clk;
  input ap_oarg_1_rst;
  input [31:0]ap_oarg_1_addr;
  input ap_oarg_1_ce;
  input [3:0]ap_oarg_1_we;
  input [31:0]ap_oarg_1_din;
  output [31:0]ap_oarg_1_dout;
  input ap_oarg_2_clk;
  input ap_oarg_2_rst;
  input [31:0]ap_oarg_2_addr;
  input ap_oarg_2_ce;
  input [3:0]ap_oarg_2_we;
  input [31:0]ap_oarg_2_din;
  output [31:0]ap_oarg_2_dout;
  input ap_oarg_3_clk;
  input ap_oarg_3_rst;
  input [31:0]ap_oarg_3_addr;
  input ap_oarg_3_ce;
  input [3:0]ap_oarg_3_we;
  input [31:0]ap_oarg_3_din;
  output [31:0]ap_oarg_3_dout;
  input ap_oarg_4_clk;
  input ap_oarg_4_rst;
  input [31:0]ap_oarg_4_addr;
  input ap_oarg_4_ce;
  input [3:0]ap_oarg_4_we;
  input [31:0]ap_oarg_4_din;
  output [31:0]ap_oarg_4_dout;
  input ap_oarg_5_clk;
  input ap_oarg_5_rst;
  input [31:0]ap_oarg_5_addr;
  input ap_oarg_5_ce;
  input [3:0]ap_oarg_5_we;
  input [31:0]ap_oarg_5_din;
  output [31:0]ap_oarg_5_dout;
  input ap_oarg_6_clk;
  input ap_oarg_6_rst;
  input [31:0]ap_oarg_6_addr;
  input ap_oarg_6_ce;
  input [3:0]ap_oarg_6_we;
  input [31:0]ap_oarg_6_din;
  output [31:0]ap_oarg_6_dout;
  input ap_oarg_7_clk;
  input ap_oarg_7_rst;
  input [31:0]ap_oarg_7_addr;
  input ap_oarg_7_ce;
  input [3:0]ap_oarg_7_we;
  input [31:0]ap_oarg_7_din;
  output [31:0]ap_oarg_7_dout;
  input [63:0]ap_fifo_oarg_0_din;
  input ap_fifo_oarg_0_write;
  output ap_fifo_oarg_0_full_n;
  input [31:0]ap_fifo_oarg_1_din;
  input ap_fifo_oarg_1_write;
  output ap_fifo_oarg_1_full_n;
  input [31:0]ap_fifo_oarg_2_din;
  input ap_fifo_oarg_2_write;
  output ap_fifo_oarg_2_full_n;
  input [31:0]ap_fifo_oarg_3_din;
  input ap_fifo_oarg_3_write;
  output ap_fifo_oarg_3_full_n;
  input [31:0]ap_fifo_oarg_4_din;
  input ap_fifo_oarg_4_write;
  output ap_fifo_oarg_4_full_n;
  input [31:0]ap_fifo_oarg_5_din;
  input ap_fifo_oarg_5_write;
  output ap_fifo_oarg_5_full_n;
  input [31:0]ap_fifo_oarg_6_din;
  input ap_fifo_oarg_6_write;
  output ap_fifo_oarg_6_full_n;
  input [31:0]ap_fifo_oarg_7_din;
  input ap_fifo_oarg_7_write;
  output ap_fifo_oarg_7_full_n;
  output ap_start;
  input ap_ready;
  input ap_done;
  output ap_continue;
  input ap_idle;
  output aresetn;
  output [31:0]ap_iscalar_0_dout;
  output [31:0]ap_iscalar_1_dout;
  output [31:0]ap_iscalar_2_dout;
  output [31:0]ap_iscalar_3_dout;
  output [31:0]ap_iscalar_4_dout;
  output [31:0]ap_iscalar_5_dout;
  output [31:0]ap_iscalar_6_dout;
  output [31:0]ap_iscalar_7_dout;
  output [31:0]ap_iscalar_8_dout;
  output [31:0]ap_iscalar_9_dout;
  output [31:0]ap_iscalar_10_dout;
  output [31:0]ap_iscalar_11_dout;
  output [31:0]ap_iscalar_12_dout;
  output [31:0]ap_iscalar_13_dout;
  output [31:0]ap_iscalar_14_dout;
  output [31:0]ap_iscalar_15_dout;
  output ap_iscalar_0_vld;
  output ap_iscalar_1_vld;
  output ap_iscalar_2_vld;
  output ap_iscalar_3_vld;
  output ap_iscalar_4_vld;
  output ap_iscalar_5_vld;
  output ap_iscalar_6_vld;
  output ap_iscalar_7_vld;
  output ap_iscalar_8_vld;
  output ap_iscalar_9_vld;
  output ap_iscalar_10_vld;
  output ap_iscalar_11_vld;
  output ap_iscalar_12_vld;
  output ap_iscalar_13_vld;
  output ap_iscalar_14_vld;
  output ap_iscalar_15_vld;
  input ap_iscalar_0_ack;
  input ap_iscalar_1_ack;
  input ap_iscalar_2_ack;
  input ap_iscalar_3_ack;
  input ap_iscalar_4_ack;
  input ap_iscalar_5_ack;
  input ap_iscalar_6_ack;
  input ap_iscalar_7_ack;
  input ap_iscalar_8_ack;
  input ap_iscalar_9_ack;
  input ap_iscalar_10_ack;
  input ap_iscalar_11_ack;
  input ap_iscalar_12_ack;
  input ap_iscalar_13_ack;
  input ap_iscalar_14_ack;
  input ap_iscalar_15_ack;
  input [31:0]ap_oscalar_0_din;
  input [31:0]ap_oscalar_1_din;
  input [31:0]ap_oscalar_2_din;
  input [31:0]ap_oscalar_3_din;
  input [31:0]ap_oscalar_4_din;
  input [31:0]ap_oscalar_5_din;
  input [31:0]ap_oscalar_6_din;
  input [31:0]ap_oscalar_7_din;
  input [31:0]ap_oscalar_8_din;
  input [31:0]ap_oscalar_9_din;
  input [31:0]ap_oscalar_10_din;
  input [31:0]ap_oscalar_11_din;
  input [31:0]ap_oscalar_12_din;
  input [31:0]ap_oscalar_13_din;
  input [31:0]ap_oscalar_14_din;
  input [31:0]ap_oscalar_15_din;
  input ap_oscalar_0_vld;
  input ap_oscalar_1_vld;
  input ap_oscalar_2_vld;
  input ap_oscalar_3_vld;
  input ap_oscalar_4_vld;
  input ap_oscalar_5_vld;
  input ap_oscalar_6_vld;
  input ap_oscalar_7_vld;
  input ap_oscalar_8_vld;
  input ap_oscalar_9_vld;
  input ap_oscalar_10_vld;
  input ap_oscalar_11_vld;
  input ap_oscalar_12_vld;
  input ap_oscalar_13_vld;
  input ap_oscalar_14_vld;
  input ap_oscalar_15_vld;
  output ap_oscalar_0_ack;
  output ap_oscalar_1_ack;
  output ap_oscalar_2_ack;
  output ap_oscalar_3_ack;
  output ap_oscalar_4_ack;
  output ap_oscalar_5_ack;
  output ap_oscalar_6_ack;
  output ap_oscalar_7_ack;
  output ap_oscalar_8_ack;
  output ap_oscalar_9_ack;
  output ap_oscalar_10_ack;
  output ap_oscalar_11_ack;
  output ap_oscalar_12_ack;
  output ap_oscalar_13_ack;
  output ap_oscalar_14_ack;
  output ap_oscalar_15_ack;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire ap_done;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire [63:0]ap_fifo_oarg_0_din;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire [31:0]ap_iarg_0_addr;
  wire ap_iarg_0_ce;
  wire [7:0]ap_iarg_0_dout;
  wire [31:0]ap_iarg_1_addr;
  wire ap_iarg_1_ce;
  wire [63:0]ap_iarg_1_din;
  wire [63:0]ap_iarg_1_dout;
  wire [7:0]ap_iarg_1_we;
  wire ap_idle;
  wire ap_ready;
  wire ap_start;
  wire aresetn;
  wire interrupt;
  wire [63:0]m_axis_0_tdata;
  wire [3:0]m_axis_0_tdest;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_0_tvalid;
  wire m_axis_aclk;
  wire m_axis_aresetn;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [63:0]s_axis_0_tdata;
  wire s_axis_0_tlast;
  wire s_axis_0_tready;
  wire s_axis_0_tvalid;
  wire [63:0]s_axis_1_tdata;
  wire s_axis_1_tlast;
  wire s_axis_1_tready;
  wire s_axis_1_tvalid;
  wire [63:0]s_axis_2_tdata;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;

  assign ap_continue = ap_done;
  assign ap_fifo_iarg_0_dout[7] = \<const0> ;
  assign ap_fifo_iarg_0_dout[6] = \<const0> ;
  assign ap_fifo_iarg_0_dout[5] = \<const0> ;
  assign ap_fifo_iarg_0_dout[4] = \<const0> ;
  assign ap_fifo_iarg_0_dout[3] = \<const0> ;
  assign ap_fifo_iarg_0_dout[2] = \<const0> ;
  assign ap_fifo_iarg_0_dout[1] = \<const0> ;
  assign ap_fifo_iarg_0_dout[0] = \<const0> ;
  assign ap_fifo_iarg_0_empty_n = \<const0> ;
  assign ap_fifo_iarg_1_dout[63] = \<const0> ;
  assign ap_fifo_iarg_1_dout[62] = \<const0> ;
  assign ap_fifo_iarg_1_dout[61] = \<const0> ;
  assign ap_fifo_iarg_1_dout[60] = \<const0> ;
  assign ap_fifo_iarg_1_dout[59] = \<const0> ;
  assign ap_fifo_iarg_1_dout[58] = \<const0> ;
  assign ap_fifo_iarg_1_dout[57] = \<const0> ;
  assign ap_fifo_iarg_1_dout[56] = \<const0> ;
  assign ap_fifo_iarg_1_dout[55] = \<const0> ;
  assign ap_fifo_iarg_1_dout[54] = \<const0> ;
  assign ap_fifo_iarg_1_dout[53] = \<const0> ;
  assign ap_fifo_iarg_1_dout[52] = \<const0> ;
  assign ap_fifo_iarg_1_dout[51] = \<const0> ;
  assign ap_fifo_iarg_1_dout[50] = \<const0> ;
  assign ap_fifo_iarg_1_dout[49] = \<const0> ;
  assign ap_fifo_iarg_1_dout[48] = \<const0> ;
  assign ap_fifo_iarg_1_dout[47] = \<const0> ;
  assign ap_fifo_iarg_1_dout[46] = \<const0> ;
  assign ap_fifo_iarg_1_dout[45] = \<const0> ;
  assign ap_fifo_iarg_1_dout[44] = \<const0> ;
  assign ap_fifo_iarg_1_dout[43] = \<const0> ;
  assign ap_fifo_iarg_1_dout[42] = \<const0> ;
  assign ap_fifo_iarg_1_dout[41] = \<const0> ;
  assign ap_fifo_iarg_1_dout[40] = \<const0> ;
  assign ap_fifo_iarg_1_dout[39] = \<const0> ;
  assign ap_fifo_iarg_1_dout[38] = \<const0> ;
  assign ap_fifo_iarg_1_dout[37] = \<const0> ;
  assign ap_fifo_iarg_1_dout[36] = \<const0> ;
  assign ap_fifo_iarg_1_dout[35] = \<const0> ;
  assign ap_fifo_iarg_1_dout[34] = \<const0> ;
  assign ap_fifo_iarg_1_dout[33] = \<const0> ;
  assign ap_fifo_iarg_1_dout[32] = \<const0> ;
  assign ap_fifo_iarg_1_dout[31] = \<const0> ;
  assign ap_fifo_iarg_1_dout[30] = \<const0> ;
  assign ap_fifo_iarg_1_dout[29] = \<const0> ;
  assign ap_fifo_iarg_1_dout[28] = \<const0> ;
  assign ap_fifo_iarg_1_dout[27] = \<const0> ;
  assign ap_fifo_iarg_1_dout[26] = \<const0> ;
  assign ap_fifo_iarg_1_dout[25] = \<const0> ;
  assign ap_fifo_iarg_1_dout[24] = \<const0> ;
  assign ap_fifo_iarg_1_dout[23] = \<const0> ;
  assign ap_fifo_iarg_1_dout[22] = \<const0> ;
  assign ap_fifo_iarg_1_dout[21] = \<const0> ;
  assign ap_fifo_iarg_1_dout[20] = \<const0> ;
  assign ap_fifo_iarg_1_dout[19] = \<const0> ;
  assign ap_fifo_iarg_1_dout[18] = \<const0> ;
  assign ap_fifo_iarg_1_dout[17] = \<const0> ;
  assign ap_fifo_iarg_1_dout[16] = \<const0> ;
  assign ap_fifo_iarg_1_dout[15] = \<const0> ;
  assign ap_fifo_iarg_1_dout[14] = \<const0> ;
  assign ap_fifo_iarg_1_dout[13] = \<const0> ;
  assign ap_fifo_iarg_1_dout[12] = \<const0> ;
  assign ap_fifo_iarg_1_dout[11] = \<const0> ;
  assign ap_fifo_iarg_1_dout[10] = \<const0> ;
  assign ap_fifo_iarg_1_dout[9] = \<const0> ;
  assign ap_fifo_iarg_1_dout[8] = \<const0> ;
  assign ap_fifo_iarg_1_dout[7] = \<const0> ;
  assign ap_fifo_iarg_1_dout[6] = \<const0> ;
  assign ap_fifo_iarg_1_dout[5] = \<const0> ;
  assign ap_fifo_iarg_1_dout[4] = \<const0> ;
  assign ap_fifo_iarg_1_dout[3] = \<const0> ;
  assign ap_fifo_iarg_1_dout[2] = \<const0> ;
  assign ap_fifo_iarg_1_dout[1] = \<const0> ;
  assign ap_fifo_iarg_1_dout[0] = \<const0> ;
  assign ap_fifo_iarg_1_empty_n = \<const0> ;
  assign ap_fifo_iarg_3_dout[31] = \<const0> ;
  assign ap_fifo_iarg_3_dout[30] = \<const0> ;
  assign ap_fifo_iarg_3_dout[29] = \<const0> ;
  assign ap_fifo_iarg_3_dout[28] = \<const0> ;
  assign ap_fifo_iarg_3_dout[27] = \<const0> ;
  assign ap_fifo_iarg_3_dout[26] = \<const0> ;
  assign ap_fifo_iarg_3_dout[25] = \<const0> ;
  assign ap_fifo_iarg_3_dout[24] = \<const0> ;
  assign ap_fifo_iarg_3_dout[23] = \<const0> ;
  assign ap_fifo_iarg_3_dout[22] = \<const0> ;
  assign ap_fifo_iarg_3_dout[21] = \<const0> ;
  assign ap_fifo_iarg_3_dout[20] = \<const0> ;
  assign ap_fifo_iarg_3_dout[19] = \<const0> ;
  assign ap_fifo_iarg_3_dout[18] = \<const0> ;
  assign ap_fifo_iarg_3_dout[17] = \<const0> ;
  assign ap_fifo_iarg_3_dout[16] = \<const0> ;
  assign ap_fifo_iarg_3_dout[15] = \<const0> ;
  assign ap_fifo_iarg_3_dout[14] = \<const0> ;
  assign ap_fifo_iarg_3_dout[13] = \<const0> ;
  assign ap_fifo_iarg_3_dout[12] = \<const0> ;
  assign ap_fifo_iarg_3_dout[11] = \<const0> ;
  assign ap_fifo_iarg_3_dout[10] = \<const0> ;
  assign ap_fifo_iarg_3_dout[9] = \<const0> ;
  assign ap_fifo_iarg_3_dout[8] = \<const0> ;
  assign ap_fifo_iarg_3_dout[7] = \<const0> ;
  assign ap_fifo_iarg_3_dout[6] = \<const0> ;
  assign ap_fifo_iarg_3_dout[5] = \<const0> ;
  assign ap_fifo_iarg_3_dout[4] = \<const0> ;
  assign ap_fifo_iarg_3_dout[3] = \<const0> ;
  assign ap_fifo_iarg_3_dout[2] = \<const0> ;
  assign ap_fifo_iarg_3_dout[1] = \<const0> ;
  assign ap_fifo_iarg_3_dout[0] = \<const0> ;
  assign ap_fifo_iarg_3_empty_n = \<const0> ;
  assign ap_fifo_iarg_4_dout[31] = \<const0> ;
  assign ap_fifo_iarg_4_dout[30] = \<const0> ;
  assign ap_fifo_iarg_4_dout[29] = \<const0> ;
  assign ap_fifo_iarg_4_dout[28] = \<const0> ;
  assign ap_fifo_iarg_4_dout[27] = \<const0> ;
  assign ap_fifo_iarg_4_dout[26] = \<const0> ;
  assign ap_fifo_iarg_4_dout[25] = \<const0> ;
  assign ap_fifo_iarg_4_dout[24] = \<const0> ;
  assign ap_fifo_iarg_4_dout[23] = \<const0> ;
  assign ap_fifo_iarg_4_dout[22] = \<const0> ;
  assign ap_fifo_iarg_4_dout[21] = \<const0> ;
  assign ap_fifo_iarg_4_dout[20] = \<const0> ;
  assign ap_fifo_iarg_4_dout[19] = \<const0> ;
  assign ap_fifo_iarg_4_dout[18] = \<const0> ;
  assign ap_fifo_iarg_4_dout[17] = \<const0> ;
  assign ap_fifo_iarg_4_dout[16] = \<const0> ;
  assign ap_fifo_iarg_4_dout[15] = \<const0> ;
  assign ap_fifo_iarg_4_dout[14] = \<const0> ;
  assign ap_fifo_iarg_4_dout[13] = \<const0> ;
  assign ap_fifo_iarg_4_dout[12] = \<const0> ;
  assign ap_fifo_iarg_4_dout[11] = \<const0> ;
  assign ap_fifo_iarg_4_dout[10] = \<const0> ;
  assign ap_fifo_iarg_4_dout[9] = \<const0> ;
  assign ap_fifo_iarg_4_dout[8] = \<const0> ;
  assign ap_fifo_iarg_4_dout[7] = \<const0> ;
  assign ap_fifo_iarg_4_dout[6] = \<const0> ;
  assign ap_fifo_iarg_4_dout[5] = \<const0> ;
  assign ap_fifo_iarg_4_dout[4] = \<const0> ;
  assign ap_fifo_iarg_4_dout[3] = \<const0> ;
  assign ap_fifo_iarg_4_dout[2] = \<const0> ;
  assign ap_fifo_iarg_4_dout[1] = \<const0> ;
  assign ap_fifo_iarg_4_dout[0] = \<const0> ;
  assign ap_fifo_iarg_4_empty_n = \<const0> ;
  assign ap_fifo_iarg_5_dout[31] = \<const0> ;
  assign ap_fifo_iarg_5_dout[30] = \<const0> ;
  assign ap_fifo_iarg_5_dout[29] = \<const0> ;
  assign ap_fifo_iarg_5_dout[28] = \<const0> ;
  assign ap_fifo_iarg_5_dout[27] = \<const0> ;
  assign ap_fifo_iarg_5_dout[26] = \<const0> ;
  assign ap_fifo_iarg_5_dout[25] = \<const0> ;
  assign ap_fifo_iarg_5_dout[24] = \<const0> ;
  assign ap_fifo_iarg_5_dout[23] = \<const0> ;
  assign ap_fifo_iarg_5_dout[22] = \<const0> ;
  assign ap_fifo_iarg_5_dout[21] = \<const0> ;
  assign ap_fifo_iarg_5_dout[20] = \<const0> ;
  assign ap_fifo_iarg_5_dout[19] = \<const0> ;
  assign ap_fifo_iarg_5_dout[18] = \<const0> ;
  assign ap_fifo_iarg_5_dout[17] = \<const0> ;
  assign ap_fifo_iarg_5_dout[16] = \<const0> ;
  assign ap_fifo_iarg_5_dout[15] = \<const0> ;
  assign ap_fifo_iarg_5_dout[14] = \<const0> ;
  assign ap_fifo_iarg_5_dout[13] = \<const0> ;
  assign ap_fifo_iarg_5_dout[12] = \<const0> ;
  assign ap_fifo_iarg_5_dout[11] = \<const0> ;
  assign ap_fifo_iarg_5_dout[10] = \<const0> ;
  assign ap_fifo_iarg_5_dout[9] = \<const0> ;
  assign ap_fifo_iarg_5_dout[8] = \<const0> ;
  assign ap_fifo_iarg_5_dout[7] = \<const0> ;
  assign ap_fifo_iarg_5_dout[6] = \<const0> ;
  assign ap_fifo_iarg_5_dout[5] = \<const0> ;
  assign ap_fifo_iarg_5_dout[4] = \<const0> ;
  assign ap_fifo_iarg_5_dout[3] = \<const0> ;
  assign ap_fifo_iarg_5_dout[2] = \<const0> ;
  assign ap_fifo_iarg_5_dout[1] = \<const0> ;
  assign ap_fifo_iarg_5_dout[0] = \<const0> ;
  assign ap_fifo_iarg_5_empty_n = \<const0> ;
  assign ap_fifo_iarg_6_dout[31] = \<const0> ;
  assign ap_fifo_iarg_6_dout[30] = \<const0> ;
  assign ap_fifo_iarg_6_dout[29] = \<const0> ;
  assign ap_fifo_iarg_6_dout[28] = \<const0> ;
  assign ap_fifo_iarg_6_dout[27] = \<const0> ;
  assign ap_fifo_iarg_6_dout[26] = \<const0> ;
  assign ap_fifo_iarg_6_dout[25] = \<const0> ;
  assign ap_fifo_iarg_6_dout[24] = \<const0> ;
  assign ap_fifo_iarg_6_dout[23] = \<const0> ;
  assign ap_fifo_iarg_6_dout[22] = \<const0> ;
  assign ap_fifo_iarg_6_dout[21] = \<const0> ;
  assign ap_fifo_iarg_6_dout[20] = \<const0> ;
  assign ap_fifo_iarg_6_dout[19] = \<const0> ;
  assign ap_fifo_iarg_6_dout[18] = \<const0> ;
  assign ap_fifo_iarg_6_dout[17] = \<const0> ;
  assign ap_fifo_iarg_6_dout[16] = \<const0> ;
  assign ap_fifo_iarg_6_dout[15] = \<const0> ;
  assign ap_fifo_iarg_6_dout[14] = \<const0> ;
  assign ap_fifo_iarg_6_dout[13] = \<const0> ;
  assign ap_fifo_iarg_6_dout[12] = \<const0> ;
  assign ap_fifo_iarg_6_dout[11] = \<const0> ;
  assign ap_fifo_iarg_6_dout[10] = \<const0> ;
  assign ap_fifo_iarg_6_dout[9] = \<const0> ;
  assign ap_fifo_iarg_6_dout[8] = \<const0> ;
  assign ap_fifo_iarg_6_dout[7] = \<const0> ;
  assign ap_fifo_iarg_6_dout[6] = \<const0> ;
  assign ap_fifo_iarg_6_dout[5] = \<const0> ;
  assign ap_fifo_iarg_6_dout[4] = \<const0> ;
  assign ap_fifo_iarg_6_dout[3] = \<const0> ;
  assign ap_fifo_iarg_6_dout[2] = \<const0> ;
  assign ap_fifo_iarg_6_dout[1] = \<const0> ;
  assign ap_fifo_iarg_6_dout[0] = \<const0> ;
  assign ap_fifo_iarg_6_empty_n = \<const0> ;
  assign ap_fifo_iarg_7_dout[31] = \<const0> ;
  assign ap_fifo_iarg_7_dout[30] = \<const0> ;
  assign ap_fifo_iarg_7_dout[29] = \<const0> ;
  assign ap_fifo_iarg_7_dout[28] = \<const0> ;
  assign ap_fifo_iarg_7_dout[27] = \<const0> ;
  assign ap_fifo_iarg_7_dout[26] = \<const0> ;
  assign ap_fifo_iarg_7_dout[25] = \<const0> ;
  assign ap_fifo_iarg_7_dout[24] = \<const0> ;
  assign ap_fifo_iarg_7_dout[23] = \<const0> ;
  assign ap_fifo_iarg_7_dout[22] = \<const0> ;
  assign ap_fifo_iarg_7_dout[21] = \<const0> ;
  assign ap_fifo_iarg_7_dout[20] = \<const0> ;
  assign ap_fifo_iarg_7_dout[19] = \<const0> ;
  assign ap_fifo_iarg_7_dout[18] = \<const0> ;
  assign ap_fifo_iarg_7_dout[17] = \<const0> ;
  assign ap_fifo_iarg_7_dout[16] = \<const0> ;
  assign ap_fifo_iarg_7_dout[15] = \<const0> ;
  assign ap_fifo_iarg_7_dout[14] = \<const0> ;
  assign ap_fifo_iarg_7_dout[13] = \<const0> ;
  assign ap_fifo_iarg_7_dout[12] = \<const0> ;
  assign ap_fifo_iarg_7_dout[11] = \<const0> ;
  assign ap_fifo_iarg_7_dout[10] = \<const0> ;
  assign ap_fifo_iarg_7_dout[9] = \<const0> ;
  assign ap_fifo_iarg_7_dout[8] = \<const0> ;
  assign ap_fifo_iarg_7_dout[7] = \<const0> ;
  assign ap_fifo_iarg_7_dout[6] = \<const0> ;
  assign ap_fifo_iarg_7_dout[5] = \<const0> ;
  assign ap_fifo_iarg_7_dout[4] = \<const0> ;
  assign ap_fifo_iarg_7_dout[3] = \<const0> ;
  assign ap_fifo_iarg_7_dout[2] = \<const0> ;
  assign ap_fifo_iarg_7_dout[1] = \<const0> ;
  assign ap_fifo_iarg_7_dout[0] = \<const0> ;
  assign ap_fifo_iarg_7_empty_n = \<const0> ;
  assign ap_fifo_oarg_1_full_n = \<const0> ;
  assign ap_fifo_oarg_2_full_n = \<const0> ;
  assign ap_fifo_oarg_3_full_n = \<const0> ;
  assign ap_fifo_oarg_4_full_n = \<const0> ;
  assign ap_fifo_oarg_5_full_n = \<const0> ;
  assign ap_fifo_oarg_6_full_n = \<const0> ;
  assign ap_fifo_oarg_7_full_n = \<const0> ;
  assign ap_iarg_2_dout[63] = \<const0> ;
  assign ap_iarg_2_dout[62] = \<const0> ;
  assign ap_iarg_2_dout[61] = \<const0> ;
  assign ap_iarg_2_dout[60] = \<const0> ;
  assign ap_iarg_2_dout[59] = \<const0> ;
  assign ap_iarg_2_dout[58] = \<const0> ;
  assign ap_iarg_2_dout[57] = \<const0> ;
  assign ap_iarg_2_dout[56] = \<const0> ;
  assign ap_iarg_2_dout[55] = \<const0> ;
  assign ap_iarg_2_dout[54] = \<const0> ;
  assign ap_iarg_2_dout[53] = \<const0> ;
  assign ap_iarg_2_dout[52] = \<const0> ;
  assign ap_iarg_2_dout[51] = \<const0> ;
  assign ap_iarg_2_dout[50] = \<const0> ;
  assign ap_iarg_2_dout[49] = \<const0> ;
  assign ap_iarg_2_dout[48] = \<const0> ;
  assign ap_iarg_2_dout[47] = \<const0> ;
  assign ap_iarg_2_dout[46] = \<const0> ;
  assign ap_iarg_2_dout[45] = \<const0> ;
  assign ap_iarg_2_dout[44] = \<const0> ;
  assign ap_iarg_2_dout[43] = \<const0> ;
  assign ap_iarg_2_dout[42] = \<const0> ;
  assign ap_iarg_2_dout[41] = \<const0> ;
  assign ap_iarg_2_dout[40] = \<const0> ;
  assign ap_iarg_2_dout[39] = \<const0> ;
  assign ap_iarg_2_dout[38] = \<const0> ;
  assign ap_iarg_2_dout[37] = \<const0> ;
  assign ap_iarg_2_dout[36] = \<const0> ;
  assign ap_iarg_2_dout[35] = \<const0> ;
  assign ap_iarg_2_dout[34] = \<const0> ;
  assign ap_iarg_2_dout[33] = \<const0> ;
  assign ap_iarg_2_dout[32] = \<const0> ;
  assign ap_iarg_2_dout[31] = \<const0> ;
  assign ap_iarg_2_dout[30] = \<const0> ;
  assign ap_iarg_2_dout[29] = \<const0> ;
  assign ap_iarg_2_dout[28] = \<const0> ;
  assign ap_iarg_2_dout[27] = \<const0> ;
  assign ap_iarg_2_dout[26] = \<const0> ;
  assign ap_iarg_2_dout[25] = \<const0> ;
  assign ap_iarg_2_dout[24] = \<const0> ;
  assign ap_iarg_2_dout[23] = \<const0> ;
  assign ap_iarg_2_dout[22] = \<const0> ;
  assign ap_iarg_2_dout[21] = \<const0> ;
  assign ap_iarg_2_dout[20] = \<const0> ;
  assign ap_iarg_2_dout[19] = \<const0> ;
  assign ap_iarg_2_dout[18] = \<const0> ;
  assign ap_iarg_2_dout[17] = \<const0> ;
  assign ap_iarg_2_dout[16] = \<const0> ;
  assign ap_iarg_2_dout[15] = \<const0> ;
  assign ap_iarg_2_dout[14] = \<const0> ;
  assign ap_iarg_2_dout[13] = \<const0> ;
  assign ap_iarg_2_dout[12] = \<const0> ;
  assign ap_iarg_2_dout[11] = \<const0> ;
  assign ap_iarg_2_dout[10] = \<const0> ;
  assign ap_iarg_2_dout[9] = \<const0> ;
  assign ap_iarg_2_dout[8] = \<const0> ;
  assign ap_iarg_2_dout[7] = \<const0> ;
  assign ap_iarg_2_dout[6] = \<const0> ;
  assign ap_iarg_2_dout[5] = \<const0> ;
  assign ap_iarg_2_dout[4] = \<const0> ;
  assign ap_iarg_2_dout[3] = \<const0> ;
  assign ap_iarg_2_dout[2] = \<const0> ;
  assign ap_iarg_2_dout[1] = \<const0> ;
  assign ap_iarg_2_dout[0] = \<const0> ;
  assign ap_iarg_3_dout[31] = \<const0> ;
  assign ap_iarg_3_dout[30] = \<const0> ;
  assign ap_iarg_3_dout[29] = \<const0> ;
  assign ap_iarg_3_dout[28] = \<const0> ;
  assign ap_iarg_3_dout[27] = \<const0> ;
  assign ap_iarg_3_dout[26] = \<const0> ;
  assign ap_iarg_3_dout[25] = \<const0> ;
  assign ap_iarg_3_dout[24] = \<const0> ;
  assign ap_iarg_3_dout[23] = \<const0> ;
  assign ap_iarg_3_dout[22] = \<const0> ;
  assign ap_iarg_3_dout[21] = \<const0> ;
  assign ap_iarg_3_dout[20] = \<const0> ;
  assign ap_iarg_3_dout[19] = \<const0> ;
  assign ap_iarg_3_dout[18] = \<const0> ;
  assign ap_iarg_3_dout[17] = \<const0> ;
  assign ap_iarg_3_dout[16] = \<const0> ;
  assign ap_iarg_3_dout[15] = \<const0> ;
  assign ap_iarg_3_dout[14] = \<const0> ;
  assign ap_iarg_3_dout[13] = \<const0> ;
  assign ap_iarg_3_dout[12] = \<const0> ;
  assign ap_iarg_3_dout[11] = \<const0> ;
  assign ap_iarg_3_dout[10] = \<const0> ;
  assign ap_iarg_3_dout[9] = \<const0> ;
  assign ap_iarg_3_dout[8] = \<const0> ;
  assign ap_iarg_3_dout[7] = \<const0> ;
  assign ap_iarg_3_dout[6] = \<const0> ;
  assign ap_iarg_3_dout[5] = \<const0> ;
  assign ap_iarg_3_dout[4] = \<const0> ;
  assign ap_iarg_3_dout[3] = \<const0> ;
  assign ap_iarg_3_dout[2] = \<const0> ;
  assign ap_iarg_3_dout[1] = \<const0> ;
  assign ap_iarg_3_dout[0] = \<const0> ;
  assign ap_iarg_4_dout[31] = \<const0> ;
  assign ap_iarg_4_dout[30] = \<const0> ;
  assign ap_iarg_4_dout[29] = \<const0> ;
  assign ap_iarg_4_dout[28] = \<const0> ;
  assign ap_iarg_4_dout[27] = \<const0> ;
  assign ap_iarg_4_dout[26] = \<const0> ;
  assign ap_iarg_4_dout[25] = \<const0> ;
  assign ap_iarg_4_dout[24] = \<const0> ;
  assign ap_iarg_4_dout[23] = \<const0> ;
  assign ap_iarg_4_dout[22] = \<const0> ;
  assign ap_iarg_4_dout[21] = \<const0> ;
  assign ap_iarg_4_dout[20] = \<const0> ;
  assign ap_iarg_4_dout[19] = \<const0> ;
  assign ap_iarg_4_dout[18] = \<const0> ;
  assign ap_iarg_4_dout[17] = \<const0> ;
  assign ap_iarg_4_dout[16] = \<const0> ;
  assign ap_iarg_4_dout[15] = \<const0> ;
  assign ap_iarg_4_dout[14] = \<const0> ;
  assign ap_iarg_4_dout[13] = \<const0> ;
  assign ap_iarg_4_dout[12] = \<const0> ;
  assign ap_iarg_4_dout[11] = \<const0> ;
  assign ap_iarg_4_dout[10] = \<const0> ;
  assign ap_iarg_4_dout[9] = \<const0> ;
  assign ap_iarg_4_dout[8] = \<const0> ;
  assign ap_iarg_4_dout[7] = \<const0> ;
  assign ap_iarg_4_dout[6] = \<const0> ;
  assign ap_iarg_4_dout[5] = \<const0> ;
  assign ap_iarg_4_dout[4] = \<const0> ;
  assign ap_iarg_4_dout[3] = \<const0> ;
  assign ap_iarg_4_dout[2] = \<const0> ;
  assign ap_iarg_4_dout[1] = \<const0> ;
  assign ap_iarg_4_dout[0] = \<const0> ;
  assign ap_iarg_5_dout[31] = \<const0> ;
  assign ap_iarg_5_dout[30] = \<const0> ;
  assign ap_iarg_5_dout[29] = \<const0> ;
  assign ap_iarg_5_dout[28] = \<const0> ;
  assign ap_iarg_5_dout[27] = \<const0> ;
  assign ap_iarg_5_dout[26] = \<const0> ;
  assign ap_iarg_5_dout[25] = \<const0> ;
  assign ap_iarg_5_dout[24] = \<const0> ;
  assign ap_iarg_5_dout[23] = \<const0> ;
  assign ap_iarg_5_dout[22] = \<const0> ;
  assign ap_iarg_5_dout[21] = \<const0> ;
  assign ap_iarg_5_dout[20] = \<const0> ;
  assign ap_iarg_5_dout[19] = \<const0> ;
  assign ap_iarg_5_dout[18] = \<const0> ;
  assign ap_iarg_5_dout[17] = \<const0> ;
  assign ap_iarg_5_dout[16] = \<const0> ;
  assign ap_iarg_5_dout[15] = \<const0> ;
  assign ap_iarg_5_dout[14] = \<const0> ;
  assign ap_iarg_5_dout[13] = \<const0> ;
  assign ap_iarg_5_dout[12] = \<const0> ;
  assign ap_iarg_5_dout[11] = \<const0> ;
  assign ap_iarg_5_dout[10] = \<const0> ;
  assign ap_iarg_5_dout[9] = \<const0> ;
  assign ap_iarg_5_dout[8] = \<const0> ;
  assign ap_iarg_5_dout[7] = \<const0> ;
  assign ap_iarg_5_dout[6] = \<const0> ;
  assign ap_iarg_5_dout[5] = \<const0> ;
  assign ap_iarg_5_dout[4] = \<const0> ;
  assign ap_iarg_5_dout[3] = \<const0> ;
  assign ap_iarg_5_dout[2] = \<const0> ;
  assign ap_iarg_5_dout[1] = \<const0> ;
  assign ap_iarg_5_dout[0] = \<const0> ;
  assign ap_iarg_6_dout[31] = \<const0> ;
  assign ap_iarg_6_dout[30] = \<const0> ;
  assign ap_iarg_6_dout[29] = \<const0> ;
  assign ap_iarg_6_dout[28] = \<const0> ;
  assign ap_iarg_6_dout[27] = \<const0> ;
  assign ap_iarg_6_dout[26] = \<const0> ;
  assign ap_iarg_6_dout[25] = \<const0> ;
  assign ap_iarg_6_dout[24] = \<const0> ;
  assign ap_iarg_6_dout[23] = \<const0> ;
  assign ap_iarg_6_dout[22] = \<const0> ;
  assign ap_iarg_6_dout[21] = \<const0> ;
  assign ap_iarg_6_dout[20] = \<const0> ;
  assign ap_iarg_6_dout[19] = \<const0> ;
  assign ap_iarg_6_dout[18] = \<const0> ;
  assign ap_iarg_6_dout[17] = \<const0> ;
  assign ap_iarg_6_dout[16] = \<const0> ;
  assign ap_iarg_6_dout[15] = \<const0> ;
  assign ap_iarg_6_dout[14] = \<const0> ;
  assign ap_iarg_6_dout[13] = \<const0> ;
  assign ap_iarg_6_dout[12] = \<const0> ;
  assign ap_iarg_6_dout[11] = \<const0> ;
  assign ap_iarg_6_dout[10] = \<const0> ;
  assign ap_iarg_6_dout[9] = \<const0> ;
  assign ap_iarg_6_dout[8] = \<const0> ;
  assign ap_iarg_6_dout[7] = \<const0> ;
  assign ap_iarg_6_dout[6] = \<const0> ;
  assign ap_iarg_6_dout[5] = \<const0> ;
  assign ap_iarg_6_dout[4] = \<const0> ;
  assign ap_iarg_6_dout[3] = \<const0> ;
  assign ap_iarg_6_dout[2] = \<const0> ;
  assign ap_iarg_6_dout[1] = \<const0> ;
  assign ap_iarg_6_dout[0] = \<const0> ;
  assign ap_iarg_7_dout[31] = \<const0> ;
  assign ap_iarg_7_dout[30] = \<const0> ;
  assign ap_iarg_7_dout[29] = \<const0> ;
  assign ap_iarg_7_dout[28] = \<const0> ;
  assign ap_iarg_7_dout[27] = \<const0> ;
  assign ap_iarg_7_dout[26] = \<const0> ;
  assign ap_iarg_7_dout[25] = \<const0> ;
  assign ap_iarg_7_dout[24] = \<const0> ;
  assign ap_iarg_7_dout[23] = \<const0> ;
  assign ap_iarg_7_dout[22] = \<const0> ;
  assign ap_iarg_7_dout[21] = \<const0> ;
  assign ap_iarg_7_dout[20] = \<const0> ;
  assign ap_iarg_7_dout[19] = \<const0> ;
  assign ap_iarg_7_dout[18] = \<const0> ;
  assign ap_iarg_7_dout[17] = \<const0> ;
  assign ap_iarg_7_dout[16] = \<const0> ;
  assign ap_iarg_7_dout[15] = \<const0> ;
  assign ap_iarg_7_dout[14] = \<const0> ;
  assign ap_iarg_7_dout[13] = \<const0> ;
  assign ap_iarg_7_dout[12] = \<const0> ;
  assign ap_iarg_7_dout[11] = \<const0> ;
  assign ap_iarg_7_dout[10] = \<const0> ;
  assign ap_iarg_7_dout[9] = \<const0> ;
  assign ap_iarg_7_dout[8] = \<const0> ;
  assign ap_iarg_7_dout[7] = \<const0> ;
  assign ap_iarg_7_dout[6] = \<const0> ;
  assign ap_iarg_7_dout[5] = \<const0> ;
  assign ap_iarg_7_dout[4] = \<const0> ;
  assign ap_iarg_7_dout[3] = \<const0> ;
  assign ap_iarg_7_dout[2] = \<const0> ;
  assign ap_iarg_7_dout[1] = \<const0> ;
  assign ap_iarg_7_dout[0] = \<const0> ;
  assign ap_iscalar_0_dout[31] = \<const0> ;
  assign ap_iscalar_0_dout[30] = \<const0> ;
  assign ap_iscalar_0_dout[29] = \<const0> ;
  assign ap_iscalar_0_dout[28] = \<const0> ;
  assign ap_iscalar_0_dout[27] = \<const0> ;
  assign ap_iscalar_0_dout[26] = \<const0> ;
  assign ap_iscalar_0_dout[25] = \<const0> ;
  assign ap_iscalar_0_dout[24] = \<const0> ;
  assign ap_iscalar_0_dout[23] = \<const0> ;
  assign ap_iscalar_0_dout[22] = \<const0> ;
  assign ap_iscalar_0_dout[21] = \<const0> ;
  assign ap_iscalar_0_dout[20] = \<const0> ;
  assign ap_iscalar_0_dout[19] = \<const0> ;
  assign ap_iscalar_0_dout[18] = \<const0> ;
  assign ap_iscalar_0_dout[17] = \<const0> ;
  assign ap_iscalar_0_dout[16] = \<const0> ;
  assign ap_iscalar_0_dout[15] = \<const0> ;
  assign ap_iscalar_0_dout[14] = \<const0> ;
  assign ap_iscalar_0_dout[13] = \<const0> ;
  assign ap_iscalar_0_dout[12] = \<const0> ;
  assign ap_iscalar_0_dout[11] = \<const0> ;
  assign ap_iscalar_0_dout[10] = \<const0> ;
  assign ap_iscalar_0_dout[9] = \<const0> ;
  assign ap_iscalar_0_dout[8] = \<const0> ;
  assign ap_iscalar_0_dout[7] = \<const0> ;
  assign ap_iscalar_0_dout[6] = \<const0> ;
  assign ap_iscalar_0_dout[5] = \<const0> ;
  assign ap_iscalar_0_dout[4] = \<const0> ;
  assign ap_iscalar_0_dout[3] = \<const0> ;
  assign ap_iscalar_0_dout[2] = \<const0> ;
  assign ap_iscalar_0_dout[1] = \<const0> ;
  assign ap_iscalar_0_dout[0] = \<const0> ;
  assign ap_iscalar_0_vld = \<const0> ;
  assign ap_iscalar_10_dout[31] = \<const0> ;
  assign ap_iscalar_10_dout[30] = \<const0> ;
  assign ap_iscalar_10_dout[29] = \<const0> ;
  assign ap_iscalar_10_dout[28] = \<const0> ;
  assign ap_iscalar_10_dout[27] = \<const0> ;
  assign ap_iscalar_10_dout[26] = \<const0> ;
  assign ap_iscalar_10_dout[25] = \<const0> ;
  assign ap_iscalar_10_dout[24] = \<const0> ;
  assign ap_iscalar_10_dout[23] = \<const0> ;
  assign ap_iscalar_10_dout[22] = \<const0> ;
  assign ap_iscalar_10_dout[21] = \<const0> ;
  assign ap_iscalar_10_dout[20] = \<const0> ;
  assign ap_iscalar_10_dout[19] = \<const0> ;
  assign ap_iscalar_10_dout[18] = \<const0> ;
  assign ap_iscalar_10_dout[17] = \<const0> ;
  assign ap_iscalar_10_dout[16] = \<const0> ;
  assign ap_iscalar_10_dout[15] = \<const0> ;
  assign ap_iscalar_10_dout[14] = \<const0> ;
  assign ap_iscalar_10_dout[13] = \<const0> ;
  assign ap_iscalar_10_dout[12] = \<const0> ;
  assign ap_iscalar_10_dout[11] = \<const0> ;
  assign ap_iscalar_10_dout[10] = \<const0> ;
  assign ap_iscalar_10_dout[9] = \<const0> ;
  assign ap_iscalar_10_dout[8] = \<const0> ;
  assign ap_iscalar_10_dout[7] = \<const0> ;
  assign ap_iscalar_10_dout[6] = \<const0> ;
  assign ap_iscalar_10_dout[5] = \<const0> ;
  assign ap_iscalar_10_dout[4] = \<const0> ;
  assign ap_iscalar_10_dout[3] = \<const0> ;
  assign ap_iscalar_10_dout[2] = \<const0> ;
  assign ap_iscalar_10_dout[1] = \<const0> ;
  assign ap_iscalar_10_dout[0] = \<const0> ;
  assign ap_iscalar_10_vld = \<const0> ;
  assign ap_iscalar_11_dout[31] = \<const0> ;
  assign ap_iscalar_11_dout[30] = \<const0> ;
  assign ap_iscalar_11_dout[29] = \<const0> ;
  assign ap_iscalar_11_dout[28] = \<const0> ;
  assign ap_iscalar_11_dout[27] = \<const0> ;
  assign ap_iscalar_11_dout[26] = \<const0> ;
  assign ap_iscalar_11_dout[25] = \<const0> ;
  assign ap_iscalar_11_dout[24] = \<const0> ;
  assign ap_iscalar_11_dout[23] = \<const0> ;
  assign ap_iscalar_11_dout[22] = \<const0> ;
  assign ap_iscalar_11_dout[21] = \<const0> ;
  assign ap_iscalar_11_dout[20] = \<const0> ;
  assign ap_iscalar_11_dout[19] = \<const0> ;
  assign ap_iscalar_11_dout[18] = \<const0> ;
  assign ap_iscalar_11_dout[17] = \<const0> ;
  assign ap_iscalar_11_dout[16] = \<const0> ;
  assign ap_iscalar_11_dout[15] = \<const0> ;
  assign ap_iscalar_11_dout[14] = \<const0> ;
  assign ap_iscalar_11_dout[13] = \<const0> ;
  assign ap_iscalar_11_dout[12] = \<const0> ;
  assign ap_iscalar_11_dout[11] = \<const0> ;
  assign ap_iscalar_11_dout[10] = \<const0> ;
  assign ap_iscalar_11_dout[9] = \<const0> ;
  assign ap_iscalar_11_dout[8] = \<const0> ;
  assign ap_iscalar_11_dout[7] = \<const0> ;
  assign ap_iscalar_11_dout[6] = \<const0> ;
  assign ap_iscalar_11_dout[5] = \<const0> ;
  assign ap_iscalar_11_dout[4] = \<const0> ;
  assign ap_iscalar_11_dout[3] = \<const0> ;
  assign ap_iscalar_11_dout[2] = \<const0> ;
  assign ap_iscalar_11_dout[1] = \<const0> ;
  assign ap_iscalar_11_dout[0] = \<const0> ;
  assign ap_iscalar_11_vld = \<const0> ;
  assign ap_iscalar_12_dout[31] = \<const0> ;
  assign ap_iscalar_12_dout[30] = \<const0> ;
  assign ap_iscalar_12_dout[29] = \<const0> ;
  assign ap_iscalar_12_dout[28] = \<const0> ;
  assign ap_iscalar_12_dout[27] = \<const0> ;
  assign ap_iscalar_12_dout[26] = \<const0> ;
  assign ap_iscalar_12_dout[25] = \<const0> ;
  assign ap_iscalar_12_dout[24] = \<const0> ;
  assign ap_iscalar_12_dout[23] = \<const0> ;
  assign ap_iscalar_12_dout[22] = \<const0> ;
  assign ap_iscalar_12_dout[21] = \<const0> ;
  assign ap_iscalar_12_dout[20] = \<const0> ;
  assign ap_iscalar_12_dout[19] = \<const0> ;
  assign ap_iscalar_12_dout[18] = \<const0> ;
  assign ap_iscalar_12_dout[17] = \<const0> ;
  assign ap_iscalar_12_dout[16] = \<const0> ;
  assign ap_iscalar_12_dout[15] = \<const0> ;
  assign ap_iscalar_12_dout[14] = \<const0> ;
  assign ap_iscalar_12_dout[13] = \<const0> ;
  assign ap_iscalar_12_dout[12] = \<const0> ;
  assign ap_iscalar_12_dout[11] = \<const0> ;
  assign ap_iscalar_12_dout[10] = \<const0> ;
  assign ap_iscalar_12_dout[9] = \<const0> ;
  assign ap_iscalar_12_dout[8] = \<const0> ;
  assign ap_iscalar_12_dout[7] = \<const0> ;
  assign ap_iscalar_12_dout[6] = \<const0> ;
  assign ap_iscalar_12_dout[5] = \<const0> ;
  assign ap_iscalar_12_dout[4] = \<const0> ;
  assign ap_iscalar_12_dout[3] = \<const0> ;
  assign ap_iscalar_12_dout[2] = \<const0> ;
  assign ap_iscalar_12_dout[1] = \<const0> ;
  assign ap_iscalar_12_dout[0] = \<const0> ;
  assign ap_iscalar_12_vld = \<const0> ;
  assign ap_iscalar_13_dout[31] = \<const0> ;
  assign ap_iscalar_13_dout[30] = \<const0> ;
  assign ap_iscalar_13_dout[29] = \<const0> ;
  assign ap_iscalar_13_dout[28] = \<const0> ;
  assign ap_iscalar_13_dout[27] = \<const0> ;
  assign ap_iscalar_13_dout[26] = \<const0> ;
  assign ap_iscalar_13_dout[25] = \<const0> ;
  assign ap_iscalar_13_dout[24] = \<const0> ;
  assign ap_iscalar_13_dout[23] = \<const0> ;
  assign ap_iscalar_13_dout[22] = \<const0> ;
  assign ap_iscalar_13_dout[21] = \<const0> ;
  assign ap_iscalar_13_dout[20] = \<const0> ;
  assign ap_iscalar_13_dout[19] = \<const0> ;
  assign ap_iscalar_13_dout[18] = \<const0> ;
  assign ap_iscalar_13_dout[17] = \<const0> ;
  assign ap_iscalar_13_dout[16] = \<const0> ;
  assign ap_iscalar_13_dout[15] = \<const0> ;
  assign ap_iscalar_13_dout[14] = \<const0> ;
  assign ap_iscalar_13_dout[13] = \<const0> ;
  assign ap_iscalar_13_dout[12] = \<const0> ;
  assign ap_iscalar_13_dout[11] = \<const0> ;
  assign ap_iscalar_13_dout[10] = \<const0> ;
  assign ap_iscalar_13_dout[9] = \<const0> ;
  assign ap_iscalar_13_dout[8] = \<const0> ;
  assign ap_iscalar_13_dout[7] = \<const0> ;
  assign ap_iscalar_13_dout[6] = \<const0> ;
  assign ap_iscalar_13_dout[5] = \<const0> ;
  assign ap_iscalar_13_dout[4] = \<const0> ;
  assign ap_iscalar_13_dout[3] = \<const0> ;
  assign ap_iscalar_13_dout[2] = \<const0> ;
  assign ap_iscalar_13_dout[1] = \<const0> ;
  assign ap_iscalar_13_dout[0] = \<const0> ;
  assign ap_iscalar_13_vld = \<const0> ;
  assign ap_iscalar_14_dout[31] = \<const0> ;
  assign ap_iscalar_14_dout[30] = \<const0> ;
  assign ap_iscalar_14_dout[29] = \<const0> ;
  assign ap_iscalar_14_dout[28] = \<const0> ;
  assign ap_iscalar_14_dout[27] = \<const0> ;
  assign ap_iscalar_14_dout[26] = \<const0> ;
  assign ap_iscalar_14_dout[25] = \<const0> ;
  assign ap_iscalar_14_dout[24] = \<const0> ;
  assign ap_iscalar_14_dout[23] = \<const0> ;
  assign ap_iscalar_14_dout[22] = \<const0> ;
  assign ap_iscalar_14_dout[21] = \<const0> ;
  assign ap_iscalar_14_dout[20] = \<const0> ;
  assign ap_iscalar_14_dout[19] = \<const0> ;
  assign ap_iscalar_14_dout[18] = \<const0> ;
  assign ap_iscalar_14_dout[17] = \<const0> ;
  assign ap_iscalar_14_dout[16] = \<const0> ;
  assign ap_iscalar_14_dout[15] = \<const0> ;
  assign ap_iscalar_14_dout[14] = \<const0> ;
  assign ap_iscalar_14_dout[13] = \<const0> ;
  assign ap_iscalar_14_dout[12] = \<const0> ;
  assign ap_iscalar_14_dout[11] = \<const0> ;
  assign ap_iscalar_14_dout[10] = \<const0> ;
  assign ap_iscalar_14_dout[9] = \<const0> ;
  assign ap_iscalar_14_dout[8] = \<const0> ;
  assign ap_iscalar_14_dout[7] = \<const0> ;
  assign ap_iscalar_14_dout[6] = \<const0> ;
  assign ap_iscalar_14_dout[5] = \<const0> ;
  assign ap_iscalar_14_dout[4] = \<const0> ;
  assign ap_iscalar_14_dout[3] = \<const0> ;
  assign ap_iscalar_14_dout[2] = \<const0> ;
  assign ap_iscalar_14_dout[1] = \<const0> ;
  assign ap_iscalar_14_dout[0] = \<const0> ;
  assign ap_iscalar_14_vld = \<const0> ;
  assign ap_iscalar_15_dout[31] = \<const0> ;
  assign ap_iscalar_15_dout[30] = \<const0> ;
  assign ap_iscalar_15_dout[29] = \<const0> ;
  assign ap_iscalar_15_dout[28] = \<const0> ;
  assign ap_iscalar_15_dout[27] = \<const0> ;
  assign ap_iscalar_15_dout[26] = \<const0> ;
  assign ap_iscalar_15_dout[25] = \<const0> ;
  assign ap_iscalar_15_dout[24] = \<const0> ;
  assign ap_iscalar_15_dout[23] = \<const0> ;
  assign ap_iscalar_15_dout[22] = \<const0> ;
  assign ap_iscalar_15_dout[21] = \<const0> ;
  assign ap_iscalar_15_dout[20] = \<const0> ;
  assign ap_iscalar_15_dout[19] = \<const0> ;
  assign ap_iscalar_15_dout[18] = \<const0> ;
  assign ap_iscalar_15_dout[17] = \<const0> ;
  assign ap_iscalar_15_dout[16] = \<const0> ;
  assign ap_iscalar_15_dout[15] = \<const0> ;
  assign ap_iscalar_15_dout[14] = \<const0> ;
  assign ap_iscalar_15_dout[13] = \<const0> ;
  assign ap_iscalar_15_dout[12] = \<const0> ;
  assign ap_iscalar_15_dout[11] = \<const0> ;
  assign ap_iscalar_15_dout[10] = \<const0> ;
  assign ap_iscalar_15_dout[9] = \<const0> ;
  assign ap_iscalar_15_dout[8] = \<const0> ;
  assign ap_iscalar_15_dout[7] = \<const0> ;
  assign ap_iscalar_15_dout[6] = \<const0> ;
  assign ap_iscalar_15_dout[5] = \<const0> ;
  assign ap_iscalar_15_dout[4] = \<const0> ;
  assign ap_iscalar_15_dout[3] = \<const0> ;
  assign ap_iscalar_15_dout[2] = \<const0> ;
  assign ap_iscalar_15_dout[1] = \<const0> ;
  assign ap_iscalar_15_dout[0] = \<const0> ;
  assign ap_iscalar_15_vld = \<const0> ;
  assign ap_iscalar_1_dout[31] = \<const0> ;
  assign ap_iscalar_1_dout[30] = \<const0> ;
  assign ap_iscalar_1_dout[29] = \<const0> ;
  assign ap_iscalar_1_dout[28] = \<const0> ;
  assign ap_iscalar_1_dout[27] = \<const0> ;
  assign ap_iscalar_1_dout[26] = \<const0> ;
  assign ap_iscalar_1_dout[25] = \<const0> ;
  assign ap_iscalar_1_dout[24] = \<const0> ;
  assign ap_iscalar_1_dout[23] = \<const0> ;
  assign ap_iscalar_1_dout[22] = \<const0> ;
  assign ap_iscalar_1_dout[21] = \<const0> ;
  assign ap_iscalar_1_dout[20] = \<const0> ;
  assign ap_iscalar_1_dout[19] = \<const0> ;
  assign ap_iscalar_1_dout[18] = \<const0> ;
  assign ap_iscalar_1_dout[17] = \<const0> ;
  assign ap_iscalar_1_dout[16] = \<const0> ;
  assign ap_iscalar_1_dout[15] = \<const0> ;
  assign ap_iscalar_1_dout[14] = \<const0> ;
  assign ap_iscalar_1_dout[13] = \<const0> ;
  assign ap_iscalar_1_dout[12] = \<const0> ;
  assign ap_iscalar_1_dout[11] = \<const0> ;
  assign ap_iscalar_1_dout[10] = \<const0> ;
  assign ap_iscalar_1_dout[9] = \<const0> ;
  assign ap_iscalar_1_dout[8] = \<const0> ;
  assign ap_iscalar_1_dout[7] = \<const0> ;
  assign ap_iscalar_1_dout[6] = \<const0> ;
  assign ap_iscalar_1_dout[5] = \<const0> ;
  assign ap_iscalar_1_dout[4] = \<const0> ;
  assign ap_iscalar_1_dout[3] = \<const0> ;
  assign ap_iscalar_1_dout[2] = \<const0> ;
  assign ap_iscalar_1_dout[1] = \<const0> ;
  assign ap_iscalar_1_dout[0] = \<const0> ;
  assign ap_iscalar_1_vld = \<const0> ;
  assign ap_iscalar_2_dout[31] = \<const0> ;
  assign ap_iscalar_2_dout[30] = \<const0> ;
  assign ap_iscalar_2_dout[29] = \<const0> ;
  assign ap_iscalar_2_dout[28] = \<const0> ;
  assign ap_iscalar_2_dout[27] = \<const0> ;
  assign ap_iscalar_2_dout[26] = \<const0> ;
  assign ap_iscalar_2_dout[25] = \<const0> ;
  assign ap_iscalar_2_dout[24] = \<const0> ;
  assign ap_iscalar_2_dout[23] = \<const0> ;
  assign ap_iscalar_2_dout[22] = \<const0> ;
  assign ap_iscalar_2_dout[21] = \<const0> ;
  assign ap_iscalar_2_dout[20] = \<const0> ;
  assign ap_iscalar_2_dout[19] = \<const0> ;
  assign ap_iscalar_2_dout[18] = \<const0> ;
  assign ap_iscalar_2_dout[17] = \<const0> ;
  assign ap_iscalar_2_dout[16] = \<const0> ;
  assign ap_iscalar_2_dout[15] = \<const0> ;
  assign ap_iscalar_2_dout[14] = \<const0> ;
  assign ap_iscalar_2_dout[13] = \<const0> ;
  assign ap_iscalar_2_dout[12] = \<const0> ;
  assign ap_iscalar_2_dout[11] = \<const0> ;
  assign ap_iscalar_2_dout[10] = \<const0> ;
  assign ap_iscalar_2_dout[9] = \<const0> ;
  assign ap_iscalar_2_dout[8] = \<const0> ;
  assign ap_iscalar_2_dout[7] = \<const0> ;
  assign ap_iscalar_2_dout[6] = \<const0> ;
  assign ap_iscalar_2_dout[5] = \<const0> ;
  assign ap_iscalar_2_dout[4] = \<const0> ;
  assign ap_iscalar_2_dout[3] = \<const0> ;
  assign ap_iscalar_2_dout[2] = \<const0> ;
  assign ap_iscalar_2_dout[1] = \<const0> ;
  assign ap_iscalar_2_dout[0] = \<const0> ;
  assign ap_iscalar_2_vld = \<const0> ;
  assign ap_iscalar_3_dout[31] = \<const0> ;
  assign ap_iscalar_3_dout[30] = \<const0> ;
  assign ap_iscalar_3_dout[29] = \<const0> ;
  assign ap_iscalar_3_dout[28] = \<const0> ;
  assign ap_iscalar_3_dout[27] = \<const0> ;
  assign ap_iscalar_3_dout[26] = \<const0> ;
  assign ap_iscalar_3_dout[25] = \<const0> ;
  assign ap_iscalar_3_dout[24] = \<const0> ;
  assign ap_iscalar_3_dout[23] = \<const0> ;
  assign ap_iscalar_3_dout[22] = \<const0> ;
  assign ap_iscalar_3_dout[21] = \<const0> ;
  assign ap_iscalar_3_dout[20] = \<const0> ;
  assign ap_iscalar_3_dout[19] = \<const0> ;
  assign ap_iscalar_3_dout[18] = \<const0> ;
  assign ap_iscalar_3_dout[17] = \<const0> ;
  assign ap_iscalar_3_dout[16] = \<const0> ;
  assign ap_iscalar_3_dout[15] = \<const0> ;
  assign ap_iscalar_3_dout[14] = \<const0> ;
  assign ap_iscalar_3_dout[13] = \<const0> ;
  assign ap_iscalar_3_dout[12] = \<const0> ;
  assign ap_iscalar_3_dout[11] = \<const0> ;
  assign ap_iscalar_3_dout[10] = \<const0> ;
  assign ap_iscalar_3_dout[9] = \<const0> ;
  assign ap_iscalar_3_dout[8] = \<const0> ;
  assign ap_iscalar_3_dout[7] = \<const0> ;
  assign ap_iscalar_3_dout[6] = \<const0> ;
  assign ap_iscalar_3_dout[5] = \<const0> ;
  assign ap_iscalar_3_dout[4] = \<const0> ;
  assign ap_iscalar_3_dout[3] = \<const0> ;
  assign ap_iscalar_3_dout[2] = \<const0> ;
  assign ap_iscalar_3_dout[1] = \<const0> ;
  assign ap_iscalar_3_dout[0] = \<const0> ;
  assign ap_iscalar_3_vld = \<const0> ;
  assign ap_iscalar_4_dout[31] = \<const0> ;
  assign ap_iscalar_4_dout[30] = \<const0> ;
  assign ap_iscalar_4_dout[29] = \<const0> ;
  assign ap_iscalar_4_dout[28] = \<const0> ;
  assign ap_iscalar_4_dout[27] = \<const0> ;
  assign ap_iscalar_4_dout[26] = \<const0> ;
  assign ap_iscalar_4_dout[25] = \<const0> ;
  assign ap_iscalar_4_dout[24] = \<const0> ;
  assign ap_iscalar_4_dout[23] = \<const0> ;
  assign ap_iscalar_4_dout[22] = \<const0> ;
  assign ap_iscalar_4_dout[21] = \<const0> ;
  assign ap_iscalar_4_dout[20] = \<const0> ;
  assign ap_iscalar_4_dout[19] = \<const0> ;
  assign ap_iscalar_4_dout[18] = \<const0> ;
  assign ap_iscalar_4_dout[17] = \<const0> ;
  assign ap_iscalar_4_dout[16] = \<const0> ;
  assign ap_iscalar_4_dout[15] = \<const0> ;
  assign ap_iscalar_4_dout[14] = \<const0> ;
  assign ap_iscalar_4_dout[13] = \<const0> ;
  assign ap_iscalar_4_dout[12] = \<const0> ;
  assign ap_iscalar_4_dout[11] = \<const0> ;
  assign ap_iscalar_4_dout[10] = \<const0> ;
  assign ap_iscalar_4_dout[9] = \<const0> ;
  assign ap_iscalar_4_dout[8] = \<const0> ;
  assign ap_iscalar_4_dout[7] = \<const0> ;
  assign ap_iscalar_4_dout[6] = \<const0> ;
  assign ap_iscalar_4_dout[5] = \<const0> ;
  assign ap_iscalar_4_dout[4] = \<const0> ;
  assign ap_iscalar_4_dout[3] = \<const0> ;
  assign ap_iscalar_4_dout[2] = \<const0> ;
  assign ap_iscalar_4_dout[1] = \<const0> ;
  assign ap_iscalar_4_dout[0] = \<const0> ;
  assign ap_iscalar_4_vld = \<const0> ;
  assign ap_iscalar_5_dout[31] = \<const0> ;
  assign ap_iscalar_5_dout[30] = \<const0> ;
  assign ap_iscalar_5_dout[29] = \<const0> ;
  assign ap_iscalar_5_dout[28] = \<const0> ;
  assign ap_iscalar_5_dout[27] = \<const0> ;
  assign ap_iscalar_5_dout[26] = \<const0> ;
  assign ap_iscalar_5_dout[25] = \<const0> ;
  assign ap_iscalar_5_dout[24] = \<const0> ;
  assign ap_iscalar_5_dout[23] = \<const0> ;
  assign ap_iscalar_5_dout[22] = \<const0> ;
  assign ap_iscalar_5_dout[21] = \<const0> ;
  assign ap_iscalar_5_dout[20] = \<const0> ;
  assign ap_iscalar_5_dout[19] = \<const0> ;
  assign ap_iscalar_5_dout[18] = \<const0> ;
  assign ap_iscalar_5_dout[17] = \<const0> ;
  assign ap_iscalar_5_dout[16] = \<const0> ;
  assign ap_iscalar_5_dout[15] = \<const0> ;
  assign ap_iscalar_5_dout[14] = \<const0> ;
  assign ap_iscalar_5_dout[13] = \<const0> ;
  assign ap_iscalar_5_dout[12] = \<const0> ;
  assign ap_iscalar_5_dout[11] = \<const0> ;
  assign ap_iscalar_5_dout[10] = \<const0> ;
  assign ap_iscalar_5_dout[9] = \<const0> ;
  assign ap_iscalar_5_dout[8] = \<const0> ;
  assign ap_iscalar_5_dout[7] = \<const0> ;
  assign ap_iscalar_5_dout[6] = \<const0> ;
  assign ap_iscalar_5_dout[5] = \<const0> ;
  assign ap_iscalar_5_dout[4] = \<const0> ;
  assign ap_iscalar_5_dout[3] = \<const0> ;
  assign ap_iscalar_5_dout[2] = \<const0> ;
  assign ap_iscalar_5_dout[1] = \<const0> ;
  assign ap_iscalar_5_dout[0] = \<const0> ;
  assign ap_iscalar_5_vld = \<const0> ;
  assign ap_iscalar_6_dout[31] = \<const0> ;
  assign ap_iscalar_6_dout[30] = \<const0> ;
  assign ap_iscalar_6_dout[29] = \<const0> ;
  assign ap_iscalar_6_dout[28] = \<const0> ;
  assign ap_iscalar_6_dout[27] = \<const0> ;
  assign ap_iscalar_6_dout[26] = \<const0> ;
  assign ap_iscalar_6_dout[25] = \<const0> ;
  assign ap_iscalar_6_dout[24] = \<const0> ;
  assign ap_iscalar_6_dout[23] = \<const0> ;
  assign ap_iscalar_6_dout[22] = \<const0> ;
  assign ap_iscalar_6_dout[21] = \<const0> ;
  assign ap_iscalar_6_dout[20] = \<const0> ;
  assign ap_iscalar_6_dout[19] = \<const0> ;
  assign ap_iscalar_6_dout[18] = \<const0> ;
  assign ap_iscalar_6_dout[17] = \<const0> ;
  assign ap_iscalar_6_dout[16] = \<const0> ;
  assign ap_iscalar_6_dout[15] = \<const0> ;
  assign ap_iscalar_6_dout[14] = \<const0> ;
  assign ap_iscalar_6_dout[13] = \<const0> ;
  assign ap_iscalar_6_dout[12] = \<const0> ;
  assign ap_iscalar_6_dout[11] = \<const0> ;
  assign ap_iscalar_6_dout[10] = \<const0> ;
  assign ap_iscalar_6_dout[9] = \<const0> ;
  assign ap_iscalar_6_dout[8] = \<const0> ;
  assign ap_iscalar_6_dout[7] = \<const0> ;
  assign ap_iscalar_6_dout[6] = \<const0> ;
  assign ap_iscalar_6_dout[5] = \<const0> ;
  assign ap_iscalar_6_dout[4] = \<const0> ;
  assign ap_iscalar_6_dout[3] = \<const0> ;
  assign ap_iscalar_6_dout[2] = \<const0> ;
  assign ap_iscalar_6_dout[1] = \<const0> ;
  assign ap_iscalar_6_dout[0] = \<const0> ;
  assign ap_iscalar_6_vld = \<const0> ;
  assign ap_iscalar_7_dout[31] = \<const0> ;
  assign ap_iscalar_7_dout[30] = \<const0> ;
  assign ap_iscalar_7_dout[29] = \<const0> ;
  assign ap_iscalar_7_dout[28] = \<const0> ;
  assign ap_iscalar_7_dout[27] = \<const0> ;
  assign ap_iscalar_7_dout[26] = \<const0> ;
  assign ap_iscalar_7_dout[25] = \<const0> ;
  assign ap_iscalar_7_dout[24] = \<const0> ;
  assign ap_iscalar_7_dout[23] = \<const0> ;
  assign ap_iscalar_7_dout[22] = \<const0> ;
  assign ap_iscalar_7_dout[21] = \<const0> ;
  assign ap_iscalar_7_dout[20] = \<const0> ;
  assign ap_iscalar_7_dout[19] = \<const0> ;
  assign ap_iscalar_7_dout[18] = \<const0> ;
  assign ap_iscalar_7_dout[17] = \<const0> ;
  assign ap_iscalar_7_dout[16] = \<const0> ;
  assign ap_iscalar_7_dout[15] = \<const0> ;
  assign ap_iscalar_7_dout[14] = \<const0> ;
  assign ap_iscalar_7_dout[13] = \<const0> ;
  assign ap_iscalar_7_dout[12] = \<const0> ;
  assign ap_iscalar_7_dout[11] = \<const0> ;
  assign ap_iscalar_7_dout[10] = \<const0> ;
  assign ap_iscalar_7_dout[9] = \<const0> ;
  assign ap_iscalar_7_dout[8] = \<const0> ;
  assign ap_iscalar_7_dout[7] = \<const0> ;
  assign ap_iscalar_7_dout[6] = \<const0> ;
  assign ap_iscalar_7_dout[5] = \<const0> ;
  assign ap_iscalar_7_dout[4] = \<const0> ;
  assign ap_iscalar_7_dout[3] = \<const0> ;
  assign ap_iscalar_7_dout[2] = \<const0> ;
  assign ap_iscalar_7_dout[1] = \<const0> ;
  assign ap_iscalar_7_dout[0] = \<const0> ;
  assign ap_iscalar_7_vld = \<const0> ;
  assign ap_iscalar_8_dout[31] = \<const0> ;
  assign ap_iscalar_8_dout[30] = \<const0> ;
  assign ap_iscalar_8_dout[29] = \<const0> ;
  assign ap_iscalar_8_dout[28] = \<const0> ;
  assign ap_iscalar_8_dout[27] = \<const0> ;
  assign ap_iscalar_8_dout[26] = \<const0> ;
  assign ap_iscalar_8_dout[25] = \<const0> ;
  assign ap_iscalar_8_dout[24] = \<const0> ;
  assign ap_iscalar_8_dout[23] = \<const0> ;
  assign ap_iscalar_8_dout[22] = \<const0> ;
  assign ap_iscalar_8_dout[21] = \<const0> ;
  assign ap_iscalar_8_dout[20] = \<const0> ;
  assign ap_iscalar_8_dout[19] = \<const0> ;
  assign ap_iscalar_8_dout[18] = \<const0> ;
  assign ap_iscalar_8_dout[17] = \<const0> ;
  assign ap_iscalar_8_dout[16] = \<const0> ;
  assign ap_iscalar_8_dout[15] = \<const0> ;
  assign ap_iscalar_8_dout[14] = \<const0> ;
  assign ap_iscalar_8_dout[13] = \<const0> ;
  assign ap_iscalar_8_dout[12] = \<const0> ;
  assign ap_iscalar_8_dout[11] = \<const0> ;
  assign ap_iscalar_8_dout[10] = \<const0> ;
  assign ap_iscalar_8_dout[9] = \<const0> ;
  assign ap_iscalar_8_dout[8] = \<const0> ;
  assign ap_iscalar_8_dout[7] = \<const0> ;
  assign ap_iscalar_8_dout[6] = \<const0> ;
  assign ap_iscalar_8_dout[5] = \<const0> ;
  assign ap_iscalar_8_dout[4] = \<const0> ;
  assign ap_iscalar_8_dout[3] = \<const0> ;
  assign ap_iscalar_8_dout[2] = \<const0> ;
  assign ap_iscalar_8_dout[1] = \<const0> ;
  assign ap_iscalar_8_dout[0] = \<const0> ;
  assign ap_iscalar_8_vld = \<const0> ;
  assign ap_iscalar_9_dout[31] = \<const0> ;
  assign ap_iscalar_9_dout[30] = \<const0> ;
  assign ap_iscalar_9_dout[29] = \<const0> ;
  assign ap_iscalar_9_dout[28] = \<const0> ;
  assign ap_iscalar_9_dout[27] = \<const0> ;
  assign ap_iscalar_9_dout[26] = \<const0> ;
  assign ap_iscalar_9_dout[25] = \<const0> ;
  assign ap_iscalar_9_dout[24] = \<const0> ;
  assign ap_iscalar_9_dout[23] = \<const0> ;
  assign ap_iscalar_9_dout[22] = \<const0> ;
  assign ap_iscalar_9_dout[21] = \<const0> ;
  assign ap_iscalar_9_dout[20] = \<const0> ;
  assign ap_iscalar_9_dout[19] = \<const0> ;
  assign ap_iscalar_9_dout[18] = \<const0> ;
  assign ap_iscalar_9_dout[17] = \<const0> ;
  assign ap_iscalar_9_dout[16] = \<const0> ;
  assign ap_iscalar_9_dout[15] = \<const0> ;
  assign ap_iscalar_9_dout[14] = \<const0> ;
  assign ap_iscalar_9_dout[13] = \<const0> ;
  assign ap_iscalar_9_dout[12] = \<const0> ;
  assign ap_iscalar_9_dout[11] = \<const0> ;
  assign ap_iscalar_9_dout[10] = \<const0> ;
  assign ap_iscalar_9_dout[9] = \<const0> ;
  assign ap_iscalar_9_dout[8] = \<const0> ;
  assign ap_iscalar_9_dout[7] = \<const0> ;
  assign ap_iscalar_9_dout[6] = \<const0> ;
  assign ap_iscalar_9_dout[5] = \<const0> ;
  assign ap_iscalar_9_dout[4] = \<const0> ;
  assign ap_iscalar_9_dout[3] = \<const0> ;
  assign ap_iscalar_9_dout[2] = \<const0> ;
  assign ap_iscalar_9_dout[1] = \<const0> ;
  assign ap_iscalar_9_dout[0] = \<const0> ;
  assign ap_iscalar_9_vld = \<const0> ;
  assign ap_oarg_0_dout[63] = \<const0> ;
  assign ap_oarg_0_dout[62] = \<const0> ;
  assign ap_oarg_0_dout[61] = \<const0> ;
  assign ap_oarg_0_dout[60] = \<const0> ;
  assign ap_oarg_0_dout[59] = \<const0> ;
  assign ap_oarg_0_dout[58] = \<const0> ;
  assign ap_oarg_0_dout[57] = \<const0> ;
  assign ap_oarg_0_dout[56] = \<const0> ;
  assign ap_oarg_0_dout[55] = \<const0> ;
  assign ap_oarg_0_dout[54] = \<const0> ;
  assign ap_oarg_0_dout[53] = \<const0> ;
  assign ap_oarg_0_dout[52] = \<const0> ;
  assign ap_oarg_0_dout[51] = \<const0> ;
  assign ap_oarg_0_dout[50] = \<const0> ;
  assign ap_oarg_0_dout[49] = \<const0> ;
  assign ap_oarg_0_dout[48] = \<const0> ;
  assign ap_oarg_0_dout[47] = \<const0> ;
  assign ap_oarg_0_dout[46] = \<const0> ;
  assign ap_oarg_0_dout[45] = \<const0> ;
  assign ap_oarg_0_dout[44] = \<const0> ;
  assign ap_oarg_0_dout[43] = \<const0> ;
  assign ap_oarg_0_dout[42] = \<const0> ;
  assign ap_oarg_0_dout[41] = \<const0> ;
  assign ap_oarg_0_dout[40] = \<const0> ;
  assign ap_oarg_0_dout[39] = \<const0> ;
  assign ap_oarg_0_dout[38] = \<const0> ;
  assign ap_oarg_0_dout[37] = \<const0> ;
  assign ap_oarg_0_dout[36] = \<const0> ;
  assign ap_oarg_0_dout[35] = \<const0> ;
  assign ap_oarg_0_dout[34] = \<const0> ;
  assign ap_oarg_0_dout[33] = \<const0> ;
  assign ap_oarg_0_dout[32] = \<const0> ;
  assign ap_oarg_0_dout[31] = \<const0> ;
  assign ap_oarg_0_dout[30] = \<const0> ;
  assign ap_oarg_0_dout[29] = \<const0> ;
  assign ap_oarg_0_dout[28] = \<const0> ;
  assign ap_oarg_0_dout[27] = \<const0> ;
  assign ap_oarg_0_dout[26] = \<const0> ;
  assign ap_oarg_0_dout[25] = \<const0> ;
  assign ap_oarg_0_dout[24] = \<const0> ;
  assign ap_oarg_0_dout[23] = \<const0> ;
  assign ap_oarg_0_dout[22] = \<const0> ;
  assign ap_oarg_0_dout[21] = \<const0> ;
  assign ap_oarg_0_dout[20] = \<const0> ;
  assign ap_oarg_0_dout[19] = \<const0> ;
  assign ap_oarg_0_dout[18] = \<const0> ;
  assign ap_oarg_0_dout[17] = \<const0> ;
  assign ap_oarg_0_dout[16] = \<const0> ;
  assign ap_oarg_0_dout[15] = \<const0> ;
  assign ap_oarg_0_dout[14] = \<const0> ;
  assign ap_oarg_0_dout[13] = \<const0> ;
  assign ap_oarg_0_dout[12] = \<const0> ;
  assign ap_oarg_0_dout[11] = \<const0> ;
  assign ap_oarg_0_dout[10] = \<const0> ;
  assign ap_oarg_0_dout[9] = \<const0> ;
  assign ap_oarg_0_dout[8] = \<const0> ;
  assign ap_oarg_0_dout[7] = \<const0> ;
  assign ap_oarg_0_dout[6] = \<const0> ;
  assign ap_oarg_0_dout[5] = \<const0> ;
  assign ap_oarg_0_dout[4] = \<const0> ;
  assign ap_oarg_0_dout[3] = \<const0> ;
  assign ap_oarg_0_dout[2] = \<const0> ;
  assign ap_oarg_0_dout[1] = \<const0> ;
  assign ap_oarg_0_dout[0] = \<const0> ;
  assign ap_oarg_1_dout[31] = \<const0> ;
  assign ap_oarg_1_dout[30] = \<const0> ;
  assign ap_oarg_1_dout[29] = \<const0> ;
  assign ap_oarg_1_dout[28] = \<const0> ;
  assign ap_oarg_1_dout[27] = \<const0> ;
  assign ap_oarg_1_dout[26] = \<const0> ;
  assign ap_oarg_1_dout[25] = \<const0> ;
  assign ap_oarg_1_dout[24] = \<const0> ;
  assign ap_oarg_1_dout[23] = \<const0> ;
  assign ap_oarg_1_dout[22] = \<const0> ;
  assign ap_oarg_1_dout[21] = \<const0> ;
  assign ap_oarg_1_dout[20] = \<const0> ;
  assign ap_oarg_1_dout[19] = \<const0> ;
  assign ap_oarg_1_dout[18] = \<const0> ;
  assign ap_oarg_1_dout[17] = \<const0> ;
  assign ap_oarg_1_dout[16] = \<const0> ;
  assign ap_oarg_1_dout[15] = \<const0> ;
  assign ap_oarg_1_dout[14] = \<const0> ;
  assign ap_oarg_1_dout[13] = \<const0> ;
  assign ap_oarg_1_dout[12] = \<const0> ;
  assign ap_oarg_1_dout[11] = \<const0> ;
  assign ap_oarg_1_dout[10] = \<const0> ;
  assign ap_oarg_1_dout[9] = \<const0> ;
  assign ap_oarg_1_dout[8] = \<const0> ;
  assign ap_oarg_1_dout[7] = \<const0> ;
  assign ap_oarg_1_dout[6] = \<const0> ;
  assign ap_oarg_1_dout[5] = \<const0> ;
  assign ap_oarg_1_dout[4] = \<const0> ;
  assign ap_oarg_1_dout[3] = \<const0> ;
  assign ap_oarg_1_dout[2] = \<const0> ;
  assign ap_oarg_1_dout[1] = \<const0> ;
  assign ap_oarg_1_dout[0] = \<const0> ;
  assign ap_oarg_2_dout[31] = \<const0> ;
  assign ap_oarg_2_dout[30] = \<const0> ;
  assign ap_oarg_2_dout[29] = \<const0> ;
  assign ap_oarg_2_dout[28] = \<const0> ;
  assign ap_oarg_2_dout[27] = \<const0> ;
  assign ap_oarg_2_dout[26] = \<const0> ;
  assign ap_oarg_2_dout[25] = \<const0> ;
  assign ap_oarg_2_dout[24] = \<const0> ;
  assign ap_oarg_2_dout[23] = \<const0> ;
  assign ap_oarg_2_dout[22] = \<const0> ;
  assign ap_oarg_2_dout[21] = \<const0> ;
  assign ap_oarg_2_dout[20] = \<const0> ;
  assign ap_oarg_2_dout[19] = \<const0> ;
  assign ap_oarg_2_dout[18] = \<const0> ;
  assign ap_oarg_2_dout[17] = \<const0> ;
  assign ap_oarg_2_dout[16] = \<const0> ;
  assign ap_oarg_2_dout[15] = \<const0> ;
  assign ap_oarg_2_dout[14] = \<const0> ;
  assign ap_oarg_2_dout[13] = \<const0> ;
  assign ap_oarg_2_dout[12] = \<const0> ;
  assign ap_oarg_2_dout[11] = \<const0> ;
  assign ap_oarg_2_dout[10] = \<const0> ;
  assign ap_oarg_2_dout[9] = \<const0> ;
  assign ap_oarg_2_dout[8] = \<const0> ;
  assign ap_oarg_2_dout[7] = \<const0> ;
  assign ap_oarg_2_dout[6] = \<const0> ;
  assign ap_oarg_2_dout[5] = \<const0> ;
  assign ap_oarg_2_dout[4] = \<const0> ;
  assign ap_oarg_2_dout[3] = \<const0> ;
  assign ap_oarg_2_dout[2] = \<const0> ;
  assign ap_oarg_2_dout[1] = \<const0> ;
  assign ap_oarg_2_dout[0] = \<const0> ;
  assign ap_oarg_3_dout[31] = \<const0> ;
  assign ap_oarg_3_dout[30] = \<const0> ;
  assign ap_oarg_3_dout[29] = \<const0> ;
  assign ap_oarg_3_dout[28] = \<const0> ;
  assign ap_oarg_3_dout[27] = \<const0> ;
  assign ap_oarg_3_dout[26] = \<const0> ;
  assign ap_oarg_3_dout[25] = \<const0> ;
  assign ap_oarg_3_dout[24] = \<const0> ;
  assign ap_oarg_3_dout[23] = \<const0> ;
  assign ap_oarg_3_dout[22] = \<const0> ;
  assign ap_oarg_3_dout[21] = \<const0> ;
  assign ap_oarg_3_dout[20] = \<const0> ;
  assign ap_oarg_3_dout[19] = \<const0> ;
  assign ap_oarg_3_dout[18] = \<const0> ;
  assign ap_oarg_3_dout[17] = \<const0> ;
  assign ap_oarg_3_dout[16] = \<const0> ;
  assign ap_oarg_3_dout[15] = \<const0> ;
  assign ap_oarg_3_dout[14] = \<const0> ;
  assign ap_oarg_3_dout[13] = \<const0> ;
  assign ap_oarg_3_dout[12] = \<const0> ;
  assign ap_oarg_3_dout[11] = \<const0> ;
  assign ap_oarg_3_dout[10] = \<const0> ;
  assign ap_oarg_3_dout[9] = \<const0> ;
  assign ap_oarg_3_dout[8] = \<const0> ;
  assign ap_oarg_3_dout[7] = \<const0> ;
  assign ap_oarg_3_dout[6] = \<const0> ;
  assign ap_oarg_3_dout[5] = \<const0> ;
  assign ap_oarg_3_dout[4] = \<const0> ;
  assign ap_oarg_3_dout[3] = \<const0> ;
  assign ap_oarg_3_dout[2] = \<const0> ;
  assign ap_oarg_3_dout[1] = \<const0> ;
  assign ap_oarg_3_dout[0] = \<const0> ;
  assign ap_oarg_4_dout[31] = \<const0> ;
  assign ap_oarg_4_dout[30] = \<const0> ;
  assign ap_oarg_4_dout[29] = \<const0> ;
  assign ap_oarg_4_dout[28] = \<const0> ;
  assign ap_oarg_4_dout[27] = \<const0> ;
  assign ap_oarg_4_dout[26] = \<const0> ;
  assign ap_oarg_4_dout[25] = \<const0> ;
  assign ap_oarg_4_dout[24] = \<const0> ;
  assign ap_oarg_4_dout[23] = \<const0> ;
  assign ap_oarg_4_dout[22] = \<const0> ;
  assign ap_oarg_4_dout[21] = \<const0> ;
  assign ap_oarg_4_dout[20] = \<const0> ;
  assign ap_oarg_4_dout[19] = \<const0> ;
  assign ap_oarg_4_dout[18] = \<const0> ;
  assign ap_oarg_4_dout[17] = \<const0> ;
  assign ap_oarg_4_dout[16] = \<const0> ;
  assign ap_oarg_4_dout[15] = \<const0> ;
  assign ap_oarg_4_dout[14] = \<const0> ;
  assign ap_oarg_4_dout[13] = \<const0> ;
  assign ap_oarg_4_dout[12] = \<const0> ;
  assign ap_oarg_4_dout[11] = \<const0> ;
  assign ap_oarg_4_dout[10] = \<const0> ;
  assign ap_oarg_4_dout[9] = \<const0> ;
  assign ap_oarg_4_dout[8] = \<const0> ;
  assign ap_oarg_4_dout[7] = \<const0> ;
  assign ap_oarg_4_dout[6] = \<const0> ;
  assign ap_oarg_4_dout[5] = \<const0> ;
  assign ap_oarg_4_dout[4] = \<const0> ;
  assign ap_oarg_4_dout[3] = \<const0> ;
  assign ap_oarg_4_dout[2] = \<const0> ;
  assign ap_oarg_4_dout[1] = \<const0> ;
  assign ap_oarg_4_dout[0] = \<const0> ;
  assign ap_oarg_5_dout[31] = \<const0> ;
  assign ap_oarg_5_dout[30] = \<const0> ;
  assign ap_oarg_5_dout[29] = \<const0> ;
  assign ap_oarg_5_dout[28] = \<const0> ;
  assign ap_oarg_5_dout[27] = \<const0> ;
  assign ap_oarg_5_dout[26] = \<const0> ;
  assign ap_oarg_5_dout[25] = \<const0> ;
  assign ap_oarg_5_dout[24] = \<const0> ;
  assign ap_oarg_5_dout[23] = \<const0> ;
  assign ap_oarg_5_dout[22] = \<const0> ;
  assign ap_oarg_5_dout[21] = \<const0> ;
  assign ap_oarg_5_dout[20] = \<const0> ;
  assign ap_oarg_5_dout[19] = \<const0> ;
  assign ap_oarg_5_dout[18] = \<const0> ;
  assign ap_oarg_5_dout[17] = \<const0> ;
  assign ap_oarg_5_dout[16] = \<const0> ;
  assign ap_oarg_5_dout[15] = \<const0> ;
  assign ap_oarg_5_dout[14] = \<const0> ;
  assign ap_oarg_5_dout[13] = \<const0> ;
  assign ap_oarg_5_dout[12] = \<const0> ;
  assign ap_oarg_5_dout[11] = \<const0> ;
  assign ap_oarg_5_dout[10] = \<const0> ;
  assign ap_oarg_5_dout[9] = \<const0> ;
  assign ap_oarg_5_dout[8] = \<const0> ;
  assign ap_oarg_5_dout[7] = \<const0> ;
  assign ap_oarg_5_dout[6] = \<const0> ;
  assign ap_oarg_5_dout[5] = \<const0> ;
  assign ap_oarg_5_dout[4] = \<const0> ;
  assign ap_oarg_5_dout[3] = \<const0> ;
  assign ap_oarg_5_dout[2] = \<const0> ;
  assign ap_oarg_5_dout[1] = \<const0> ;
  assign ap_oarg_5_dout[0] = \<const0> ;
  assign ap_oarg_6_dout[31] = \<const0> ;
  assign ap_oarg_6_dout[30] = \<const0> ;
  assign ap_oarg_6_dout[29] = \<const0> ;
  assign ap_oarg_6_dout[28] = \<const0> ;
  assign ap_oarg_6_dout[27] = \<const0> ;
  assign ap_oarg_6_dout[26] = \<const0> ;
  assign ap_oarg_6_dout[25] = \<const0> ;
  assign ap_oarg_6_dout[24] = \<const0> ;
  assign ap_oarg_6_dout[23] = \<const0> ;
  assign ap_oarg_6_dout[22] = \<const0> ;
  assign ap_oarg_6_dout[21] = \<const0> ;
  assign ap_oarg_6_dout[20] = \<const0> ;
  assign ap_oarg_6_dout[19] = \<const0> ;
  assign ap_oarg_6_dout[18] = \<const0> ;
  assign ap_oarg_6_dout[17] = \<const0> ;
  assign ap_oarg_6_dout[16] = \<const0> ;
  assign ap_oarg_6_dout[15] = \<const0> ;
  assign ap_oarg_6_dout[14] = \<const0> ;
  assign ap_oarg_6_dout[13] = \<const0> ;
  assign ap_oarg_6_dout[12] = \<const0> ;
  assign ap_oarg_6_dout[11] = \<const0> ;
  assign ap_oarg_6_dout[10] = \<const0> ;
  assign ap_oarg_6_dout[9] = \<const0> ;
  assign ap_oarg_6_dout[8] = \<const0> ;
  assign ap_oarg_6_dout[7] = \<const0> ;
  assign ap_oarg_6_dout[6] = \<const0> ;
  assign ap_oarg_6_dout[5] = \<const0> ;
  assign ap_oarg_6_dout[4] = \<const0> ;
  assign ap_oarg_6_dout[3] = \<const0> ;
  assign ap_oarg_6_dout[2] = \<const0> ;
  assign ap_oarg_6_dout[1] = \<const0> ;
  assign ap_oarg_6_dout[0] = \<const0> ;
  assign ap_oarg_7_dout[31] = \<const0> ;
  assign ap_oarg_7_dout[30] = \<const0> ;
  assign ap_oarg_7_dout[29] = \<const0> ;
  assign ap_oarg_7_dout[28] = \<const0> ;
  assign ap_oarg_7_dout[27] = \<const0> ;
  assign ap_oarg_7_dout[26] = \<const0> ;
  assign ap_oarg_7_dout[25] = \<const0> ;
  assign ap_oarg_7_dout[24] = \<const0> ;
  assign ap_oarg_7_dout[23] = \<const0> ;
  assign ap_oarg_7_dout[22] = \<const0> ;
  assign ap_oarg_7_dout[21] = \<const0> ;
  assign ap_oarg_7_dout[20] = \<const0> ;
  assign ap_oarg_7_dout[19] = \<const0> ;
  assign ap_oarg_7_dout[18] = \<const0> ;
  assign ap_oarg_7_dout[17] = \<const0> ;
  assign ap_oarg_7_dout[16] = \<const0> ;
  assign ap_oarg_7_dout[15] = \<const0> ;
  assign ap_oarg_7_dout[14] = \<const0> ;
  assign ap_oarg_7_dout[13] = \<const0> ;
  assign ap_oarg_7_dout[12] = \<const0> ;
  assign ap_oarg_7_dout[11] = \<const0> ;
  assign ap_oarg_7_dout[10] = \<const0> ;
  assign ap_oarg_7_dout[9] = \<const0> ;
  assign ap_oarg_7_dout[8] = \<const0> ;
  assign ap_oarg_7_dout[7] = \<const0> ;
  assign ap_oarg_7_dout[6] = \<const0> ;
  assign ap_oarg_7_dout[5] = \<const0> ;
  assign ap_oarg_7_dout[4] = \<const0> ;
  assign ap_oarg_7_dout[3] = \<const0> ;
  assign ap_oarg_7_dout[2] = \<const0> ;
  assign ap_oarg_7_dout[1] = \<const0> ;
  assign ap_oarg_7_dout[0] = \<const0> ;
  assign ap_oscalar_0_ack = \<const0> ;
  assign ap_oscalar_10_ack = \<const0> ;
  assign ap_oscalar_11_ack = \<const0> ;
  assign ap_oscalar_12_ack = \<const0> ;
  assign ap_oscalar_13_ack = \<const0> ;
  assign ap_oscalar_14_ack = \<const0> ;
  assign ap_oscalar_15_ack = \<const0> ;
  assign ap_oscalar_1_ack = \<const0> ;
  assign ap_oscalar_2_ack = \<const0> ;
  assign ap_oscalar_3_ack = \<const0> ;
  assign ap_oscalar_4_ack = \<const0> ;
  assign ap_oscalar_5_ack = \<const0> ;
  assign ap_oscalar_6_ack = \<const0> ;
  assign ap_oscalar_7_ack = \<const0> ;
  assign ap_oscalar_8_ack = \<const0> ;
  assign ap_oscalar_9_ack = \<const0> ;
  assign m_axis_0_tid[3] = \<const0> ;
  assign m_axis_0_tid[2] = \<const0> ;
  assign m_axis_0_tid[1] = \<const0> ;
  assign m_axis_0_tid[0] = \<const0> ;
  assign m_axis_0_tkeep[7] = \<const1> ;
  assign m_axis_0_tkeep[6] = \<const1> ;
  assign m_axis_0_tkeep[5] = \<const1> ;
  assign m_axis_0_tkeep[4] = \<const1> ;
  assign m_axis_0_tkeep[3] = \<const1> ;
  assign m_axis_0_tkeep[2] = \<const1> ;
  assign m_axis_0_tkeep[1] = \<const1> ;
  assign m_axis_0_tkeep[0] = \<const1> ;
  assign m_axis_0_tstrb[7] = \<const0> ;
  assign m_axis_0_tstrb[6] = \<const0> ;
  assign m_axis_0_tstrb[5] = \<const0> ;
  assign m_axis_0_tstrb[4] = \<const0> ;
  assign m_axis_0_tstrb[3] = \<const0> ;
  assign m_axis_0_tstrb[2] = \<const0> ;
  assign m_axis_0_tstrb[1] = \<const0> ;
  assign m_axis_0_tstrb[0] = \<const0> ;
  assign m_axis_0_tuser[7] = \<const0> ;
  assign m_axis_0_tuser[6] = \<const0> ;
  assign m_axis_0_tuser[5] = \<const0> ;
  assign m_axis_0_tuser[4] = \<const0> ;
  assign m_axis_0_tuser[3] = \<const0> ;
  assign m_axis_0_tuser[2] = \<const0> ;
  assign m_axis_0_tuser[1] = \<const0> ;
  assign m_axis_0_tuser[0] = \<const0> ;
  assign m_axis_1_tdata[63] = \<const0> ;
  assign m_axis_1_tdata[62] = \<const0> ;
  assign m_axis_1_tdata[61] = \<const0> ;
  assign m_axis_1_tdata[60] = \<const0> ;
  assign m_axis_1_tdata[59] = \<const0> ;
  assign m_axis_1_tdata[58] = \<const0> ;
  assign m_axis_1_tdata[57] = \<const0> ;
  assign m_axis_1_tdata[56] = \<const0> ;
  assign m_axis_1_tdata[55] = \<const0> ;
  assign m_axis_1_tdata[54] = \<const0> ;
  assign m_axis_1_tdata[53] = \<const0> ;
  assign m_axis_1_tdata[52] = \<const0> ;
  assign m_axis_1_tdata[51] = \<const0> ;
  assign m_axis_1_tdata[50] = \<const0> ;
  assign m_axis_1_tdata[49] = \<const0> ;
  assign m_axis_1_tdata[48] = \<const0> ;
  assign m_axis_1_tdata[47] = \<const0> ;
  assign m_axis_1_tdata[46] = \<const0> ;
  assign m_axis_1_tdata[45] = \<const0> ;
  assign m_axis_1_tdata[44] = \<const0> ;
  assign m_axis_1_tdata[43] = \<const0> ;
  assign m_axis_1_tdata[42] = \<const0> ;
  assign m_axis_1_tdata[41] = \<const0> ;
  assign m_axis_1_tdata[40] = \<const0> ;
  assign m_axis_1_tdata[39] = \<const0> ;
  assign m_axis_1_tdata[38] = \<const0> ;
  assign m_axis_1_tdata[37] = \<const0> ;
  assign m_axis_1_tdata[36] = \<const0> ;
  assign m_axis_1_tdata[35] = \<const0> ;
  assign m_axis_1_tdata[34] = \<const0> ;
  assign m_axis_1_tdata[33] = \<const0> ;
  assign m_axis_1_tdata[32] = \<const0> ;
  assign m_axis_1_tdata[31] = \<const0> ;
  assign m_axis_1_tdata[30] = \<const0> ;
  assign m_axis_1_tdata[29] = \<const0> ;
  assign m_axis_1_tdata[28] = \<const0> ;
  assign m_axis_1_tdata[27] = \<const0> ;
  assign m_axis_1_tdata[26] = \<const0> ;
  assign m_axis_1_tdata[25] = \<const0> ;
  assign m_axis_1_tdata[24] = \<const0> ;
  assign m_axis_1_tdata[23] = \<const0> ;
  assign m_axis_1_tdata[22] = \<const0> ;
  assign m_axis_1_tdata[21] = \<const0> ;
  assign m_axis_1_tdata[20] = \<const0> ;
  assign m_axis_1_tdata[19] = \<const0> ;
  assign m_axis_1_tdata[18] = \<const0> ;
  assign m_axis_1_tdata[17] = \<const0> ;
  assign m_axis_1_tdata[16] = \<const0> ;
  assign m_axis_1_tdata[15] = \<const0> ;
  assign m_axis_1_tdata[14] = \<const0> ;
  assign m_axis_1_tdata[13] = \<const0> ;
  assign m_axis_1_tdata[12] = \<const0> ;
  assign m_axis_1_tdata[11] = \<const0> ;
  assign m_axis_1_tdata[10] = \<const0> ;
  assign m_axis_1_tdata[9] = \<const0> ;
  assign m_axis_1_tdata[8] = \<const0> ;
  assign m_axis_1_tdata[7] = \<const0> ;
  assign m_axis_1_tdata[6] = \<const0> ;
  assign m_axis_1_tdata[5] = \<const0> ;
  assign m_axis_1_tdata[4] = \<const0> ;
  assign m_axis_1_tdata[3] = \<const0> ;
  assign m_axis_1_tdata[2] = \<const0> ;
  assign m_axis_1_tdata[1] = \<const0> ;
  assign m_axis_1_tdata[0] = \<const0> ;
  assign m_axis_1_tdest[3] = \<const0> ;
  assign m_axis_1_tdest[2] = \<const0> ;
  assign m_axis_1_tdest[1] = \<const0> ;
  assign m_axis_1_tdest[0] = \<const0> ;
  assign m_axis_1_tid[3] = \<const0> ;
  assign m_axis_1_tid[2] = \<const0> ;
  assign m_axis_1_tid[1] = \<const0> ;
  assign m_axis_1_tid[0] = \<const0> ;
  assign m_axis_1_tkeep[7] = \<const0> ;
  assign m_axis_1_tkeep[6] = \<const0> ;
  assign m_axis_1_tkeep[5] = \<const0> ;
  assign m_axis_1_tkeep[4] = \<const0> ;
  assign m_axis_1_tkeep[3] = \<const0> ;
  assign m_axis_1_tkeep[2] = \<const0> ;
  assign m_axis_1_tkeep[1] = \<const0> ;
  assign m_axis_1_tkeep[0] = \<const0> ;
  assign m_axis_1_tlast = \<const0> ;
  assign m_axis_1_tstrb[7] = \<const0> ;
  assign m_axis_1_tstrb[6] = \<const0> ;
  assign m_axis_1_tstrb[5] = \<const0> ;
  assign m_axis_1_tstrb[4] = \<const0> ;
  assign m_axis_1_tstrb[3] = \<const0> ;
  assign m_axis_1_tstrb[2] = \<const0> ;
  assign m_axis_1_tstrb[1] = \<const0> ;
  assign m_axis_1_tstrb[0] = \<const0> ;
  assign m_axis_1_tuser[7] = \<const0> ;
  assign m_axis_1_tuser[6] = \<const0> ;
  assign m_axis_1_tuser[5] = \<const0> ;
  assign m_axis_1_tuser[4] = \<const0> ;
  assign m_axis_1_tuser[3] = \<const0> ;
  assign m_axis_1_tuser[2] = \<const0> ;
  assign m_axis_1_tuser[1] = \<const0> ;
  assign m_axis_1_tuser[0] = \<const0> ;
  assign m_axis_1_tvalid = \<const0> ;
  assign m_axis_2_tdata[63] = \<const0> ;
  assign m_axis_2_tdata[62] = \<const0> ;
  assign m_axis_2_tdata[61] = \<const0> ;
  assign m_axis_2_tdata[60] = \<const0> ;
  assign m_axis_2_tdata[59] = \<const0> ;
  assign m_axis_2_tdata[58] = \<const0> ;
  assign m_axis_2_tdata[57] = \<const0> ;
  assign m_axis_2_tdata[56] = \<const0> ;
  assign m_axis_2_tdata[55] = \<const0> ;
  assign m_axis_2_tdata[54] = \<const0> ;
  assign m_axis_2_tdata[53] = \<const0> ;
  assign m_axis_2_tdata[52] = \<const0> ;
  assign m_axis_2_tdata[51] = \<const0> ;
  assign m_axis_2_tdata[50] = \<const0> ;
  assign m_axis_2_tdata[49] = \<const0> ;
  assign m_axis_2_tdata[48] = \<const0> ;
  assign m_axis_2_tdata[47] = \<const0> ;
  assign m_axis_2_tdata[46] = \<const0> ;
  assign m_axis_2_tdata[45] = \<const0> ;
  assign m_axis_2_tdata[44] = \<const0> ;
  assign m_axis_2_tdata[43] = \<const0> ;
  assign m_axis_2_tdata[42] = \<const0> ;
  assign m_axis_2_tdata[41] = \<const0> ;
  assign m_axis_2_tdata[40] = \<const0> ;
  assign m_axis_2_tdata[39] = \<const0> ;
  assign m_axis_2_tdata[38] = \<const0> ;
  assign m_axis_2_tdata[37] = \<const0> ;
  assign m_axis_2_tdata[36] = \<const0> ;
  assign m_axis_2_tdata[35] = \<const0> ;
  assign m_axis_2_tdata[34] = \<const0> ;
  assign m_axis_2_tdata[33] = \<const0> ;
  assign m_axis_2_tdata[32] = \<const0> ;
  assign m_axis_2_tdata[31] = \<const0> ;
  assign m_axis_2_tdata[30] = \<const0> ;
  assign m_axis_2_tdata[29] = \<const0> ;
  assign m_axis_2_tdata[28] = \<const0> ;
  assign m_axis_2_tdata[27] = \<const0> ;
  assign m_axis_2_tdata[26] = \<const0> ;
  assign m_axis_2_tdata[25] = \<const0> ;
  assign m_axis_2_tdata[24] = \<const0> ;
  assign m_axis_2_tdata[23] = \<const0> ;
  assign m_axis_2_tdata[22] = \<const0> ;
  assign m_axis_2_tdata[21] = \<const0> ;
  assign m_axis_2_tdata[20] = \<const0> ;
  assign m_axis_2_tdata[19] = \<const0> ;
  assign m_axis_2_tdata[18] = \<const0> ;
  assign m_axis_2_tdata[17] = \<const0> ;
  assign m_axis_2_tdata[16] = \<const0> ;
  assign m_axis_2_tdata[15] = \<const0> ;
  assign m_axis_2_tdata[14] = \<const0> ;
  assign m_axis_2_tdata[13] = \<const0> ;
  assign m_axis_2_tdata[12] = \<const0> ;
  assign m_axis_2_tdata[11] = \<const0> ;
  assign m_axis_2_tdata[10] = \<const0> ;
  assign m_axis_2_tdata[9] = \<const0> ;
  assign m_axis_2_tdata[8] = \<const0> ;
  assign m_axis_2_tdata[7] = \<const0> ;
  assign m_axis_2_tdata[6] = \<const0> ;
  assign m_axis_2_tdata[5] = \<const0> ;
  assign m_axis_2_tdata[4] = \<const0> ;
  assign m_axis_2_tdata[3] = \<const0> ;
  assign m_axis_2_tdata[2] = \<const0> ;
  assign m_axis_2_tdata[1] = \<const0> ;
  assign m_axis_2_tdata[0] = \<const0> ;
  assign m_axis_2_tdest[3] = \<const0> ;
  assign m_axis_2_tdest[2] = \<const0> ;
  assign m_axis_2_tdest[1] = \<const0> ;
  assign m_axis_2_tdest[0] = \<const0> ;
  assign m_axis_2_tid[3] = \<const0> ;
  assign m_axis_2_tid[2] = \<const0> ;
  assign m_axis_2_tid[1] = \<const0> ;
  assign m_axis_2_tid[0] = \<const0> ;
  assign m_axis_2_tkeep[7] = \<const0> ;
  assign m_axis_2_tkeep[6] = \<const0> ;
  assign m_axis_2_tkeep[5] = \<const0> ;
  assign m_axis_2_tkeep[4] = \<const0> ;
  assign m_axis_2_tkeep[3] = \<const0> ;
  assign m_axis_2_tkeep[2] = \<const0> ;
  assign m_axis_2_tkeep[1] = \<const0> ;
  assign m_axis_2_tkeep[0] = \<const0> ;
  assign m_axis_2_tlast = \<const0> ;
  assign m_axis_2_tstrb[7] = \<const0> ;
  assign m_axis_2_tstrb[6] = \<const0> ;
  assign m_axis_2_tstrb[5] = \<const0> ;
  assign m_axis_2_tstrb[4] = \<const0> ;
  assign m_axis_2_tstrb[3] = \<const0> ;
  assign m_axis_2_tstrb[2] = \<const0> ;
  assign m_axis_2_tstrb[1] = \<const0> ;
  assign m_axis_2_tstrb[0] = \<const0> ;
  assign m_axis_2_tuser[7] = \<const0> ;
  assign m_axis_2_tuser[6] = \<const0> ;
  assign m_axis_2_tuser[5] = \<const0> ;
  assign m_axis_2_tuser[4] = \<const0> ;
  assign m_axis_2_tuser[3] = \<const0> ;
  assign m_axis_2_tuser[2] = \<const0> ;
  assign m_axis_2_tuser[1] = \<const0> ;
  assign m_axis_2_tuser[0] = \<const0> ;
  assign m_axis_2_tvalid = \<const0> ;
  assign m_axis_3_tdata[63] = \<const0> ;
  assign m_axis_3_tdata[62] = \<const0> ;
  assign m_axis_3_tdata[61] = \<const0> ;
  assign m_axis_3_tdata[60] = \<const0> ;
  assign m_axis_3_tdata[59] = \<const0> ;
  assign m_axis_3_tdata[58] = \<const0> ;
  assign m_axis_3_tdata[57] = \<const0> ;
  assign m_axis_3_tdata[56] = \<const0> ;
  assign m_axis_3_tdata[55] = \<const0> ;
  assign m_axis_3_tdata[54] = \<const0> ;
  assign m_axis_3_tdata[53] = \<const0> ;
  assign m_axis_3_tdata[52] = \<const0> ;
  assign m_axis_3_tdata[51] = \<const0> ;
  assign m_axis_3_tdata[50] = \<const0> ;
  assign m_axis_3_tdata[49] = \<const0> ;
  assign m_axis_3_tdata[48] = \<const0> ;
  assign m_axis_3_tdata[47] = \<const0> ;
  assign m_axis_3_tdata[46] = \<const0> ;
  assign m_axis_3_tdata[45] = \<const0> ;
  assign m_axis_3_tdata[44] = \<const0> ;
  assign m_axis_3_tdata[43] = \<const0> ;
  assign m_axis_3_tdata[42] = \<const0> ;
  assign m_axis_3_tdata[41] = \<const0> ;
  assign m_axis_3_tdata[40] = \<const0> ;
  assign m_axis_3_tdata[39] = \<const0> ;
  assign m_axis_3_tdata[38] = \<const0> ;
  assign m_axis_3_tdata[37] = \<const0> ;
  assign m_axis_3_tdata[36] = \<const0> ;
  assign m_axis_3_tdata[35] = \<const0> ;
  assign m_axis_3_tdata[34] = \<const0> ;
  assign m_axis_3_tdata[33] = \<const0> ;
  assign m_axis_3_tdata[32] = \<const0> ;
  assign m_axis_3_tdata[31] = \<const0> ;
  assign m_axis_3_tdata[30] = \<const0> ;
  assign m_axis_3_tdata[29] = \<const0> ;
  assign m_axis_3_tdata[28] = \<const0> ;
  assign m_axis_3_tdata[27] = \<const0> ;
  assign m_axis_3_tdata[26] = \<const0> ;
  assign m_axis_3_tdata[25] = \<const0> ;
  assign m_axis_3_tdata[24] = \<const0> ;
  assign m_axis_3_tdata[23] = \<const0> ;
  assign m_axis_3_tdata[22] = \<const0> ;
  assign m_axis_3_tdata[21] = \<const0> ;
  assign m_axis_3_tdata[20] = \<const0> ;
  assign m_axis_3_tdata[19] = \<const0> ;
  assign m_axis_3_tdata[18] = \<const0> ;
  assign m_axis_3_tdata[17] = \<const0> ;
  assign m_axis_3_tdata[16] = \<const0> ;
  assign m_axis_3_tdata[15] = \<const0> ;
  assign m_axis_3_tdata[14] = \<const0> ;
  assign m_axis_3_tdata[13] = \<const0> ;
  assign m_axis_3_tdata[12] = \<const0> ;
  assign m_axis_3_tdata[11] = \<const0> ;
  assign m_axis_3_tdata[10] = \<const0> ;
  assign m_axis_3_tdata[9] = \<const0> ;
  assign m_axis_3_tdata[8] = \<const0> ;
  assign m_axis_3_tdata[7] = \<const0> ;
  assign m_axis_3_tdata[6] = \<const0> ;
  assign m_axis_3_tdata[5] = \<const0> ;
  assign m_axis_3_tdata[4] = \<const0> ;
  assign m_axis_3_tdata[3] = \<const0> ;
  assign m_axis_3_tdata[2] = \<const0> ;
  assign m_axis_3_tdata[1] = \<const0> ;
  assign m_axis_3_tdata[0] = \<const0> ;
  assign m_axis_3_tdest[3] = \<const0> ;
  assign m_axis_3_tdest[2] = \<const0> ;
  assign m_axis_3_tdest[1] = \<const0> ;
  assign m_axis_3_tdest[0] = \<const0> ;
  assign m_axis_3_tid[3] = \<const0> ;
  assign m_axis_3_tid[2] = \<const0> ;
  assign m_axis_3_tid[1] = \<const0> ;
  assign m_axis_3_tid[0] = \<const0> ;
  assign m_axis_3_tkeep[7] = \<const0> ;
  assign m_axis_3_tkeep[6] = \<const0> ;
  assign m_axis_3_tkeep[5] = \<const0> ;
  assign m_axis_3_tkeep[4] = \<const0> ;
  assign m_axis_3_tkeep[3] = \<const0> ;
  assign m_axis_3_tkeep[2] = \<const0> ;
  assign m_axis_3_tkeep[1] = \<const0> ;
  assign m_axis_3_tkeep[0] = \<const0> ;
  assign m_axis_3_tlast = \<const0> ;
  assign m_axis_3_tstrb[7] = \<const0> ;
  assign m_axis_3_tstrb[6] = \<const0> ;
  assign m_axis_3_tstrb[5] = \<const0> ;
  assign m_axis_3_tstrb[4] = \<const0> ;
  assign m_axis_3_tstrb[3] = \<const0> ;
  assign m_axis_3_tstrb[2] = \<const0> ;
  assign m_axis_3_tstrb[1] = \<const0> ;
  assign m_axis_3_tstrb[0] = \<const0> ;
  assign m_axis_3_tuser[7] = \<const0> ;
  assign m_axis_3_tuser[6] = \<const0> ;
  assign m_axis_3_tuser[5] = \<const0> ;
  assign m_axis_3_tuser[4] = \<const0> ;
  assign m_axis_3_tuser[3] = \<const0> ;
  assign m_axis_3_tuser[2] = \<const0> ;
  assign m_axis_3_tuser[1] = \<const0> ;
  assign m_axis_3_tuser[0] = \<const0> ;
  assign m_axis_3_tvalid = \<const0> ;
  assign m_axis_4_tdata[63] = \<const0> ;
  assign m_axis_4_tdata[62] = \<const0> ;
  assign m_axis_4_tdata[61] = \<const0> ;
  assign m_axis_4_tdata[60] = \<const0> ;
  assign m_axis_4_tdata[59] = \<const0> ;
  assign m_axis_4_tdata[58] = \<const0> ;
  assign m_axis_4_tdata[57] = \<const0> ;
  assign m_axis_4_tdata[56] = \<const0> ;
  assign m_axis_4_tdata[55] = \<const0> ;
  assign m_axis_4_tdata[54] = \<const0> ;
  assign m_axis_4_tdata[53] = \<const0> ;
  assign m_axis_4_tdata[52] = \<const0> ;
  assign m_axis_4_tdata[51] = \<const0> ;
  assign m_axis_4_tdata[50] = \<const0> ;
  assign m_axis_4_tdata[49] = \<const0> ;
  assign m_axis_4_tdata[48] = \<const0> ;
  assign m_axis_4_tdata[47] = \<const0> ;
  assign m_axis_4_tdata[46] = \<const0> ;
  assign m_axis_4_tdata[45] = \<const0> ;
  assign m_axis_4_tdata[44] = \<const0> ;
  assign m_axis_4_tdata[43] = \<const0> ;
  assign m_axis_4_tdata[42] = \<const0> ;
  assign m_axis_4_tdata[41] = \<const0> ;
  assign m_axis_4_tdata[40] = \<const0> ;
  assign m_axis_4_tdata[39] = \<const0> ;
  assign m_axis_4_tdata[38] = \<const0> ;
  assign m_axis_4_tdata[37] = \<const0> ;
  assign m_axis_4_tdata[36] = \<const0> ;
  assign m_axis_4_tdata[35] = \<const0> ;
  assign m_axis_4_tdata[34] = \<const0> ;
  assign m_axis_4_tdata[33] = \<const0> ;
  assign m_axis_4_tdata[32] = \<const0> ;
  assign m_axis_4_tdata[31] = \<const0> ;
  assign m_axis_4_tdata[30] = \<const0> ;
  assign m_axis_4_tdata[29] = \<const0> ;
  assign m_axis_4_tdata[28] = \<const0> ;
  assign m_axis_4_tdata[27] = \<const0> ;
  assign m_axis_4_tdata[26] = \<const0> ;
  assign m_axis_4_tdata[25] = \<const0> ;
  assign m_axis_4_tdata[24] = \<const0> ;
  assign m_axis_4_tdata[23] = \<const0> ;
  assign m_axis_4_tdata[22] = \<const0> ;
  assign m_axis_4_tdata[21] = \<const0> ;
  assign m_axis_4_tdata[20] = \<const0> ;
  assign m_axis_4_tdata[19] = \<const0> ;
  assign m_axis_4_tdata[18] = \<const0> ;
  assign m_axis_4_tdata[17] = \<const0> ;
  assign m_axis_4_tdata[16] = \<const0> ;
  assign m_axis_4_tdata[15] = \<const0> ;
  assign m_axis_4_tdata[14] = \<const0> ;
  assign m_axis_4_tdata[13] = \<const0> ;
  assign m_axis_4_tdata[12] = \<const0> ;
  assign m_axis_4_tdata[11] = \<const0> ;
  assign m_axis_4_tdata[10] = \<const0> ;
  assign m_axis_4_tdata[9] = \<const0> ;
  assign m_axis_4_tdata[8] = \<const0> ;
  assign m_axis_4_tdata[7] = \<const0> ;
  assign m_axis_4_tdata[6] = \<const0> ;
  assign m_axis_4_tdata[5] = \<const0> ;
  assign m_axis_4_tdata[4] = \<const0> ;
  assign m_axis_4_tdata[3] = \<const0> ;
  assign m_axis_4_tdata[2] = \<const0> ;
  assign m_axis_4_tdata[1] = \<const0> ;
  assign m_axis_4_tdata[0] = \<const0> ;
  assign m_axis_4_tdest[3] = \<const0> ;
  assign m_axis_4_tdest[2] = \<const0> ;
  assign m_axis_4_tdest[1] = \<const0> ;
  assign m_axis_4_tdest[0] = \<const0> ;
  assign m_axis_4_tid[3] = \<const0> ;
  assign m_axis_4_tid[2] = \<const0> ;
  assign m_axis_4_tid[1] = \<const0> ;
  assign m_axis_4_tid[0] = \<const0> ;
  assign m_axis_4_tkeep[7] = \<const0> ;
  assign m_axis_4_tkeep[6] = \<const0> ;
  assign m_axis_4_tkeep[5] = \<const0> ;
  assign m_axis_4_tkeep[4] = \<const0> ;
  assign m_axis_4_tkeep[3] = \<const0> ;
  assign m_axis_4_tkeep[2] = \<const0> ;
  assign m_axis_4_tkeep[1] = \<const0> ;
  assign m_axis_4_tkeep[0] = \<const0> ;
  assign m_axis_4_tlast = \<const0> ;
  assign m_axis_4_tstrb[7] = \<const0> ;
  assign m_axis_4_tstrb[6] = \<const0> ;
  assign m_axis_4_tstrb[5] = \<const0> ;
  assign m_axis_4_tstrb[4] = \<const0> ;
  assign m_axis_4_tstrb[3] = \<const0> ;
  assign m_axis_4_tstrb[2] = \<const0> ;
  assign m_axis_4_tstrb[1] = \<const0> ;
  assign m_axis_4_tstrb[0] = \<const0> ;
  assign m_axis_4_tuser[7] = \<const0> ;
  assign m_axis_4_tuser[6] = \<const0> ;
  assign m_axis_4_tuser[5] = \<const0> ;
  assign m_axis_4_tuser[4] = \<const0> ;
  assign m_axis_4_tuser[3] = \<const0> ;
  assign m_axis_4_tuser[2] = \<const0> ;
  assign m_axis_4_tuser[1] = \<const0> ;
  assign m_axis_4_tuser[0] = \<const0> ;
  assign m_axis_4_tvalid = \<const0> ;
  assign m_axis_5_tdata[63] = \<const0> ;
  assign m_axis_5_tdata[62] = \<const0> ;
  assign m_axis_5_tdata[61] = \<const0> ;
  assign m_axis_5_tdata[60] = \<const0> ;
  assign m_axis_5_tdata[59] = \<const0> ;
  assign m_axis_5_tdata[58] = \<const0> ;
  assign m_axis_5_tdata[57] = \<const0> ;
  assign m_axis_5_tdata[56] = \<const0> ;
  assign m_axis_5_tdata[55] = \<const0> ;
  assign m_axis_5_tdata[54] = \<const0> ;
  assign m_axis_5_tdata[53] = \<const0> ;
  assign m_axis_5_tdata[52] = \<const0> ;
  assign m_axis_5_tdata[51] = \<const0> ;
  assign m_axis_5_tdata[50] = \<const0> ;
  assign m_axis_5_tdata[49] = \<const0> ;
  assign m_axis_5_tdata[48] = \<const0> ;
  assign m_axis_5_tdata[47] = \<const0> ;
  assign m_axis_5_tdata[46] = \<const0> ;
  assign m_axis_5_tdata[45] = \<const0> ;
  assign m_axis_5_tdata[44] = \<const0> ;
  assign m_axis_5_tdata[43] = \<const0> ;
  assign m_axis_5_tdata[42] = \<const0> ;
  assign m_axis_5_tdata[41] = \<const0> ;
  assign m_axis_5_tdata[40] = \<const0> ;
  assign m_axis_5_tdata[39] = \<const0> ;
  assign m_axis_5_tdata[38] = \<const0> ;
  assign m_axis_5_tdata[37] = \<const0> ;
  assign m_axis_5_tdata[36] = \<const0> ;
  assign m_axis_5_tdata[35] = \<const0> ;
  assign m_axis_5_tdata[34] = \<const0> ;
  assign m_axis_5_tdata[33] = \<const0> ;
  assign m_axis_5_tdata[32] = \<const0> ;
  assign m_axis_5_tdata[31] = \<const0> ;
  assign m_axis_5_tdata[30] = \<const0> ;
  assign m_axis_5_tdata[29] = \<const0> ;
  assign m_axis_5_tdata[28] = \<const0> ;
  assign m_axis_5_tdata[27] = \<const0> ;
  assign m_axis_5_tdata[26] = \<const0> ;
  assign m_axis_5_tdata[25] = \<const0> ;
  assign m_axis_5_tdata[24] = \<const0> ;
  assign m_axis_5_tdata[23] = \<const0> ;
  assign m_axis_5_tdata[22] = \<const0> ;
  assign m_axis_5_tdata[21] = \<const0> ;
  assign m_axis_5_tdata[20] = \<const0> ;
  assign m_axis_5_tdata[19] = \<const0> ;
  assign m_axis_5_tdata[18] = \<const0> ;
  assign m_axis_5_tdata[17] = \<const0> ;
  assign m_axis_5_tdata[16] = \<const0> ;
  assign m_axis_5_tdata[15] = \<const0> ;
  assign m_axis_5_tdata[14] = \<const0> ;
  assign m_axis_5_tdata[13] = \<const0> ;
  assign m_axis_5_tdata[12] = \<const0> ;
  assign m_axis_5_tdata[11] = \<const0> ;
  assign m_axis_5_tdata[10] = \<const0> ;
  assign m_axis_5_tdata[9] = \<const0> ;
  assign m_axis_5_tdata[8] = \<const0> ;
  assign m_axis_5_tdata[7] = \<const0> ;
  assign m_axis_5_tdata[6] = \<const0> ;
  assign m_axis_5_tdata[5] = \<const0> ;
  assign m_axis_5_tdata[4] = \<const0> ;
  assign m_axis_5_tdata[3] = \<const0> ;
  assign m_axis_5_tdata[2] = \<const0> ;
  assign m_axis_5_tdata[1] = \<const0> ;
  assign m_axis_5_tdata[0] = \<const0> ;
  assign m_axis_5_tdest[3] = \<const0> ;
  assign m_axis_5_tdest[2] = \<const0> ;
  assign m_axis_5_tdest[1] = \<const0> ;
  assign m_axis_5_tdest[0] = \<const0> ;
  assign m_axis_5_tid[3] = \<const0> ;
  assign m_axis_5_tid[2] = \<const0> ;
  assign m_axis_5_tid[1] = \<const0> ;
  assign m_axis_5_tid[0] = \<const0> ;
  assign m_axis_5_tkeep[7] = \<const0> ;
  assign m_axis_5_tkeep[6] = \<const0> ;
  assign m_axis_5_tkeep[5] = \<const0> ;
  assign m_axis_5_tkeep[4] = \<const0> ;
  assign m_axis_5_tkeep[3] = \<const0> ;
  assign m_axis_5_tkeep[2] = \<const0> ;
  assign m_axis_5_tkeep[1] = \<const0> ;
  assign m_axis_5_tkeep[0] = \<const0> ;
  assign m_axis_5_tlast = \<const0> ;
  assign m_axis_5_tstrb[7] = \<const0> ;
  assign m_axis_5_tstrb[6] = \<const0> ;
  assign m_axis_5_tstrb[5] = \<const0> ;
  assign m_axis_5_tstrb[4] = \<const0> ;
  assign m_axis_5_tstrb[3] = \<const0> ;
  assign m_axis_5_tstrb[2] = \<const0> ;
  assign m_axis_5_tstrb[1] = \<const0> ;
  assign m_axis_5_tstrb[0] = \<const0> ;
  assign m_axis_5_tuser[7] = \<const0> ;
  assign m_axis_5_tuser[6] = \<const0> ;
  assign m_axis_5_tuser[5] = \<const0> ;
  assign m_axis_5_tuser[4] = \<const0> ;
  assign m_axis_5_tuser[3] = \<const0> ;
  assign m_axis_5_tuser[2] = \<const0> ;
  assign m_axis_5_tuser[1] = \<const0> ;
  assign m_axis_5_tuser[0] = \<const0> ;
  assign m_axis_5_tvalid = \<const0> ;
  assign m_axis_6_tdata[63] = \<const0> ;
  assign m_axis_6_tdata[62] = \<const0> ;
  assign m_axis_6_tdata[61] = \<const0> ;
  assign m_axis_6_tdata[60] = \<const0> ;
  assign m_axis_6_tdata[59] = \<const0> ;
  assign m_axis_6_tdata[58] = \<const0> ;
  assign m_axis_6_tdata[57] = \<const0> ;
  assign m_axis_6_tdata[56] = \<const0> ;
  assign m_axis_6_tdata[55] = \<const0> ;
  assign m_axis_6_tdata[54] = \<const0> ;
  assign m_axis_6_tdata[53] = \<const0> ;
  assign m_axis_6_tdata[52] = \<const0> ;
  assign m_axis_6_tdata[51] = \<const0> ;
  assign m_axis_6_tdata[50] = \<const0> ;
  assign m_axis_6_tdata[49] = \<const0> ;
  assign m_axis_6_tdata[48] = \<const0> ;
  assign m_axis_6_tdata[47] = \<const0> ;
  assign m_axis_6_tdata[46] = \<const0> ;
  assign m_axis_6_tdata[45] = \<const0> ;
  assign m_axis_6_tdata[44] = \<const0> ;
  assign m_axis_6_tdata[43] = \<const0> ;
  assign m_axis_6_tdata[42] = \<const0> ;
  assign m_axis_6_tdata[41] = \<const0> ;
  assign m_axis_6_tdata[40] = \<const0> ;
  assign m_axis_6_tdata[39] = \<const0> ;
  assign m_axis_6_tdata[38] = \<const0> ;
  assign m_axis_6_tdata[37] = \<const0> ;
  assign m_axis_6_tdata[36] = \<const0> ;
  assign m_axis_6_tdata[35] = \<const0> ;
  assign m_axis_6_tdata[34] = \<const0> ;
  assign m_axis_6_tdata[33] = \<const0> ;
  assign m_axis_6_tdata[32] = \<const0> ;
  assign m_axis_6_tdata[31] = \<const0> ;
  assign m_axis_6_tdata[30] = \<const0> ;
  assign m_axis_6_tdata[29] = \<const0> ;
  assign m_axis_6_tdata[28] = \<const0> ;
  assign m_axis_6_tdata[27] = \<const0> ;
  assign m_axis_6_tdata[26] = \<const0> ;
  assign m_axis_6_tdata[25] = \<const0> ;
  assign m_axis_6_tdata[24] = \<const0> ;
  assign m_axis_6_tdata[23] = \<const0> ;
  assign m_axis_6_tdata[22] = \<const0> ;
  assign m_axis_6_tdata[21] = \<const0> ;
  assign m_axis_6_tdata[20] = \<const0> ;
  assign m_axis_6_tdata[19] = \<const0> ;
  assign m_axis_6_tdata[18] = \<const0> ;
  assign m_axis_6_tdata[17] = \<const0> ;
  assign m_axis_6_tdata[16] = \<const0> ;
  assign m_axis_6_tdata[15] = \<const0> ;
  assign m_axis_6_tdata[14] = \<const0> ;
  assign m_axis_6_tdata[13] = \<const0> ;
  assign m_axis_6_tdata[12] = \<const0> ;
  assign m_axis_6_tdata[11] = \<const0> ;
  assign m_axis_6_tdata[10] = \<const0> ;
  assign m_axis_6_tdata[9] = \<const0> ;
  assign m_axis_6_tdata[8] = \<const0> ;
  assign m_axis_6_tdata[7] = \<const0> ;
  assign m_axis_6_tdata[6] = \<const0> ;
  assign m_axis_6_tdata[5] = \<const0> ;
  assign m_axis_6_tdata[4] = \<const0> ;
  assign m_axis_6_tdata[3] = \<const0> ;
  assign m_axis_6_tdata[2] = \<const0> ;
  assign m_axis_6_tdata[1] = \<const0> ;
  assign m_axis_6_tdata[0] = \<const0> ;
  assign m_axis_6_tdest[3] = \<const0> ;
  assign m_axis_6_tdest[2] = \<const0> ;
  assign m_axis_6_tdest[1] = \<const0> ;
  assign m_axis_6_tdest[0] = \<const0> ;
  assign m_axis_6_tid[3] = \<const0> ;
  assign m_axis_6_tid[2] = \<const0> ;
  assign m_axis_6_tid[1] = \<const0> ;
  assign m_axis_6_tid[0] = \<const0> ;
  assign m_axis_6_tkeep[7] = \<const0> ;
  assign m_axis_6_tkeep[6] = \<const0> ;
  assign m_axis_6_tkeep[5] = \<const0> ;
  assign m_axis_6_tkeep[4] = \<const0> ;
  assign m_axis_6_tkeep[3] = \<const0> ;
  assign m_axis_6_tkeep[2] = \<const0> ;
  assign m_axis_6_tkeep[1] = \<const0> ;
  assign m_axis_6_tkeep[0] = \<const0> ;
  assign m_axis_6_tlast = \<const0> ;
  assign m_axis_6_tstrb[7] = \<const0> ;
  assign m_axis_6_tstrb[6] = \<const0> ;
  assign m_axis_6_tstrb[5] = \<const0> ;
  assign m_axis_6_tstrb[4] = \<const0> ;
  assign m_axis_6_tstrb[3] = \<const0> ;
  assign m_axis_6_tstrb[2] = \<const0> ;
  assign m_axis_6_tstrb[1] = \<const0> ;
  assign m_axis_6_tstrb[0] = \<const0> ;
  assign m_axis_6_tuser[7] = \<const0> ;
  assign m_axis_6_tuser[6] = \<const0> ;
  assign m_axis_6_tuser[5] = \<const0> ;
  assign m_axis_6_tuser[4] = \<const0> ;
  assign m_axis_6_tuser[3] = \<const0> ;
  assign m_axis_6_tuser[2] = \<const0> ;
  assign m_axis_6_tuser[1] = \<const0> ;
  assign m_axis_6_tuser[0] = \<const0> ;
  assign m_axis_6_tvalid = \<const0> ;
  assign m_axis_7_tdata[63] = \<const0> ;
  assign m_axis_7_tdata[62] = \<const0> ;
  assign m_axis_7_tdata[61] = \<const0> ;
  assign m_axis_7_tdata[60] = \<const0> ;
  assign m_axis_7_tdata[59] = \<const0> ;
  assign m_axis_7_tdata[58] = \<const0> ;
  assign m_axis_7_tdata[57] = \<const0> ;
  assign m_axis_7_tdata[56] = \<const0> ;
  assign m_axis_7_tdata[55] = \<const0> ;
  assign m_axis_7_tdata[54] = \<const0> ;
  assign m_axis_7_tdata[53] = \<const0> ;
  assign m_axis_7_tdata[52] = \<const0> ;
  assign m_axis_7_tdata[51] = \<const0> ;
  assign m_axis_7_tdata[50] = \<const0> ;
  assign m_axis_7_tdata[49] = \<const0> ;
  assign m_axis_7_tdata[48] = \<const0> ;
  assign m_axis_7_tdata[47] = \<const0> ;
  assign m_axis_7_tdata[46] = \<const0> ;
  assign m_axis_7_tdata[45] = \<const0> ;
  assign m_axis_7_tdata[44] = \<const0> ;
  assign m_axis_7_tdata[43] = \<const0> ;
  assign m_axis_7_tdata[42] = \<const0> ;
  assign m_axis_7_tdata[41] = \<const0> ;
  assign m_axis_7_tdata[40] = \<const0> ;
  assign m_axis_7_tdata[39] = \<const0> ;
  assign m_axis_7_tdata[38] = \<const0> ;
  assign m_axis_7_tdata[37] = \<const0> ;
  assign m_axis_7_tdata[36] = \<const0> ;
  assign m_axis_7_tdata[35] = \<const0> ;
  assign m_axis_7_tdata[34] = \<const0> ;
  assign m_axis_7_tdata[33] = \<const0> ;
  assign m_axis_7_tdata[32] = \<const0> ;
  assign m_axis_7_tdata[31] = \<const0> ;
  assign m_axis_7_tdata[30] = \<const0> ;
  assign m_axis_7_tdata[29] = \<const0> ;
  assign m_axis_7_tdata[28] = \<const0> ;
  assign m_axis_7_tdata[27] = \<const0> ;
  assign m_axis_7_tdata[26] = \<const0> ;
  assign m_axis_7_tdata[25] = \<const0> ;
  assign m_axis_7_tdata[24] = \<const0> ;
  assign m_axis_7_tdata[23] = \<const0> ;
  assign m_axis_7_tdata[22] = \<const0> ;
  assign m_axis_7_tdata[21] = \<const0> ;
  assign m_axis_7_tdata[20] = \<const0> ;
  assign m_axis_7_tdata[19] = \<const0> ;
  assign m_axis_7_tdata[18] = \<const0> ;
  assign m_axis_7_tdata[17] = \<const0> ;
  assign m_axis_7_tdata[16] = \<const0> ;
  assign m_axis_7_tdata[15] = \<const0> ;
  assign m_axis_7_tdata[14] = \<const0> ;
  assign m_axis_7_tdata[13] = \<const0> ;
  assign m_axis_7_tdata[12] = \<const0> ;
  assign m_axis_7_tdata[11] = \<const0> ;
  assign m_axis_7_tdata[10] = \<const0> ;
  assign m_axis_7_tdata[9] = \<const0> ;
  assign m_axis_7_tdata[8] = \<const0> ;
  assign m_axis_7_tdata[7] = \<const0> ;
  assign m_axis_7_tdata[6] = \<const0> ;
  assign m_axis_7_tdata[5] = \<const0> ;
  assign m_axis_7_tdata[4] = \<const0> ;
  assign m_axis_7_tdata[3] = \<const0> ;
  assign m_axis_7_tdata[2] = \<const0> ;
  assign m_axis_7_tdata[1] = \<const0> ;
  assign m_axis_7_tdata[0] = \<const0> ;
  assign m_axis_7_tdest[3] = \<const0> ;
  assign m_axis_7_tdest[2] = \<const0> ;
  assign m_axis_7_tdest[1] = \<const0> ;
  assign m_axis_7_tdest[0] = \<const0> ;
  assign m_axis_7_tid[3] = \<const0> ;
  assign m_axis_7_tid[2] = \<const0> ;
  assign m_axis_7_tid[1] = \<const0> ;
  assign m_axis_7_tid[0] = \<const0> ;
  assign m_axis_7_tkeep[7] = \<const0> ;
  assign m_axis_7_tkeep[6] = \<const0> ;
  assign m_axis_7_tkeep[5] = \<const0> ;
  assign m_axis_7_tkeep[4] = \<const0> ;
  assign m_axis_7_tkeep[3] = \<const0> ;
  assign m_axis_7_tkeep[2] = \<const0> ;
  assign m_axis_7_tkeep[1] = \<const0> ;
  assign m_axis_7_tkeep[0] = \<const0> ;
  assign m_axis_7_tlast = \<const0> ;
  assign m_axis_7_tstrb[7] = \<const0> ;
  assign m_axis_7_tstrb[6] = \<const0> ;
  assign m_axis_7_tstrb[5] = \<const0> ;
  assign m_axis_7_tstrb[4] = \<const0> ;
  assign m_axis_7_tstrb[3] = \<const0> ;
  assign m_axis_7_tstrb[2] = \<const0> ;
  assign m_axis_7_tstrb[1] = \<const0> ;
  assign m_axis_7_tstrb[0] = \<const0> ;
  assign m_axis_7_tuser[7] = \<const0> ;
  assign m_axis_7_tuser[6] = \<const0> ;
  assign m_axis_7_tuser[5] = \<const0> ;
  assign m_axis_7_tuser[4] = \<const0> ;
  assign m_axis_7_tuser[3] = \<const0> ;
  assign m_axis_7_tuser[2] = \<const0> ;
  assign m_axis_7_tuser[1] = \<const0> ;
  assign m_axis_7_tuser[0] = \<const0> ;
  assign m_axis_7_tvalid = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axis_3_tready = \<const0> ;
  assign s_axis_4_tready = \<const0> ;
  assign s_axis_5_tready = \<const0> ;
  assign s_axis_6_tready = \<const0> ;
  assign s_axis_7_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_core XD_ADAPTER_CORE_I
       (.\NEW_INTRO.full_n_reg (s_axis_0_tready),
        .\NEW_INTRO.full_n_reg_0 (s_axis_1_tready),
        .\SAME_WIDTH_GEN.axis_vld_reg (m_axis_0_tvalid),
        .S_AXIS_TDATA({s_axis_2_tdata,s_axis_1_tdata,s_axis_0_tdata}),
        .S_AXI_AWREADY(s_axi_wready),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .ap_fifo_oarg_0_din(ap_fifo_oarg_0_din),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_iarg_1_din(ap_iarg_1_din),
        .ap_iarg_1_we(ap_iarg_1_we[0]),
        .ap_iarg_addr({ap_iarg_1_addr[13:3],ap_iarg_0_addr[9:0]}),
        .ap_iarg_ce({ap_iarg_1_ce,ap_iarg_0_ce}),
        .ap_iarg_dout({ap_iarg_1_dout,ap_iarg_0_dout}),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .aresetn(aresetn),
        .interrupt(interrupt),
        .m_axis_0_tdata(m_axis_0_tdata),
        .m_axis_0_tdest(m_axis_0_tdest),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_aclk(m_axis_aclk),
        .m_axis_aresetn(m_axis_aresetn),
        .rd_data_vld_reg(s_axi_rvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[9:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[9:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axis_0_tlast(s_axis_0_tlast),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_1_tlast(s_axis_1_tlast),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .wr_resp_vld_reg(s_axi_bvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_core
   (\NEW_INTRO.full_n_reg ,
    \NEW_INTRO.full_n_reg_0 ,
    \SAME_WIDTH_GEN.axis_vld_reg ,
    S_AXI_AWREADY,
    s_axi_arready,
    m_axis_0_tdest,
    s_axi_rdata,
    interrupt,
    ap_iarg_dout,
    ap_fifo_iarg_2_dout,
    m_axis_0_tdata,
    ap_start,
    rd_data_vld_reg,
    wr_resp_vld_reg,
    aresetn,
    ap_fifo_oarg_0_full_n,
    s_axis_2_tready,
    ap_fifo_iarg_2_empty_n,
    m_axis_0_tlast,
    s_axis_0_tlast,
    s_axis_0_tvalid,
    s_axis_1_tlast,
    s_axis_1_tvalid,
    m_axis_0_tready,
    ap_fifo_oarg_0_write,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_aclk,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_araddr,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    ap_iarg_addr,
    S_AXIS_TDATA,
    ap_iarg_1_din,
    ap_iarg_1_we,
    s_axis_2_tlast,
    s_axis_2_tvalid,
    m_axis_aclk,
    ap_done,
    ap_fifo_oarg_0_din,
    s_axi_rready,
    s_axi_awaddr,
    s_axi_bready,
    ap_fifo_iarg_2_read,
    ap_ready,
    s_axi_aresetn,
    s_axis_aresetn,
    m_axis_aresetn,
    ap_idle);
  output \NEW_INTRO.full_n_reg ;
  output \NEW_INTRO.full_n_reg_0 ;
  output \SAME_WIDTH_GEN.axis_vld_reg ;
  output S_AXI_AWREADY;
  output s_axi_arready;
  output [3:0]m_axis_0_tdest;
  output [31:0]s_axi_rdata;
  output interrupt;
  output [71:0]ap_iarg_dout;
  output [63:0]ap_fifo_iarg_2_dout;
  output [63:0]m_axis_0_tdata;
  output ap_start;
  output rd_data_vld_reg;
  output wr_resp_vld_reg;
  output aresetn;
  output ap_fifo_oarg_0_full_n;
  output s_axis_2_tready;
  output ap_fifo_iarg_2_empty_n;
  output m_axis_0_tlast;
  input s_axis_0_tlast;
  input s_axis_0_tvalid;
  input s_axis_1_tlast;
  input s_axis_1_tvalid;
  input m_axis_0_tready;
  input ap_fifo_oarg_0_write;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_aclk;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input [7:0]s_axi_araddr;
  input aclk;
  input s_axis_aclk;
  input [1:0]ap_iarg_ce;
  input [20:0]ap_iarg_addr;
  input [191:0]S_AXIS_TDATA;
  input [63:0]ap_iarg_1_din;
  input [0:0]ap_iarg_1_we;
  input s_axis_2_tlast;
  input s_axis_2_tvalid;
  input m_axis_aclk;
  input ap_done;
  input [63:0]ap_fifo_oarg_0_din;
  input s_axi_rready;
  input [7:0]s_axi_awaddr;
  input s_axi_bready;
  input ap_fifo_iarg_2_read;
  input ap_ready;
  input s_axi_aresetn;
  input s_axis_aresetn;
  input m_axis_aresetn;
  input ap_idle;

  wire \COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en ;
  wire \EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I_n_0 ;
  wire \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok ;
  wire \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst2 ;
  wire \IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok ;
  wire \NEW_INTRO.full_n_reg ;
  wire \NEW_INTRO.full_n_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_vld_reg ;
  wire [191:0]S_AXIS_TDATA;
  wire S_AXI_AWREADY;
  wire XD_INPUT_ARGS_I_n_72;
  wire XD_SYNC_I_n_0;
  wire XD_SYNC_I_n_1;
  wire XD_SYNC_I_n_11;
  wire aclk;
  wire and_reduce;
  wire ap_done;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire [63:0]ap_fifo_oarg_0_din;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire [63:0]ap_iarg_1_din;
  wire [0:0]ap_iarg_1_we;
  wire [20:0]ap_iarg_addr;
  wire [1:0]ap_iarg_ce;
  wire [71:0]ap_iarg_dout;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_i;
  wire ap_rst_maclk;
  wire ap_rst_s_axi_aclk;
  wire ap_start;
  wire ap_start_one_shot;
  wire aresetn;
  wire axi_ap_rst;
  wire host_cmd_error;
  wire [23:0]host_iscalar_dout;
  wire [2:0]iarg_rqt_enable_i;
  wire interrupt;
  wire [63:0]m_axis_0_tdata;
  wire [3:0]m_axis_0_tdest;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_aclk;
  wire m_axis_aresetn;
  wire [1:0]mb_iarg_rdy_i;
  wire [0:0]mb_oarg_rdy_i;
  wire [0:0]oarg_rqt_enable_i;
  wire [31:0]oarg_sw_length;
  wire [31:0]oarg_sw_length_m2s;
  wire [7:0]oarg_sw_length_we;
  wire [0:0]oarg_use_sw_length;
  wire rd_data_vld_reg;
  wire s_axi_aclk;
  wire [7:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [7:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire s_axis_0_tlast;
  wire s_axis_0_tvalid;
  wire s_axis_1_tlast;
  wire s_axis_1_tvalid;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire status_ap_done;
  wire status_ap_done_clr;
  wire status_ap_idle;
  wire status_ap_idle_clr;
  wire status_ap_ready;
  wire status_ap_ready_clr;
  wire status_ap_start;
  wire status_ap_start_clr;
  wire [1:0]status_iarg_empty_i;
  wire [1:0]status_iarg_empty_int;
  wire [1:0]status_iarg_full_i;
  wire [1:0]status_iarg_full_int;
  wire [31:0]status_iarg_used;
  wire [5:0]status_iarg_used_i;
  wire [31:0]status_oarg_used;
  wire wr_resp_vld_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_adapter AXI_LITE_IF_I
       (.D(status_iarg_empty_int),
        .E(\COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en ),
        .\IARG_RQT_ENABLE_GEN.reg_reg[2]_0 (iarg_rqt_enable_i),
        .Q(oarg_sw_length_we),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .axi_ap_rst(axi_ap_rst),
        .axi_rst_reg_0(XD_SYNC_I_n_1),
        .host_cmd_error(host_cmd_error),
        .in0(oarg_use_sw_length),
        .interrupt(interrupt),
        .m_axis_0_tdest(m_axis_0_tdest),
        .oarg_rqt_enable_i(oarg_rqt_enable_i),
        .\oarg_sw_length_m2s_reg[31]_0 (oarg_sw_length_m2s),
        .\oarg_sw_length_reg[31]_0 (oarg_sw_length),
        .out(XD_SYNC_I_n_0),
        .\rd_data[3]_i_2_0 (status_iarg_used),
        .\rd_data[3]_i_5_0 (status_oarg_used),
        .\rd_data_reg[5]_0 (status_iarg_full_int),
        .rd_data_vld_reg_0(rd_data_vld_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .status_ap_done(status_ap_done),
        .status_ap_done_clr(status_ap_done_clr),
        .status_ap_idle(status_ap_idle),
        .status_ap_idle_clr(status_ap_idle_clr),
        .status_ap_ready(status_ap_ready),
        .status_ap_ready_clr(status_ap_ready_clr),
        .status_ap_start(status_ap_start),
        .status_ap_start_clr(status_ap_start_clr),
        .\wr_data_i_reg[23]_0 ({host_iscalar_dout[23:12],host_iscalar_dout[5:0]}),
        .wr_resp_vld_reg_0(wr_resp_vld_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3 \EN_APCLK_LITE_SYNC_GEN.AP_IARGEMPTY_SYNC_I 
       (.D(status_iarg_empty_int),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 (status_iarg_empty_i),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_0 \EN_APCLK_LITE_SYNC_GEN.AP_IARGFULL_SYNC_I 
       (.D(status_iarg_full_int),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]_0 (status_iarg_full_i),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4 \EN_APCLK_LITE_SYNC_GEN.AP_IARGUSED_SYNC_I 
       (.D(status_iarg_used),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[5]_0 ({status_iarg_used_i[5:4],status_iarg_used_i[0]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_1 \EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I 
       (.D(iarg_rqt_enable_i),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2_reg[1]_0 (\EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I_n_0 ),
        .aclk(aclk),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_2 \EN_APCLK_LITE_SYNC_GEN.AP_OARGEMPTY_SYNC_I 
       (.m_axis_aclk(m_axis_aclk),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_3 \EN_APCLK_LITE_SYNC_GEN.AP_OARGFULL_SYNC_I 
       (.s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized4_4 \EN_APCLK_LITE_SYNC_GEN.AP_OARGUSED_SYNC_I 
       (.D(status_oarg_used),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized3_5 \EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I 
       (.aclk(aclk),
        .and_reduce(and_reduce),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .oarg_rqt_enable_i(oarg_rqt_enable_i),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_input_args_module XD_INPUT_ARGS_I
       (.E(\IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok ),
        .\NEW_INTRO.MBn.pntr_dist_reg[1] ({status_iarg_used_i[5:4],status_iarg_used_i[0]}),
        .\NEW_INTRO.full_n_reg (\NEW_INTRO.full_n_reg ),
        .\NEW_INTRO.full_n_reg_0 (\NEW_INTRO.full_n_reg_0 ),
        .\NEW_INTRO.full_n_reg_1 (status_iarg_full_i),
        .\NEW_INTRO.next_rd_gray_reg[0] (XD_INPUT_ARGS_I_n_72),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (XD_SYNC_I_n_11),
        .\NEW_INTRO.status_empty_i_reg (status_iarg_empty_i),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .ap_iarg_1_din(ap_iarg_1_din),
        .ap_iarg_1_we(ap_iarg_1_we),
        .ap_iarg_addr(ap_iarg_addr),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .axi_rst2(\IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst2 ),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(\IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok ),
        .out(ap_rst_i),
        .s_axis_0_tlast(s_axis_0_tlast),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_1_tlast(s_axis_1_tlast),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_output_args_module XD_OUTPUT_ARGS_I
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] (oarg_sw_length_m2s),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 (oarg_sw_length),
        .Q(oarg_sw_length_we),
        .\SAME_WIDTH_GEN.axis_vld_reg (\SAME_WIDTH_GEN.axis_vld_reg ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_fifo_oarg_0_din(ap_fifo_oarg_0_din),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_rst_axi_reg(ap_rst_maclk),
        .ap_start_one_shot(ap_start_one_shot),
        .in0(oarg_use_sw_length),
        .m_axis_0_tdata(m_axis_0_tdata),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_aclk(m_axis_aclk),
        .m_axis_aresetn(m_axis_aresetn),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .out(ap_rst_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0 XD_RESET_SYNC
       (.aclk(aclk),
        .aresetn(aresetn),
        .axi_ap_rst(axi_ap_rst),
        .out(ap_rst_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_6 XD_RESET_SYNC_maclk
       (.axi_ap_rst(axi_ap_rst),
        .m_axis_aclk(m_axis_aclk),
        .out(ap_rst_maclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_7 XD_RESET_SYNC_s_axi_aclk
       (.axi_ap_rst(axi_ap_rst),
        .out(ap_rst_s_axi_aclk),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized0_8 XD_RESET_SYNC_saclk
       (.axi_ap_rst(axi_ap_rst),
        .axi_rst2(\IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst2 ),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_sync_module XD_SYNC_I
       (.E(\IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg (\EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg (ap_rst_i),
        .\NEW_INTRO.next_rd_gray_reg[0] (XD_SYNC_I_n_11),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (XD_INPUT_ARGS_I_n_72),
        .aclk(aclk),
        .and_reduce(and_reduce),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .ap_start_one_shot(ap_start_one_shot),
        .empty_n_reg(ap_rst_s_axi_aclk),
        .\gic0.gc0.count_reg[4] (\COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en ),
        .host_cmd_data({host_iscalar_dout[23:12],host_iscalar_dout[5:0]}),
        .host_cmd_error(host_cmd_error),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(\IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/mb_pop_ok ),
        .out(XD_SYNC_I_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(XD_SYNC_I_n_1),
        .status_ap_done(status_ap_done),
        .status_ap_done_clr(status_ap_done_clr),
        .status_ap_idle(status_ap_idle),
        .status_ap_idle_clr(status_ap_idle_clr),
        .status_ap_ready(status_ap_ready),
        .status_ap_ready_clr(status_ap_ready_clr),
        .status_ap_start(status_ap_start),
        .status_ap_start_clr(status_ap_start_clr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs
   (\rd_pntr_bin_reg[0]_0 ,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \NEW_INTRO.MB1.pntr_dist_reg[0] ,
    \rd_pntr_bin_reg[0]_1 ,
    \wr_pntr_gc_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0] ,
    aclk,
    out,
    \rd_pntr_gc_reg[0]_0 ,
    s_axis_0_tlast,
    s_axis_0_tvalid,
    \NEW_INTRO.MB1.pntr_dist_reg[0]_0 ,
    \NEW_INTRO.empty_n_reg ,
    mb_pop_ok,
    mb_iarg_rdy_i,
    \NEW_INTRO.MB1.pntr_dist_reg[0]_1 ,
    wr_bins,
    \NEW_INTRO.full_n_reg ,
    \NEW_INTRO.full_n_reg_0 );
  output \rd_pntr_bin_reg[0]_0 ;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \NEW_INTRO.MB1.pntr_dist_reg[0] ;
  output \rd_pntr_bin_reg[0]_1 ;
  input \wr_pntr_gc_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0] ;
  input aclk;
  input out;
  input \rd_pntr_gc_reg[0]_0 ;
  input s_axis_0_tlast;
  input s_axis_0_tvalid;
  input \NEW_INTRO.MB1.pntr_dist_reg[0]_0 ;
  input \NEW_INTRO.empty_n_reg ;
  input mb_pop_ok;
  input [0:0]mb_iarg_rdy_i;
  input [0:0]\NEW_INTRO.MB1.pntr_dist_reg[0]_1 ;
  input wr_bins;
  input \NEW_INTRO.full_n_reg ;
  input \NEW_INTRO.full_n_reg_0 ;

  wire \NEW_INTRO.MB1.pntr_dist_reg[0] ;
  wire \NEW_INTRO.MB1.pntr_dist_reg[0]_0 ;
  wire [0:0]\NEW_INTRO.MB1.pntr_dist_reg[0]_1 ;
  wire \NEW_INTRO.empty_n_reg ;
  wire \NEW_INTRO.full_n_reg ;
  wire \NEW_INTRO.full_n_reg_0 ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \Q_reg_reg[0] ;
  wire aclk;
  wire [0:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire p_0_in;
  wire rd_pntr_bin;
  wire \rd_pntr_bin_reg[0]_0 ;
  wire \rd_pntr_bin_reg[0]_1 ;
  wire rd_pntr_gc;
  wire \rd_pntr_gc_reg[0]_0 ;
  wire \rd_q[1]_1 ;
  wire \rd_q[2]_3 ;
  wire \rd_q[3]_5 ;
  wire \rd_q[4]_6 ;
  wire s_axis_0_tlast;
  wire s_axis_0_tvalid;
  wire s_axis_aclk;
  wire wr_bins;
  wire wr_pntr_bin;
  wire wr_pntr_gc;
  wire \wr_pntr_gc_reg[0]_0 ;
  wire \wr_q[1]_0 ;
  wire \wr_q[2]_2 ;
  wire \wr_q[3]_4 ;

  LUT6 #(
    .INIT(64'h40007FFF7FFF4000)) 
    \NEW_INTRO.MB1.pntr_dist[0]_i_1 
       (.I0(\NEW_INTRO.MB1.pntr_dist_reg[0]_1 ),
        .I1(\NEW_INTRO.MB1.pntr_dist_reg[0]_0 ),
        .I2(s_axis_0_tvalid),
        .I3(s_axis_0_tlast),
        .I4(wr_bins),
        .I5(rd_pntr_bin),
        .O(\NEW_INTRO.MB1.pntr_dist_reg[0] ));
  LUT5 #(
    .INIT(32'h70BF7FB0)) 
    \NEW_INTRO.empty_n_i_1 
       (.I0(\NEW_INTRO.empty_n_reg ),
        .I1(mb_pop_ok),
        .I2(mb_iarg_rdy_i),
        .I3(wr_pntr_bin),
        .I4(\rd_pntr_gc_reg[0]_0 ),
        .O(\NEW_INTRO.next_rd_gray_reg[0] ));
  LUT6 #(
    .INIT(64'h7F007FFFBFFFBF00)) 
    \NEW_INTRO.full_n_i_1 
       (.I0(rd_pntr_bin),
        .I1(s_axis_0_tlast),
        .I2(s_axis_0_tvalid),
        .I3(\NEW_INTRO.MB1.pntr_dist_reg[0]_0 ),
        .I4(\NEW_INTRO.full_n_reg ),
        .I5(\NEW_INTRO.full_n_reg_0 ),
        .O(\rd_pntr_bin_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h09999999)) 
    \NEW_INTRO.status_empty_i_i_1 
       (.I0(rd_pntr_bin),
        .I1(\wr_pntr_gc_reg[0]_0 ),
        .I2(s_axis_0_tlast),
        .I3(s_axis_0_tvalid),
        .I4(\NEW_INTRO.MB1.pntr_dist_reg[0]_0 ),
        .O(\rd_pntr_bin_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_95 \gsync_stage[1].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (out),
        .aclk(aclk),
        .out(\wr_q[1]_0 ),
        .wr_pntr_gc(wr_pntr_gc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_96 \gsync_stage[1].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .out(\rd_q[1]_1 ),
        .rd_pntr_gc(rd_pntr_gc),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_97 \gsync_stage[2].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (\wr_q[1]_0 ),
        .\Q_reg_reg[0]_1 (out),
        .aclk(aclk),
        .out(\wr_q[2]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_98 \gsync_stage[2].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_q[1]_1 ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[2]_3 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_99 \gsync_stage[3].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (\wr_q[2]_2 ),
        .\Q_reg_reg[0]_1 (out),
        .aclk(aclk),
        .out(\wr_q[3]_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_100 \gsync_stage[3].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_q[2]_3 ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[3]_5 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_101 \gsync_stage[4].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (\wr_q[3]_4 ),
        .\Q_reg_reg[0]_1 (out),
        .aclk(aclk),
        .out(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_102 \gsync_stage[4].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_q[3]_5 ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[4]_6 ),
        .s_axis_aclk(s_axis_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\rd_q[4]_6 ),
        .Q(rd_pntr_bin));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\rd_pntr_gc_reg[0]_0 ),
        .Q(rd_pntr_gc));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(p_0_in),
        .Q(wr_pntr_bin));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\wr_pntr_gc_reg[0]_0 ),
        .Q(wr_pntr_gc));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_clk_x_pntrs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_77
   (\rd_pntr_bin_reg[0]_0 ,
    \wr_pntr_gc_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0] ,
    aclk,
    out,
    \rd_pntr_gc_reg[0]_0 );
  output \rd_pntr_bin_reg[0]_0 ;
  input \wr_pntr_gc_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0] ;
  input aclk;
  input out;
  input \rd_pntr_gc_reg[0]_0 ;

  wire \Q_reg_reg[0] ;
  wire aclk;
  wire out;
  wire \rd_pntr_bin_reg[0]_0 ;
  wire \rd_pntr_gc_reg[0]_0 ;
  wire \rd_pntr_gc_reg_n_0_[0] ;
  wire \rd_q[1]_8 ;
  wire \rd_q[2]_10 ;
  wire \rd_q[3]_12 ;
  wire \rd_q[4]_13 ;
  wire s_axis_aclk;
  wire \wr_pntr_gc_reg[0]_0 ;
  wire \wr_pntr_gc_reg_n_0_[0] ;
  wire \wr_q[1]_7 ;
  wire \wr_q[2]_9 ;
  wire \wr_q[3]_11 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_87 \gsync_stage[1].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (\wr_pntr_gc_reg_n_0_[0] ),
        .\Q_reg_reg[0]_1 (out),
        .aclk(aclk),
        .out(\wr_q[1]_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_88 \gsync_stage[1].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_pntr_gc_reg_n_0_[0] ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[1]_8 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_89 \gsync_stage[2].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (\wr_q[1]_7 ),
        .\Q_reg_reg[0]_1 (out),
        .aclk(aclk),
        .out(\wr_q[2]_9 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_90 \gsync_stage[2].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_q[1]_8 ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[2]_10 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_91 \gsync_stage[3].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (\wr_q[2]_9 ),
        .\Q_reg_reg[0]_1 (out),
        .aclk(aclk),
        .out(\wr_q[3]_11 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_92 \gsync_stage[3].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_q[2]_10 ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[3]_12 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_93 \gsync_stage[4].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (out),
        .aclk(aclk),
        .out(\wr_q[3]_11 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_94 \gsync_stage[4].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_q[3]_12 ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[4]_13 ),
        .s_axis_aclk(s_axis_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\rd_q[4]_13 ),
        .Q(\rd_pntr_bin_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\rd_pntr_gc_reg[0]_0 ),
        .Q(\rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\wr_pntr_gc_reg[0]_0 ),
        .Q(\wr_pntr_gc_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_clk_x_pntrs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_78
   (aclk,
    out,
    s_axis_aclk,
    \Q_reg_reg[0] );
  input aclk;
  input out;
  input s_axis_aclk;
  input \Q_reg_reg[0] ;

  wire \Q_reg_reg[0] ;
  wire aclk;
  wire out;
  wire \rd_q[1]_15 ;
  wire \rd_q[2]_17 ;
  wire \rd_q[3]_19 ;
  wire s_axis_aclk;
  wire \wr_q[1]_14 ;
  wire \wr_q[2]_16 ;
  wire \wr_q[3]_18 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_79 \gsync_stage[1].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (out),
        .aclk(aclk),
        .out(\wr_q[1]_14 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_80 \gsync_stage[1].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .out(\rd_q[1]_15 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_81 \gsync_stage[2].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (\wr_q[1]_14 ),
        .\Q_reg_reg[0]_1 (out),
        .aclk(aclk),
        .out(\wr_q[2]_16 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_82 \gsync_stage[2].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_q[1]_15 ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[2]_17 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_83 \gsync_stage[3].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (\wr_q[2]_16 ),
        .\Q_reg_reg[0]_1 (out),
        .aclk(aclk),
        .out(\wr_q[3]_18 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_84 \gsync_stage[3].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\rd_q[2]_17 ),
        .\Q_reg_reg[0]_1 (\Q_reg_reg[0] ),
        .out(\rd_q[3]_19 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_85 \gsync_stage[4].rd_stg_inst 
       (.\Q_reg_reg[0]_0 (out),
        .aclk(aclk),
        .out(\wr_q[3]_18 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_86 \gsync_stage[4].wr_stg_inst 
       (.\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .out(\rd_q[3]_19 ),
        .s_axis_aclk(s_axis_aclk));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_clk_x_pntrs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0
   (s_axis_1_tlast_0,
    \NEW_INTRO.empty_n_reg ,
    s_axis_1_tlast_1,
    s_axis_1_tlast,
    s_axis_1_tvalid,
    \NEW_INTRO.full_n_reg ,
    Q,
    E,
    mb_iarg_rdy_i,
    \NEW_INTRO.empty_n_reg_0 ,
    \wr_pntr_gc_reg[2]_0 ,
    \NEW_INTRO.full_n_reg_0 ,
    \NEW_INTRO.full_n_reg_1 ,
    s_axis_aclk,
    AR,
    aclk,
    out);
  output s_axis_1_tlast_0;
  output \NEW_INTRO.empty_n_reg ;
  output s_axis_1_tlast_1;
  input s_axis_1_tlast;
  input s_axis_1_tvalid;
  input \NEW_INTRO.full_n_reg ;
  input [2:0]Q;
  input [0:0]E;
  input [0:0]mb_iarg_rdy_i;
  input [2:0]\NEW_INTRO.empty_n_reg_0 ;
  input [2:0]\wr_pntr_gc_reg[2]_0 ;
  input \NEW_INTRO.full_n_reg_0 ;
  input [2:0]\NEW_INTRO.full_n_reg_1 ;
  input s_axis_aclk;
  input [0:0]AR;
  input aclk;
  input out;

  wire [0:0]AR;
  wire [0:0]E;
  wire \NEW_INTRO.empty_n_i_3_n_0 ;
  wire \NEW_INTRO.empty_n_reg ;
  wire [2:0]\NEW_INTRO.empty_n_reg_0 ;
  wire \NEW_INTRO.full_n_reg ;
  wire \NEW_INTRO.full_n_reg_0 ;
  wire [2:0]\NEW_INTRO.full_n_reg_1 ;
  wire \NEW_INTRO.status_empty_i_i_2_n_0 ;
  wire [2:0]Q;
  wire aclk;
  wire [1:0]bin2gray;
  wire eqOp1_out;
  wire eqOp4_out;
  wire [1:0]gray2bin;
  wire [0:0]mb_iarg_rdy_i;
  wire out;
  wire \rd_pntr_bin[0]_i_1_n_0 ;
  wire \rd_pntr_bin[1]_i_1_n_0 ;
  wire \rd_pntr_bin_reg_n_0_[0] ;
  wire \rd_pntr_bin_reg_n_0_[1] ;
  wire \rd_pntr_bin_reg_n_0_[2] ;
  wire \rd_pntr_gc[0]_i_1_n_0 ;
  wire \rd_pntr_gc[1]_i_1_n_0 ;
  wire \rd_pntr_gc_reg_n_0_[0] ;
  wire \rd_pntr_gc_reg_n_0_[1] ;
  wire \rd_pntr_gc_reg_n_0_[2] ;
  wire [2:0]\rd_q[1]_22 ;
  wire [2:0]\rd_q[2]_24 ;
  wire [2:0]\rd_q[3]_26 ;
  wire [2:0]\rd_q[4]_28 ;
  wire s_axis_1_tlast;
  wire s_axis_1_tlast_0;
  wire s_axis_1_tlast_1;
  wire s_axis_1_tvalid;
  wire s_axis_aclk;
  wire \wr_pntr_bin_reg_n_0_[0] ;
  wire \wr_pntr_bin_reg_n_0_[1] ;
  wire \wr_pntr_bin_reg_n_0_[2] ;
  wire [2:0]\wr_pntr_gc_reg[2]_0 ;
  wire \wr_pntr_gc_reg_n_0_[0] ;
  wire \wr_pntr_gc_reg_n_0_[1] ;
  wire \wr_pntr_gc_reg_n_0_[2] ;
  wire [2:0]\wr_q[1]_21 ;
  wire [2:0]\wr_q[2]_23 ;
  wire [2:0]\wr_q[3]_25 ;
  wire [2:0]\wr_q[4]_27 ;

  LUT4 #(
    .INIT(16'h7F70)) 
    \NEW_INTRO.empty_n_i_1__0 
       (.I0(eqOp1_out),
        .I1(E),
        .I2(mb_iarg_rdy_i),
        .I3(\NEW_INTRO.empty_n_i_3_n_0 ),
        .O(\NEW_INTRO.empty_n_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \NEW_INTRO.empty_n_i_2__0 
       (.I0(\NEW_INTRO.empty_n_reg_0 [0]),
        .I1(\wr_pntr_bin_reg_n_0_[0] ),
        .I2(\wr_pntr_bin_reg_n_0_[2] ),
        .I3(\NEW_INTRO.empty_n_reg_0 [2]),
        .I4(\wr_pntr_bin_reg_n_0_[1] ),
        .I5(\NEW_INTRO.empty_n_reg_0 [1]),
        .O(eqOp1_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \NEW_INTRO.empty_n_i_3 
       (.I0(Q[0]),
        .I1(\wr_pntr_bin_reg_n_0_[0] ),
        .I2(\wr_pntr_bin_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(\wr_pntr_bin_reg_n_0_[1] ),
        .I5(Q[1]),
        .O(\NEW_INTRO.empty_n_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    \NEW_INTRO.full_n_i_1__0 
       (.I0(eqOp4_out),
        .I1(s_axis_1_tlast),
        .I2(s_axis_1_tvalid),
        .I3(\NEW_INTRO.full_n_reg ),
        .I4(\NEW_INTRO.full_n_reg_0 ),
        .O(s_axis_1_tlast_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \NEW_INTRO.full_n_i_2 
       (.I0(\NEW_INTRO.full_n_reg_1 [0]),
        .I1(\rd_pntr_bin_reg_n_0_[0] ),
        .I2(\rd_pntr_bin_reg_n_0_[2] ),
        .I3(\NEW_INTRO.full_n_reg_1 [2]),
        .I4(\rd_pntr_bin_reg_n_0_[1] ),
        .I5(\NEW_INTRO.full_n_reg_1 [1]),
        .O(eqOp4_out));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \NEW_INTRO.status_empty_i_i_1__0 
       (.I0(\NEW_INTRO.status_empty_i_i_2_n_0 ),
        .I1(s_axis_1_tlast),
        .I2(s_axis_1_tvalid),
        .I3(\NEW_INTRO.full_n_reg ),
        .O(s_axis_1_tlast_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \NEW_INTRO.status_empty_i_i_2 
       (.I0(\rd_pntr_bin_reg_n_0_[0] ),
        .I1(\wr_pntr_gc_reg[2]_0 [0]),
        .I2(\wr_pntr_gc_reg[2]_0 [2]),
        .I3(\rd_pntr_bin_reg_n_0_[2] ),
        .I4(\wr_pntr_gc_reg[2]_0 [1]),
        .I5(\rd_pntr_bin_reg_n_0_[1] ),
        .O(\NEW_INTRO.status_empty_i_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_69 \gsync_stage[1].rd_stg_inst 
       (.D(\wr_q[1]_21 ),
        .Q({\wr_pntr_gc_reg_n_0_[2] ,\wr_pntr_gc_reg_n_0_[1] ,\wr_pntr_gc_reg_n_0_[0] }),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_70 \gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[1]_22 ),
        .Q({\rd_pntr_gc_reg_n_0_[2] ,\rd_pntr_gc_reg_n_0_[1] ,\rd_pntr_gc_reg_n_0_[0] }),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_71 \gsync_stage[2].rd_stg_inst 
       (.D(\wr_q[2]_23 ),
        .\Q_reg_reg[2]_0 (\wr_q[1]_21 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_72 \gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[2]_24 ),
        .\Q_reg_reg[2]_0 (\rd_q[1]_22 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_73 \gsync_stage[3].rd_stg_inst 
       (.D(\wr_q[3]_25 ),
        .\Q_reg_reg[2]_0 (\wr_q[2]_23 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_74 \gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[3]_26 ),
        .\Q_reg_reg[2]_0 (\rd_q[2]_24 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_75 \gsync_stage[4].rd_stg_inst 
       (.D(\wr_q[3]_25 ),
        .\Q_reg_reg[2]_0 (out),
        .aclk(aclk),
        .out(\wr_q[4]_27 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_76 \gsync_stage[4].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[3]_26 ),
        .out(\rd_q[4]_28 ),
        .s_axis_aclk(s_axis_aclk));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(\rd_q[4]_28 [0]),
        .I1(\rd_q[4]_28 [2]),
        .I2(\rd_q[4]_28 [1]),
        .O(\rd_pntr_bin[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(\rd_q[4]_28 [1]),
        .I1(\rd_q[4]_28 [2]),
        .O(\rd_pntr_bin[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_pntr_bin[0]_i_1_n_0 ),
        .Q(\rd_pntr_bin_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_pntr_bin[1]_i_1_n_0 ),
        .Q(\rd_pntr_bin_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_q[4]_28 [2]),
        .Q(\rd_pntr_bin_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rd_pntr_gc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\rd_pntr_gc[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\rd_pntr_gc[0]_i_1_n_0 ),
        .Q(\rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\rd_pntr_gc[1]_i_1_n_0 ),
        .Q(\rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(\rd_pntr_gc_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(\wr_q[4]_27 [0]),
        .I1(\wr_q[4]_27 [2]),
        .I2(\wr_q[4]_27 [1]),
        .O(gray2bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(\wr_q[4]_27 [1]),
        .I1(\wr_q[4]_27 [2]),
        .O(gray2bin[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[0]),
        .Q(\wr_pntr_bin_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin[1]),
        .Q(\wr_pntr_bin_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\wr_q[4]_27 [2]),
        .Q(\wr_pntr_bin_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\wr_pntr_gc_reg[2]_0 [1]),
        .I1(\wr_pntr_gc_reg[2]_0 [0]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\wr_pntr_gc_reg[2]_0 [2]),
        .I1(\wr_pntr_gc_reg[2]_0 [1]),
        .O(bin2gray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\wr_pntr_gc_reg[2]_0 [2]),
        .Q(\wr_pntr_gc_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_clk_x_pntrs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0_54
   (\NEW_INTRO.wr_gray_ahead_reg[0] ,
    Q,
    \rd_pntr_gc_reg[2]_0 ,
    s_axis_aclk,
    AR,
    aclk,
    out);
  output \NEW_INTRO.wr_gray_ahead_reg[0] ;
  input [2:0]Q;
  input [2:0]\rd_pntr_gc_reg[2]_0 ;
  input s_axis_aclk;
  input [0:0]AR;
  input aclk;
  input out;

  wire [0:0]AR;
  wire \NEW_INTRO.wr_gray_ahead_reg[0] ;
  wire [2:0]Q;
  wire aclk;
  wire [1:0]bin2gray;
  wire out;
  wire \rd_pntr_bin[0]_i_1_n_0 ;
  wire \rd_pntr_bin[1]_i_1_n_0 ;
  wire \rd_pntr_bin_reg_n_0_[0] ;
  wire \rd_pntr_bin_reg_n_0_[1] ;
  wire \rd_pntr_bin_reg_n_0_[2] ;
  wire \rd_pntr_gc[0]_i_1__0_n_0 ;
  wire \rd_pntr_gc[1]_i_1__0_n_0 ;
  wire [2:0]\rd_pntr_gc_reg[2]_0 ;
  wire \rd_pntr_gc_reg_n_0_[0] ;
  wire \rd_pntr_gc_reg_n_0_[1] ;
  wire \rd_pntr_gc_reg_n_0_[2] ;
  wire [2:0]\rd_q[1]_30 ;
  wire [2:0]\rd_q[2]_32 ;
  wire [2:0]\rd_q[3]_34 ;
  wire [2:0]\rd_q[4]_36 ;
  wire s_axis_aclk;
  wire \wr_pntr_gc_reg_n_0_[0] ;
  wire \wr_pntr_gc_reg_n_0_[1] ;
  wire \wr_pntr_gc_reg_n_0_[2] ;
  wire [2:0]\wr_q[1]_29 ;
  wire [2:0]\wr_q[2]_31 ;
  wire [2:0]\wr_q[3]_33 ;

  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \NEW_INTRO.full_n_i_3 
       (.I0(Q[0]),
        .I1(\rd_pntr_bin_reg_n_0_[0] ),
        .I2(\rd_pntr_bin_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(\rd_pntr_bin_reg_n_0_[1] ),
        .I5(Q[1]),
        .O(\NEW_INTRO.wr_gray_ahead_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0 \gsync_stage[1].rd_stg_inst 
       (.D(\wr_q[1]_29 ),
        .Q({\wr_pntr_gc_reg_n_0_[2] ,\wr_pntr_gc_reg_n_0_[1] ,\wr_pntr_gc_reg_n_0_[0] }),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_62 \gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[1]_30 ),
        .Q({\rd_pntr_gc_reg_n_0_[2] ,\rd_pntr_gc_reg_n_0_[1] ,\rd_pntr_gc_reg_n_0_[0] }),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_63 \gsync_stage[2].rd_stg_inst 
       (.D(\wr_q[2]_31 ),
        .\Q_reg_reg[2]_0 (\wr_q[1]_29 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_64 \gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[2]_32 ),
        .\Q_reg_reg[2]_0 (\rd_q[1]_30 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_65 \gsync_stage[3].rd_stg_inst 
       (.D(\wr_q[3]_33 ),
        .\Q_reg_reg[2]_0 (\wr_q[2]_31 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_66 \gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[3]_34 ),
        .\Q_reg_reg[2]_0 (\rd_q[2]_32 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_67 \gsync_stage[4].rd_stg_inst 
       (.D(\wr_q[3]_33 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_68 \gsync_stage[4].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[3]_34 ),
        .out(\rd_q[4]_36 ),
        .s_axis_aclk(s_axis_aclk));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(\rd_q[4]_36 [0]),
        .I1(\rd_q[4]_36 [2]),
        .I2(\rd_q[4]_36 [1]),
        .O(\rd_pntr_bin[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(\rd_q[4]_36 [1]),
        .I1(\rd_q[4]_36 [2]),
        .O(\rd_pntr_bin[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_pntr_bin[0]_i_1_n_0 ),
        .Q(\rd_pntr_bin_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_pntr_bin[1]_i_1_n_0 ),
        .Q(\rd_pntr_bin_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_q[4]_36 [2]),
        .Q(\rd_pntr_bin_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1__0 
       (.I0(\rd_pntr_gc_reg[2]_0 [1]),
        .I1(\rd_pntr_gc_reg[2]_0 [0]),
        .O(\rd_pntr_gc[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1__0 
       (.I0(\rd_pntr_gc_reg[2]_0 [2]),
        .I1(\rd_pntr_gc_reg[2]_0 [1]),
        .O(\rd_pntr_gc[1]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\rd_pntr_gc[0]_i_1__0_n_0 ),
        .Q(\rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\rd_pntr_gc[1]_i_1__0_n_0 ),
        .Q(\rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\rd_pntr_gc_reg[2]_0 [2]),
        .Q(\rd_pntr_gc_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(bin2gray[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(\wr_pntr_gc_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_clk_x_pntrs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized1
   (D,
    \NEW_INTRO.rd_pntr_reg[1] ,
    \NEW_INTRO.MBn.pntr_dist_reg[0] ,
    Q,
    \rd_pntr_gc_reg[1]_0 ,
    \NEW_INTRO.MBn.pntr_dist_reg[1] ,
    \NEW_INTRO.MBn.pntr_dist_reg[1]_0 ,
    s_axis_1_tvalid,
    s_axis_1_tlast,
    s_axis_aclk,
    AR,
    aclk,
    out);
  output [0:0]D;
  output [0:0]\NEW_INTRO.rd_pntr_reg[1] ;
  output [1:0]\NEW_INTRO.MBn.pntr_dist_reg[0] ;
  input [1:0]Q;
  input [1:0]\rd_pntr_gc_reg[1]_0 ;
  input [1:0]\NEW_INTRO.MBn.pntr_dist_reg[1] ;
  input \NEW_INTRO.MBn.pntr_dist_reg[1]_0 ;
  input s_axis_1_tvalid;
  input s_axis_1_tlast;
  input s_axis_aclk;
  input [0:0]AR;
  input aclk;
  input out;

  wire [0:0]AR;
  wire [0:0]D;
  wire \NEW_INTRO.MBn.pntr_dist[1]_i_2_n_0 ;
  wire [1:0]\NEW_INTRO.MBn.pntr_dist_reg[0] ;
  wire [1:0]\NEW_INTRO.MBn.pntr_dist_reg[1] ;
  wire \NEW_INTRO.MBn.pntr_dist_reg[1]_0 ;
  wire [0:0]\NEW_INTRO.rd_pntr_reg[1] ;
  wire [1:0]Q;
  wire aclk;
  wire \gsync_stage[4].wr_stg_inst_n_1 ;
  wire out;
  wire \rd_pntr_bin_reg_n_0_[0] ;
  wire \rd_pntr_bin_reg_n_0_[1] ;
  wire [1:0]\rd_pntr_gc_reg[1]_0 ;
  wire \rd_pntr_gc_reg_n_0_[0] ;
  wire \rd_pntr_gc_reg_n_0_[1] ;
  wire [1:0]\rd_q[1]_38 ;
  wire [1:0]\rd_q[2]_40 ;
  wire [1:0]\rd_q[3]_42 ;
  wire [1:1]\rd_q[4]_44 ;
  wire s_axis_1_tlast;
  wire s_axis_1_tvalid;
  wire s_axis_aclk;
  wire \wr_pntr_gc_reg_n_0_[0] ;
  wire \wr_pntr_gc_reg_n_0_[1] ;
  wire [1:0]\wr_q[1]_37 ;
  wire [1:0]\wr_q[2]_39 ;
  wire [1:0]\wr_q[3]_41 ;

  LUT6 #(
    .INIT(64'h40007FFF7FFF4000)) 
    \NEW_INTRO.MBn.pntr_dist[0]_i_1 
       (.I0(\NEW_INTRO.MBn.pntr_dist_reg[1] [0]),
        .I1(\NEW_INTRO.MBn.pntr_dist_reg[1]_0 ),
        .I2(s_axis_1_tvalid),
        .I3(s_axis_1_tlast),
        .I4(Q[0]),
        .I5(\rd_pntr_bin_reg_n_0_[0] ),
        .O(\NEW_INTRO.MBn.pntr_dist_reg[0] [0]));
  LUT6 #(
    .INIT(64'h6FFFFFFF60000000)) 
    \NEW_INTRO.MBn.pntr_dist[1]_i_1 
       (.I0(\NEW_INTRO.MBn.pntr_dist_reg[1] [0]),
        .I1(\NEW_INTRO.MBn.pntr_dist_reg[1] [1]),
        .I2(\NEW_INTRO.MBn.pntr_dist_reg[1]_0 ),
        .I3(s_axis_1_tvalid),
        .I4(s_axis_1_tlast),
        .I5(\NEW_INTRO.MBn.pntr_dist[1]_i_2_n_0 ),
        .O(\NEW_INTRO.MBn.pntr_dist_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \NEW_INTRO.MBn.pntr_dist[1]_i_2 
       (.I0(\rd_pntr_bin_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\rd_pntr_bin_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\NEW_INTRO.MBn.pntr_dist[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \NEW_INTRO.rd_pntr[1]_i_2 
       (.I0(\rd_pntr_gc_reg[1]_0 [1]),
        .I1(\rd_pntr_gc_reg[1]_0 [0]),
        .O(\NEW_INTRO.rd_pntr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \NEW_INTRO.wr_pntr[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1 \gsync_stage[1].rd_stg_inst 
       (.D(\wr_q[1]_37 ),
        .Q({\wr_pntr_gc_reg_n_0_[1] ,\wr_pntr_gc_reg_n_0_[0] }),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_55 \gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[1]_38 ),
        .Q({\rd_pntr_gc_reg_n_0_[1] ,\rd_pntr_gc_reg_n_0_[0] }),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_56 \gsync_stage[2].rd_stg_inst 
       (.D(\wr_q[2]_39 ),
        .\Q_reg_reg[1]_0 (\wr_q[1]_37 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_57 \gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[2]_40 ),
        .\Q_reg_reg[1]_0 (\rd_q[1]_38 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_58 \gsync_stage[3].rd_stg_inst 
       (.D(\wr_q[3]_41 ),
        .\Q_reg_reg[1]_0 (\wr_q[2]_39 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_59 \gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[3]_42 ),
        .\Q_reg_reg[1]_0 (\rd_q[2]_40 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_60 \gsync_stage[4].rd_stg_inst 
       (.D(\wr_q[3]_41 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_61 \gsync_stage[4].wr_stg_inst 
       (.AR(AR),
        .D({\rd_q[4]_44 ,\gsync_stage[4].wr_stg_inst_n_1 }),
        .\Q_reg_reg[1]_0 (\rd_q[3]_42 ),
        .s_axis_aclk(s_axis_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gsync_stage[4].wr_stg_inst_n_1 ),
        .Q(\rd_pntr_bin_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_q[4]_44 ),
        .Q(\rd_pntr_bin_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\NEW_INTRO.rd_pntr_reg[1] ),
        .Q(\rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\rd_pntr_gc_reg[1]_0 [1]),
        .Q(\rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D),
        .Q(\wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(\wr_pntr_gc_reg_n_0_[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff
   (out,
    \Q_reg_reg[0]_0 ,
    m_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input [0:0]\Q_reg_reg[0]_0 ;
  input m_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]\Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire m_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_100
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_101
   (out,
    \Q_reg_reg[0]_0 ,
    aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_102
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_79
   (out,
    aclk,
    \Q_reg_reg[0]_0 );
  output out;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(1'b0),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_80
   (out,
    s_axis_aclk,
    \Q_reg_reg[0]_0 );
  output out;
  input s_axis_aclk;
  input \Q_reg_reg[0]_0 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(1'b0),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_81
   (out,
    \Q_reg_reg[0]_0 ,
    aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_82
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_83
   (out,
    \Q_reg_reg[0]_0 ,
    aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_84
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_85
   (out,
    aclk,
    \Q_reg_reg[0]_0 );
  input out;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(out),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_86
   (out,
    s_axis_aclk,
    \Q_reg_reg[0]_0 );
  input out;
  input s_axis_aclk;
  input \Q_reg_reg[0]_0 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire out;
  wire s_axis_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(out),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_87
   (out,
    \Q_reg_reg[0]_0 ,
    aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_88
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_89
   (out,
    \Q_reg_reg[0]_0 ,
    aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_90
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_91
   (out,
    \Q_reg_reg[0]_0 ,
    aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_92
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_93
   (out,
    aclk,
    \Q_reg_reg[0]_0 );
  input out;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(out),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_94
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_95
   (out,
    wr_pntr_gc,
    aclk,
    \Q_reg_reg[0]_0 );
  output out;
  input wr_pntr_gc;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire aclk;
  wire wr_pntr_gc;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(wr_pntr_gc),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_96
   (out,
    rd_pntr_gc,
    s_axis_aclk,
    \Q_reg_reg[0]_0 );
  output out;
  input rd_pntr_gc;
  input s_axis_aclk;
  input \Q_reg_reg[0]_0 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire rd_pntr_gc;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(rd_pntr_gc),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_97
   (out,
    \Q_reg_reg[0]_0 ,
    aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_98
   (out,
    \Q_reg_reg[0]_0 ,
    s_axis_aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input s_axis_aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire s_axis_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff_99
   (out,
    \Q_reg_reg[0]_0 ,
    aclk,
    \Q_reg_reg[0]_1 );
  output out;
  input \Q_reg_reg[0]_0 ;
  input aclk;
  input \Q_reg_reg[0]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_1 ),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0
   (D,
    Q,
    aclk,
    out);
  output [2:0]D;
  input [2:0]Q;
  input aclk;
  input out;

  wire [2:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire aclk;
  wire out;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_62
   (D,
    Q,
    s_axis_aclk,
    AR);
  output [2:0]D;
  input [2:0]Q;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire s_axis_aclk;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_63
   (D,
    \Q_reg_reg[2]_0 ,
    aclk,
    out);
  output [2:0]D;
  input [2:0]\Q_reg_reg[2]_0 ;
  input aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire [2:0]\Q_reg_reg[2]_0 ;
  wire aclk;
  wire out;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_64
   (D,
    \Q_reg_reg[2]_0 ,
    s_axis_aclk,
    AR);
  output [2:0]D;
  input [2:0]\Q_reg_reg[2]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire [2:0]\Q_reg_reg[2]_0 ;
  wire s_axis_aclk;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_65
   (D,
    \Q_reg_reg[2]_0 ,
    aclk,
    out);
  output [2:0]D;
  input [2:0]\Q_reg_reg[2]_0 ;
  input aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire [2:0]\Q_reg_reg[2]_0 ;
  wire aclk;
  wire out;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_66
   (D,
    \Q_reg_reg[2]_0 ,
    s_axis_aclk,
    AR);
  output [2:0]D;
  input [2:0]\Q_reg_reg[2]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire [2:0]\Q_reg_reg[2]_0 ;
  wire s_axis_aclk;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_67
   (D,
    aclk,
    out);
  input [2:0]D;
  input aclk;
  input out;

  wire [2:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(D[2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_68
   (out,
    D,
    s_axis_aclk,
    AR);
  output [2:0]out;
  input [2:0]D;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire s_axis_aclk;

  assign out[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_69
   (D,
    Q,
    aclk,
    out);
  output [2:0]D;
  input [2:0]Q;
  input aclk;
  input out;

  wire [2:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire aclk;
  wire out;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_70
   (D,
    Q,
    s_axis_aclk,
    AR);
  output [2:0]D;
  input [2:0]Q;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire s_axis_aclk;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_71
   (D,
    \Q_reg_reg[2]_0 ,
    aclk,
    out);
  output [2:0]D;
  input [2:0]\Q_reg_reg[2]_0 ;
  input aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire [2:0]\Q_reg_reg[2]_0 ;
  wire aclk;
  wire out;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_72
   (D,
    \Q_reg_reg[2]_0 ,
    s_axis_aclk,
    AR);
  output [2:0]D;
  input [2:0]\Q_reg_reg[2]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire [2:0]\Q_reg_reg[2]_0 ;
  wire s_axis_aclk;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_73
   (D,
    \Q_reg_reg[2]_0 ,
    aclk,
    out);
  output [2:0]D;
  input [2:0]\Q_reg_reg[2]_0 ;
  input aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire [2:0]\Q_reg_reg[2]_0 ;
  wire aclk;
  wire out;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[2]_0 [2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_74
   (D,
    \Q_reg_reg[2]_0 ,
    s_axis_aclk,
    AR);
  output [2:0]D;
  input [2:0]\Q_reg_reg[2]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire [2:0]\Q_reg_reg[2]_0 ;
  wire s_axis_aclk;

  assign D[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[2]_0 [2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_75
   (out,
    D,
    aclk,
    \Q_reg_reg[2]_0 );
  output [2:0]out;
  input [2:0]D;
  input aclk;
  input \Q_reg_reg[2]_0 ;

  wire [2:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire \Q_reg_reg[2]_0 ;
  wire aclk;

  assign out[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[2]_0 ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[2]_0 ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[2]_0 ),
        .D(D[2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized0_76
   (out,
    D,
    s_axis_aclk,
    AR);
  output [2:0]out;
  input [2:0]D;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [2:0]Q_reg;
  wire s_axis_aclk;

  assign out[2:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1
   (D,
    Q,
    aclk,
    out);
  output [1:0]D;
  input [1:0]Q;
  input aclk;
  input out;

  wire [1:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]Q_reg;
  wire aclk;
  wire out;

  assign D[1:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_55
   (D,
    Q,
    s_axis_aclk,
    AR);
  output [1:0]D;
  input [1:0]Q;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [1:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]Q_reg;
  wire s_axis_aclk;

  assign D[1:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_56
   (D,
    \Q_reg_reg[1]_0 ,
    aclk,
    out);
  output [1:0]D;
  input [1:0]\Q_reg_reg[1]_0 ;
  input aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]Q_reg;
  wire [1:0]\Q_reg_reg[1]_0 ;
  wire aclk;
  wire out;

  assign D[1:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[1]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[1]_0 [1]),
        .Q(Q_reg[1]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_57
   (D,
    \Q_reg_reg[1]_0 ,
    s_axis_aclk,
    AR);
  output [1:0]D;
  input [1:0]\Q_reg_reg[1]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]Q_reg;
  wire [1:0]\Q_reg_reg[1]_0 ;
  wire s_axis_aclk;

  assign D[1:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[1]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[1]_0 [1]),
        .Q(Q_reg[1]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_58
   (D,
    \Q_reg_reg[1]_0 ,
    aclk,
    out);
  output [1:0]D;
  input [1:0]\Q_reg_reg[1]_0 ;
  input aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]Q_reg;
  wire [1:0]\Q_reg_reg[1]_0 ;
  wire aclk;
  wire out;

  assign D[1:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[1]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[1]_0 [1]),
        .Q(Q_reg[1]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_59
   (D,
    \Q_reg_reg[1]_0 ,
    s_axis_aclk,
    AR);
  output [1:0]D;
  input [1:0]\Q_reg_reg[1]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]Q_reg;
  wire [1:0]\Q_reg_reg[1]_0 ;
  wire s_axis_aclk;

  assign D[1:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[1]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[1]_0 [1]),
        .Q(Q_reg[1]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_60
   (D,
    aclk,
    out);
  input [1:0]D;
  input aclk;
  input out;

  wire [1:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]Q_reg;
  wire aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(D[1]),
        .Q(Q_reg[1]));
endmodule

(* ORIG_REF_NAME = "axis_accelerator_adapter_v2_1_16_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff__parameterized1_61
   (D,
    \Q_reg_reg[1]_0 ,
    s_axis_aclk,
    AR);
  output [1:0]D;
  input [1:0]\Q_reg_reg[1]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]\^D ;
  (* async_reg = "true" *) (* msgon = "true" *) wire [1:0]Q_reg;
  wire [1:0]\Q_reg_reg[1]_0 ;
  wire s_axis_aclk;

  assign D[1] = Q_reg[1];
  assign D[0] = \^D [0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[1]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[1]_0 [1]),
        .Q(Q_reg[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[0]),
        .I1(Q_reg[1]),
        .O(\^D ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dp_bank_sdp_v6
   (ap_iarg_dout,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_0_tvalid,
    out,
    ap_iarg_addr,
    Q,
    S_AXIS_TDATA);
  output [7:0]ap_iarg_dout;
  input aclk;
  input s_axis_aclk;
  input [0:0]ap_iarg_ce;
  input s_axis_0_tvalid;
  input out;
  input [9:0]ap_iarg_addr;
  input [6:0]Q;
  input [63:0]S_AXIS_TDATA;

  wire [6:0]Q;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [9:0]ap_iarg_addr;
  wire [0:0]ap_iarg_ce;
  wire [7:0]ap_iarg_dout;
  wire out;
  wire s_axis_0_tvalid;
  wire s_axis_aclk;
  wire \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ap_iarg_addr,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI(S_AXIS_TDATA[31:0]),
        .DIBDI(S_AXIS_TDATA[63:32]),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:8],ap_iarg_dout}),
        .DOBDO(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_0_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_PORT_64_GEN.BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

(* CHECK_LICENSE_TYPE = "dtpu_axis_accelerator_ada_0_0,axis_accelerator_adapter,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axis_accelerator_adapter,Vivado 2019.2.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axis_aclk,
    s_axis_aresetn,
    s_axis_0_tvalid,
    s_axis_0_tready,
    s_axis_0_tdata,
    s_axis_0_tlast,
    s_axis_0_tid,
    s_axis_0_tdest,
    s_axis_0_tuser,
    s_axis_1_tvalid,
    s_axis_1_tready,
    s_axis_1_tdata,
    s_axis_1_tlast,
    s_axis_1_tid,
    s_axis_1_tdest,
    s_axis_1_tuser,
    s_axis_2_tvalid,
    s_axis_2_tready,
    s_axis_2_tdata,
    s_axis_2_tlast,
    s_axis_2_tid,
    s_axis_2_tdest,
    s_axis_2_tuser,
    ap_iarg_0_clk,
    ap_iarg_0_rst,
    ap_iarg_0_addr,
    ap_iarg_0_ce,
    ap_iarg_0_we,
    ap_iarg_0_din,
    ap_iarg_0_dout,
    ap_iarg_1_clk,
    ap_iarg_1_rst,
    ap_iarg_1_addr,
    ap_iarg_1_ce,
    ap_iarg_1_we,
    ap_iarg_1_din,
    ap_iarg_1_dout,
    ap_fifo_iarg_2_dout,
    ap_fifo_iarg_2_read,
    ap_fifo_iarg_2_empty_n,
    m_axis_aclk,
    m_axis_aresetn,
    m_axis_0_tvalid,
    m_axis_0_tready,
    m_axis_0_tdata,
    m_axis_0_tlast,
    m_axis_0_tid,
    m_axis_0_tdest,
    m_axis_0_tuser,
    ap_fifo_oarg_0_din,
    ap_fifo_oarg_0_write,
    ap_fifo_oarg_0_full_n,
    aclk,
    aresetn,
    ap_start,
    ap_ready,
    ap_done,
    ap_continue,
    ap_idle,
    interrupt);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN dtpu_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [12:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [12:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axis_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axis_aclk, ASSOCIATED_BUSIF S_AXIS_0:S_AXIS_1:S_AXIS_2:S_AXIS_3:S_AXIS_4:S_AXIS_5:S_AXIS_6:S_AXIS_7, ASSOCIATED_RESET s_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, INSERT_VIP 0" *) input s_axis_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axis_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axis_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axis_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_0 TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 4, TUSER_WIDTH 8, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_0_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_0 TREADY" *) output s_axis_0_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_0 TDATA" *) input [63:0]s_axis_0_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_0 TLAST" *) input s_axis_0_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_0 TID" *) input [3:0]s_axis_0_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_0 TDEST" *) input [3:0]s_axis_0_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_0 TUSER" *) input [7:0]s_axis_0_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_1 TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_1, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 4, TUSER_WIDTH 8, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_1_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_1 TREADY" *) output s_axis_1_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_1 TDATA" *) input [63:0]s_axis_1_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_1 TLAST" *) input s_axis_1_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_1 TID" *) input [3:0]s_axis_1_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_1 TDEST" *) input [3:0]s_axis_1_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_1 TUSER" *) input [7:0]s_axis_1_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_2 TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_2, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 4, TUSER_WIDTH 8, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_2_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_2 TREADY" *) output s_axis_2_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_2 TDATA" *) input [63:0]s_axis_2_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_2 TLAST" *) input s_axis_2_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_2 TID" *) input [3:0]s_axis_2_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_2 TDEST" *) input [3:0]s_axis_2_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_2 TUSER" *) input [7:0]s_axis_2_tuser;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AP_BRAM_IARG_0, MASTER_TYPE BRAM_CTRL, MEM_SIZE 1024, MEM_WIDTH 8, MEM_ECC no, READ_LATENCY 1" *) input ap_iarg_0_clk;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 RST" *) input ap_iarg_0_rst;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 ADDR" *) input [31:0]ap_iarg_0_addr;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 EN" *) input ap_iarg_0_ce;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 WE" *) input [0:0]ap_iarg_0_we;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 DIN" *) input [7:0]ap_iarg_0_din;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_0 DOUT" *) output [7:0]ap_iarg_0_dout;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AP_BRAM_IARG_1, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 64, MEM_ECC no, READ_LATENCY 1" *) input ap_iarg_1_clk;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 RST" *) input ap_iarg_1_rst;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 ADDR" *) input [31:0]ap_iarg_1_addr;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 EN" *) input ap_iarg_1_ce;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 WE" *) input [7:0]ap_iarg_1_we;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 DIN" *) input [63:0]ap_iarg_1_din;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 AP_BRAM_IARG_1 DOUT" *) output [63:0]ap_iarg_1_dout;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_read:1.0 AP_FIFO_IARG_2 RD_DATA" *) output [63:0]ap_fifo_iarg_2_dout;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_read:1.0 AP_FIFO_IARG_2 RD_EN" *) input ap_fifo_iarg_2_read;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_read:1.0 AP_FIFO_IARG_2 EMPTY_N" *) output ap_fifo_iarg_2_empty_n;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 m_axis_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axis_aclk, ASSOCIATED_BUSIF M_AXIS_0:M_AXIS_1:M_AXIS_2:M_AXIS_3:M_AXIS_4:M_AXIS_5:M_AXIS_6:M_AXIS_7, ASSOCIATED_RESET m_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, INSERT_VIP 0" *) input m_axis_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 m_axis_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axis_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m_axis_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_0 TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 4, TID_WIDTH 4, TUSER_WIDTH 8, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_0_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_0 TREADY" *) input m_axis_0_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_0 TDATA" *) output [63:0]m_axis_0_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_0 TLAST" *) output m_axis_0_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_0 TID" *) output [3:0]m_axis_0_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_0 TDEST" *) output [3:0]m_axis_0_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_0 TUSER" *) output [7:0]m_axis_0_tuser;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_write:1.0 AP_FIFO_OARG_0 WR_DATA" *) input [63:0]ap_fifo_oarg_0_din;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_write:1.0 AP_FIFO_OARG_0 WR_EN" *) input ap_fifo_oarg_0_write;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_write:1.0 AP_FIFO_OARG_0 FULL_N" *) output ap_fifo_oarg_0_full_n;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF AP_CTRL, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN dtpu_clk, INSERT_VIP 0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output aresetn;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_start" *) output ap_start;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_ready" *) input ap_ready;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_done" *) input ap_done;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_continue" *) output ap_continue;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 AP_CTRL ap_idle" *) input ap_idle;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire aclk;
  wire ap_continue;
  wire ap_done;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire [63:0]ap_fifo_oarg_0_din;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire [31:0]ap_iarg_0_addr;
  wire ap_iarg_0_ce;
  wire ap_iarg_0_clk;
  wire [7:0]ap_iarg_0_din;
  wire [7:0]ap_iarg_0_dout;
  wire ap_iarg_0_rst;
  wire [0:0]ap_iarg_0_we;
  wire [31:0]ap_iarg_1_addr;
  wire ap_iarg_1_ce;
  wire ap_iarg_1_clk;
  wire [63:0]ap_iarg_1_din;
  wire [63:0]ap_iarg_1_dout;
  wire ap_iarg_1_rst;
  wire [7:0]ap_iarg_1_we;
  wire ap_idle;
  wire ap_ready;
  wire ap_start;
  wire aresetn;
  wire interrupt;
  wire [63:0]m_axis_0_tdata;
  wire [3:0]m_axis_0_tdest;
  wire [3:0]m_axis_0_tid;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire [7:0]m_axis_0_tuser;
  wire m_axis_0_tvalid;
  wire m_axis_aclk;
  wire m_axis_aresetn;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [63:0]s_axis_0_tdata;
  wire [3:0]s_axis_0_tdest;
  wire [3:0]s_axis_0_tid;
  wire s_axis_0_tlast;
  wire s_axis_0_tready;
  wire [7:0]s_axis_0_tuser;
  wire s_axis_0_tvalid;
  wire [63:0]s_axis_1_tdata;
  wire [3:0]s_axis_1_tdest;
  wire [3:0]s_axis_1_tid;
  wire s_axis_1_tlast;
  wire s_axis_1_tready;
  wire [7:0]s_axis_1_tuser;
  wire s_axis_1_tvalid;
  wire [63:0]s_axis_2_tdata;
  wire [3:0]s_axis_2_tdest;
  wire [3:0]s_axis_2_tid;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire [7:0]s_axis_2_tuser;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire NLW_U0_ap_fifo_iarg_0_empty_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_iarg_1_empty_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_iarg_3_empty_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_iarg_4_empty_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_iarg_5_empty_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_iarg_6_empty_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_iarg_7_empty_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_oarg_1_full_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_oarg_2_full_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_oarg_3_full_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_oarg_4_full_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_oarg_5_full_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_oarg_6_full_n_UNCONNECTED;
  wire NLW_U0_ap_fifo_oarg_7_full_n_UNCONNECTED;
  wire NLW_U0_ap_iscalar_0_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_10_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_11_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_12_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_13_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_14_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_15_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_1_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_2_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_3_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_4_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_5_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_6_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_7_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_8_vld_UNCONNECTED;
  wire NLW_U0_ap_iscalar_9_vld_UNCONNECTED;
  wire NLW_U0_ap_oscalar_0_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_10_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_11_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_12_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_13_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_14_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_15_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_1_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_2_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_3_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_4_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_5_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_6_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_7_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_8_ack_UNCONNECTED;
  wire NLW_U0_ap_oscalar_9_ack_UNCONNECTED;
  wire NLW_U0_m_axis_1_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_1_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_2_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_2_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_3_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_3_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_4_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_4_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_5_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_5_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_6_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_6_tvalid_UNCONNECTED;
  wire NLW_U0_m_axis_7_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_7_tvalid_UNCONNECTED;
  wire NLW_U0_s_axis_3_tready_UNCONNECTED;
  wire NLW_U0_s_axis_4_tready_UNCONNECTED;
  wire NLW_U0_s_axis_5_tready_UNCONNECTED;
  wire NLW_U0_s_axis_6_tready_UNCONNECTED;
  wire NLW_U0_s_axis_7_tready_UNCONNECTED;
  wire [7:0]NLW_U0_ap_fifo_iarg_0_dout_UNCONNECTED;
  wire [63:0]NLW_U0_ap_fifo_iarg_1_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_fifo_iarg_3_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_fifo_iarg_4_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_fifo_iarg_5_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_fifo_iarg_6_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_fifo_iarg_7_dout_UNCONNECTED;
  wire [63:0]NLW_U0_ap_iarg_2_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iarg_3_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iarg_4_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iarg_5_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iarg_6_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iarg_7_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_10_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_11_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_12_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_13_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_14_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_15_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_1_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_2_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_3_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_4_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_5_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_6_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_7_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_8_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_iscalar_9_dout_UNCONNECTED;
  wire [63:0]NLW_U0_ap_oarg_0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_oarg_1_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_oarg_2_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_oarg_3_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_oarg_4_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_oarg_5_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_oarg_6_dout_UNCONNECTED;
  wire [31:0]NLW_U0_ap_oarg_7_dout_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_0_tkeep_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_0_tstrb_UNCONNECTED;
  wire [63:0]NLW_U0_m_axis_1_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_1_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_1_tid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_1_tkeep_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_1_tstrb_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_1_tuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axis_2_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_2_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_2_tid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_2_tkeep_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_2_tstrb_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_2_tuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axis_3_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_3_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_3_tid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_3_tkeep_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_3_tstrb_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_3_tuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axis_4_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_4_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_4_tid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_4_tkeep_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_4_tstrb_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_4_tuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axis_5_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_5_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_5_tid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_5_tkeep_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_5_tstrb_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_5_tuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axis_6_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_6_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_6_tid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_6_tkeep_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_6_tstrb_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_6_tuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axis_7_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_7_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_7_tid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_7_tkeep_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_7_tstrb_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_7_tuser_UNCONNECTED;

  (* C_AP_ADAPTER_ID = "1" *) 
  (* C_AP_IARG_0_DWIDTH = "8" *) 
  (* C_AP_IARG_1_DWIDTH = "64" *) 
  (* C_AP_IARG_2_DWIDTH = "64" *) 
  (* C_AP_IARG_3_DWIDTH = "32" *) 
  (* C_AP_IARG_4_DWIDTH = "32" *) 
  (* C_AP_IARG_5_DWIDTH = "32" *) 
  (* C_AP_IARG_6_DWIDTH = "32" *) 
  (* C_AP_IARG_7_DWIDTH = "32" *) 
  (* C_AP_IARG_DIM_1 = "256'b0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000" *) 
  (* C_AP_IARG_DIM_2 = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_AP_IARG_FORMAT_DIM = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_AP_IARG_FORMAT_FACTOR = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_AP_IARG_FORMAT_TYPE = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_AP_IARG_MB_DEPTH = "256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000001" *) 
  (* C_AP_IARG_N_DIM = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_AP_IARG_TYPE = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_AP_IARG_WIDTH = "256'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000001000" *) 
  (* C_AP_ISCALAR_DOUT_WIDTH = "32" *) 
  (* C_AP_ISCALAR_IO_DOUT_WIDTH = "32" *) 
  (* C_AP_OARG_0_DWIDTH = "64" *) 
  (* C_AP_OARG_1_DWIDTH = "32" *) 
  (* C_AP_OARG_2_DWIDTH = "32" *) 
  (* C_AP_OARG_3_DWIDTH = "32" *) 
  (* C_AP_OARG_4_DWIDTH = "32" *) 
  (* C_AP_OARG_5_DWIDTH = "32" *) 
  (* C_AP_OARG_6_DWIDTH = "32" *) 
  (* C_AP_OARG_7_DWIDTH = "32" *) 
  (* C_AP_OARG_DIM = "1024'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000010000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000001000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000010000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000010000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000" *) 
  (* C_AP_OARG_DIM_1 = "256'b0000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000" *) 
  (* C_AP_OARG_DIM_2 = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_AP_OARG_FORMAT_DIM = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_AP_OARG_FORMAT_FACTOR = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_AP_OARG_FORMAT_TYPE = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_AP_OARG_MB_DEPTH = "256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100" *) 
  (* C_AP_OARG_N_DIM = "256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_AP_OARG_TYPE = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* C_AP_OARG_WIDTH = "256'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000" *) 
  (* C_AP_OSCALAR_DIN_WIDTH = "32" *) 
  (* C_AP_OSCALAR_IO_DIN_WIDTH = "32" *) 
  (* C_ENABLE_STREAM_CLK = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INPUT_SCALAR_0_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_10_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_11_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_12_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_13_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_14_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_15_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_1_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_2_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_3_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_4_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_5_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_6_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_7_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_8_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_9_WIDTH = "32" *) 
  (* C_INPUT_SCALAR_DWIDTH = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* C_INPUT_SCALAR_MODE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_M_AXIS_TDATA_WIDTH = "64" *) 
  (* C_M_AXIS_TDEST_WIDTH = "4" *) 
  (* C_M_AXIS_TID_WIDTH = "4" *) 
  (* C_M_AXIS_TUSER_WIDTH = "8" *) 
  (* C_NONE = "2" *) 
  (* C_N_INOUT_SCALARS = "0" *) 
  (* C_N_INPUT_ARGS = "3" *) 
  (* C_N_INPUT_SCALARS = "0" *) 
  (* C_N_OUTPUT_ARGS = "1" *) 
  (* C_N_OUTPUT_SCALARS = "0" *) 
  (* C_OUTPUT_SCALAR_0_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_10_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_11_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_12_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_13_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_14_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_15_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_1_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_2_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_3_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_4_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_5_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_6_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_7_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_8_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_9_WIDTH = "32" *) 
  (* C_OUTPUT_SCALAR_DWIDTH = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* C_OUTPUT_SCALAR_MODE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_HAS_TKEEP = "0" *) 
  (* C_S_AXIS_HAS_TSTRB = "0" *) 
  (* C_S_AXIS_TDATA_WIDTH = "64" *) 
  (* C_S_AXIS_TDEST_WIDTH = "4" *) 
  (* C_S_AXIS_TID_WIDTH = "4" *) 
  (* C_S_AXIS_TUSER_WIDTH = "8" *) 
  (* C_S_AXI_ADDR_WIDTH = "13" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter U0
       (.aclk(aclk),
        .ap_continue(ap_continue),
        .ap_done(ap_done),
        .ap_fifo_iarg_0_dout(NLW_U0_ap_fifo_iarg_0_dout_UNCONNECTED[7:0]),
        .ap_fifo_iarg_0_empty_n(NLW_U0_ap_fifo_iarg_0_empty_n_UNCONNECTED),
        .ap_fifo_iarg_0_read(1'b0),
        .ap_fifo_iarg_1_dout(NLW_U0_ap_fifo_iarg_1_dout_UNCONNECTED[63:0]),
        .ap_fifo_iarg_1_empty_n(NLW_U0_ap_fifo_iarg_1_empty_n_UNCONNECTED),
        .ap_fifo_iarg_1_read(1'b0),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .ap_fifo_iarg_3_dout(NLW_U0_ap_fifo_iarg_3_dout_UNCONNECTED[31:0]),
        .ap_fifo_iarg_3_empty_n(NLW_U0_ap_fifo_iarg_3_empty_n_UNCONNECTED),
        .ap_fifo_iarg_3_read(1'b0),
        .ap_fifo_iarg_4_dout(NLW_U0_ap_fifo_iarg_4_dout_UNCONNECTED[31:0]),
        .ap_fifo_iarg_4_empty_n(NLW_U0_ap_fifo_iarg_4_empty_n_UNCONNECTED),
        .ap_fifo_iarg_4_read(1'b0),
        .ap_fifo_iarg_5_dout(NLW_U0_ap_fifo_iarg_5_dout_UNCONNECTED[31:0]),
        .ap_fifo_iarg_5_empty_n(NLW_U0_ap_fifo_iarg_5_empty_n_UNCONNECTED),
        .ap_fifo_iarg_5_read(1'b0),
        .ap_fifo_iarg_6_dout(NLW_U0_ap_fifo_iarg_6_dout_UNCONNECTED[31:0]),
        .ap_fifo_iarg_6_empty_n(NLW_U0_ap_fifo_iarg_6_empty_n_UNCONNECTED),
        .ap_fifo_iarg_6_read(1'b0),
        .ap_fifo_iarg_7_dout(NLW_U0_ap_fifo_iarg_7_dout_UNCONNECTED[31:0]),
        .ap_fifo_iarg_7_empty_n(NLW_U0_ap_fifo_iarg_7_empty_n_UNCONNECTED),
        .ap_fifo_iarg_7_read(1'b0),
        .ap_fifo_oarg_0_din(ap_fifo_oarg_0_din),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_fifo_oarg_1_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_fifo_oarg_1_full_n(NLW_U0_ap_fifo_oarg_1_full_n_UNCONNECTED),
        .ap_fifo_oarg_1_write(1'b0),
        .ap_fifo_oarg_2_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_fifo_oarg_2_full_n(NLW_U0_ap_fifo_oarg_2_full_n_UNCONNECTED),
        .ap_fifo_oarg_2_write(1'b0),
        .ap_fifo_oarg_3_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_fifo_oarg_3_full_n(NLW_U0_ap_fifo_oarg_3_full_n_UNCONNECTED),
        .ap_fifo_oarg_3_write(1'b0),
        .ap_fifo_oarg_4_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_fifo_oarg_4_full_n(NLW_U0_ap_fifo_oarg_4_full_n_UNCONNECTED),
        .ap_fifo_oarg_4_write(1'b0),
        .ap_fifo_oarg_5_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_fifo_oarg_5_full_n(NLW_U0_ap_fifo_oarg_5_full_n_UNCONNECTED),
        .ap_fifo_oarg_5_write(1'b0),
        .ap_fifo_oarg_6_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_fifo_oarg_6_full_n(NLW_U0_ap_fifo_oarg_6_full_n_UNCONNECTED),
        .ap_fifo_oarg_6_write(1'b0),
        .ap_fifo_oarg_7_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_fifo_oarg_7_full_n(NLW_U0_ap_fifo_oarg_7_full_n_UNCONNECTED),
        .ap_fifo_oarg_7_write(1'b0),
        .ap_iarg_0_addr(ap_iarg_0_addr),
        .ap_iarg_0_ce(ap_iarg_0_ce),
        .ap_iarg_0_clk(ap_iarg_0_clk),
        .ap_iarg_0_din(ap_iarg_0_din),
        .ap_iarg_0_dout(ap_iarg_0_dout),
        .ap_iarg_0_rst(ap_iarg_0_rst),
        .ap_iarg_0_we(ap_iarg_0_we),
        .ap_iarg_1_addr(ap_iarg_1_addr),
        .ap_iarg_1_ce(ap_iarg_1_ce),
        .ap_iarg_1_clk(ap_iarg_1_clk),
        .ap_iarg_1_din(ap_iarg_1_din),
        .ap_iarg_1_dout(ap_iarg_1_dout),
        .ap_iarg_1_rst(ap_iarg_1_rst),
        .ap_iarg_1_we(ap_iarg_1_we),
        .ap_iarg_2_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_2_ce(1'b0),
        .ap_iarg_2_clk(1'b0),
        .ap_iarg_2_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_2_dout(NLW_U0_ap_iarg_2_dout_UNCONNECTED[63:0]),
        .ap_iarg_2_rst(1'b0),
        .ap_iarg_2_we({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_3_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_3_ce(1'b0),
        .ap_iarg_3_clk(1'b0),
        .ap_iarg_3_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_3_dout(NLW_U0_ap_iarg_3_dout_UNCONNECTED[31:0]),
        .ap_iarg_3_rst(1'b0),
        .ap_iarg_3_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_4_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_4_ce(1'b0),
        .ap_iarg_4_clk(1'b0),
        .ap_iarg_4_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_4_dout(NLW_U0_ap_iarg_4_dout_UNCONNECTED[31:0]),
        .ap_iarg_4_rst(1'b0),
        .ap_iarg_4_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_5_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_5_ce(1'b0),
        .ap_iarg_5_clk(1'b0),
        .ap_iarg_5_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_5_dout(NLW_U0_ap_iarg_5_dout_UNCONNECTED[31:0]),
        .ap_iarg_5_rst(1'b0),
        .ap_iarg_5_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_6_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_6_ce(1'b0),
        .ap_iarg_6_clk(1'b0),
        .ap_iarg_6_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_6_dout(NLW_U0_ap_iarg_6_dout_UNCONNECTED[31:0]),
        .ap_iarg_6_rst(1'b0),
        .ap_iarg_6_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_7_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_7_ce(1'b0),
        .ap_iarg_7_clk(1'b0),
        .ap_iarg_7_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_iarg_7_dout(NLW_U0_ap_iarg_7_dout_UNCONNECTED[31:0]),
        .ap_iarg_7_rst(1'b0),
        .ap_iarg_7_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_idle(ap_idle),
        .ap_iscalar_0_ack(1'b0),
        .ap_iscalar_0_dout(NLW_U0_ap_iscalar_0_dout_UNCONNECTED[31:0]),
        .ap_iscalar_0_vld(NLW_U0_ap_iscalar_0_vld_UNCONNECTED),
        .ap_iscalar_10_ack(1'b0),
        .ap_iscalar_10_dout(NLW_U0_ap_iscalar_10_dout_UNCONNECTED[31:0]),
        .ap_iscalar_10_vld(NLW_U0_ap_iscalar_10_vld_UNCONNECTED),
        .ap_iscalar_11_ack(1'b0),
        .ap_iscalar_11_dout(NLW_U0_ap_iscalar_11_dout_UNCONNECTED[31:0]),
        .ap_iscalar_11_vld(NLW_U0_ap_iscalar_11_vld_UNCONNECTED),
        .ap_iscalar_12_ack(1'b0),
        .ap_iscalar_12_dout(NLW_U0_ap_iscalar_12_dout_UNCONNECTED[31:0]),
        .ap_iscalar_12_vld(NLW_U0_ap_iscalar_12_vld_UNCONNECTED),
        .ap_iscalar_13_ack(1'b0),
        .ap_iscalar_13_dout(NLW_U0_ap_iscalar_13_dout_UNCONNECTED[31:0]),
        .ap_iscalar_13_vld(NLW_U0_ap_iscalar_13_vld_UNCONNECTED),
        .ap_iscalar_14_ack(1'b0),
        .ap_iscalar_14_dout(NLW_U0_ap_iscalar_14_dout_UNCONNECTED[31:0]),
        .ap_iscalar_14_vld(NLW_U0_ap_iscalar_14_vld_UNCONNECTED),
        .ap_iscalar_15_ack(1'b0),
        .ap_iscalar_15_dout(NLW_U0_ap_iscalar_15_dout_UNCONNECTED[31:0]),
        .ap_iscalar_15_vld(NLW_U0_ap_iscalar_15_vld_UNCONNECTED),
        .ap_iscalar_1_ack(1'b0),
        .ap_iscalar_1_dout(NLW_U0_ap_iscalar_1_dout_UNCONNECTED[31:0]),
        .ap_iscalar_1_vld(NLW_U0_ap_iscalar_1_vld_UNCONNECTED),
        .ap_iscalar_2_ack(1'b0),
        .ap_iscalar_2_dout(NLW_U0_ap_iscalar_2_dout_UNCONNECTED[31:0]),
        .ap_iscalar_2_vld(NLW_U0_ap_iscalar_2_vld_UNCONNECTED),
        .ap_iscalar_3_ack(1'b0),
        .ap_iscalar_3_dout(NLW_U0_ap_iscalar_3_dout_UNCONNECTED[31:0]),
        .ap_iscalar_3_vld(NLW_U0_ap_iscalar_3_vld_UNCONNECTED),
        .ap_iscalar_4_ack(1'b0),
        .ap_iscalar_4_dout(NLW_U0_ap_iscalar_4_dout_UNCONNECTED[31:0]),
        .ap_iscalar_4_vld(NLW_U0_ap_iscalar_4_vld_UNCONNECTED),
        .ap_iscalar_5_ack(1'b0),
        .ap_iscalar_5_dout(NLW_U0_ap_iscalar_5_dout_UNCONNECTED[31:0]),
        .ap_iscalar_5_vld(NLW_U0_ap_iscalar_5_vld_UNCONNECTED),
        .ap_iscalar_6_ack(1'b0),
        .ap_iscalar_6_dout(NLW_U0_ap_iscalar_6_dout_UNCONNECTED[31:0]),
        .ap_iscalar_6_vld(NLW_U0_ap_iscalar_6_vld_UNCONNECTED),
        .ap_iscalar_7_ack(1'b0),
        .ap_iscalar_7_dout(NLW_U0_ap_iscalar_7_dout_UNCONNECTED[31:0]),
        .ap_iscalar_7_vld(NLW_U0_ap_iscalar_7_vld_UNCONNECTED),
        .ap_iscalar_8_ack(1'b0),
        .ap_iscalar_8_dout(NLW_U0_ap_iscalar_8_dout_UNCONNECTED[31:0]),
        .ap_iscalar_8_vld(NLW_U0_ap_iscalar_8_vld_UNCONNECTED),
        .ap_iscalar_9_ack(1'b0),
        .ap_iscalar_9_dout(NLW_U0_ap_iscalar_9_dout_UNCONNECTED[31:0]),
        .ap_iscalar_9_vld(NLW_U0_ap_iscalar_9_vld_UNCONNECTED),
        .ap_oarg_0_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_0_ce(1'b0),
        .ap_oarg_0_clk(1'b0),
        .ap_oarg_0_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_0_dout(NLW_U0_ap_oarg_0_dout_UNCONNECTED[63:0]),
        .ap_oarg_0_rst(1'b0),
        .ap_oarg_0_we({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_1_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_1_ce(1'b0),
        .ap_oarg_1_clk(1'b0),
        .ap_oarg_1_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_1_dout(NLW_U0_ap_oarg_1_dout_UNCONNECTED[31:0]),
        .ap_oarg_1_rst(1'b0),
        .ap_oarg_1_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_2_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_2_ce(1'b0),
        .ap_oarg_2_clk(1'b0),
        .ap_oarg_2_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_2_dout(NLW_U0_ap_oarg_2_dout_UNCONNECTED[31:0]),
        .ap_oarg_2_rst(1'b0),
        .ap_oarg_2_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_3_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_3_ce(1'b0),
        .ap_oarg_3_clk(1'b0),
        .ap_oarg_3_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_3_dout(NLW_U0_ap_oarg_3_dout_UNCONNECTED[31:0]),
        .ap_oarg_3_rst(1'b0),
        .ap_oarg_3_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_4_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_4_ce(1'b0),
        .ap_oarg_4_clk(1'b0),
        .ap_oarg_4_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_4_dout(NLW_U0_ap_oarg_4_dout_UNCONNECTED[31:0]),
        .ap_oarg_4_rst(1'b0),
        .ap_oarg_4_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_5_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_5_ce(1'b0),
        .ap_oarg_5_clk(1'b0),
        .ap_oarg_5_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_5_dout(NLW_U0_ap_oarg_5_dout_UNCONNECTED[31:0]),
        .ap_oarg_5_rst(1'b0),
        .ap_oarg_5_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_6_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_6_ce(1'b0),
        .ap_oarg_6_clk(1'b0),
        .ap_oarg_6_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_6_dout(NLW_U0_ap_oarg_6_dout_UNCONNECTED[31:0]),
        .ap_oarg_6_rst(1'b0),
        .ap_oarg_6_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_7_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_7_ce(1'b0),
        .ap_oarg_7_clk(1'b0),
        .ap_oarg_7_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oarg_7_dout(NLW_U0_ap_oarg_7_dout_UNCONNECTED[31:0]),
        .ap_oarg_7_rst(1'b0),
        .ap_oarg_7_we({1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_0_ack(NLW_U0_ap_oscalar_0_ack_UNCONNECTED),
        .ap_oscalar_0_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_0_vld(1'b0),
        .ap_oscalar_10_ack(NLW_U0_ap_oscalar_10_ack_UNCONNECTED),
        .ap_oscalar_10_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_10_vld(1'b0),
        .ap_oscalar_11_ack(NLW_U0_ap_oscalar_11_ack_UNCONNECTED),
        .ap_oscalar_11_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_11_vld(1'b0),
        .ap_oscalar_12_ack(NLW_U0_ap_oscalar_12_ack_UNCONNECTED),
        .ap_oscalar_12_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_12_vld(1'b0),
        .ap_oscalar_13_ack(NLW_U0_ap_oscalar_13_ack_UNCONNECTED),
        .ap_oscalar_13_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_13_vld(1'b0),
        .ap_oscalar_14_ack(NLW_U0_ap_oscalar_14_ack_UNCONNECTED),
        .ap_oscalar_14_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_14_vld(1'b0),
        .ap_oscalar_15_ack(NLW_U0_ap_oscalar_15_ack_UNCONNECTED),
        .ap_oscalar_15_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_15_vld(1'b0),
        .ap_oscalar_1_ack(NLW_U0_ap_oscalar_1_ack_UNCONNECTED),
        .ap_oscalar_1_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_1_vld(1'b0),
        .ap_oscalar_2_ack(NLW_U0_ap_oscalar_2_ack_UNCONNECTED),
        .ap_oscalar_2_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_2_vld(1'b0),
        .ap_oscalar_3_ack(NLW_U0_ap_oscalar_3_ack_UNCONNECTED),
        .ap_oscalar_3_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_3_vld(1'b0),
        .ap_oscalar_4_ack(NLW_U0_ap_oscalar_4_ack_UNCONNECTED),
        .ap_oscalar_4_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_4_vld(1'b0),
        .ap_oscalar_5_ack(NLW_U0_ap_oscalar_5_ack_UNCONNECTED),
        .ap_oscalar_5_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_5_vld(1'b0),
        .ap_oscalar_6_ack(NLW_U0_ap_oscalar_6_ack_UNCONNECTED),
        .ap_oscalar_6_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_6_vld(1'b0),
        .ap_oscalar_7_ack(NLW_U0_ap_oscalar_7_ack_UNCONNECTED),
        .ap_oscalar_7_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_7_vld(1'b0),
        .ap_oscalar_8_ack(NLW_U0_ap_oscalar_8_ack_UNCONNECTED),
        .ap_oscalar_8_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_8_vld(1'b0),
        .ap_oscalar_9_ack(NLW_U0_ap_oscalar_9_ack_UNCONNECTED),
        .ap_oscalar_9_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_oscalar_9_vld(1'b0),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .aresetn(aresetn),
        .interrupt(interrupt),
        .m_axis_0_aclk(1'b0),
        .m_axis_0_aresetn(1'b0),
        .m_axis_0_tdata(m_axis_0_tdata),
        .m_axis_0_tdest(m_axis_0_tdest),
        .m_axis_0_tid(m_axis_0_tid),
        .m_axis_0_tkeep(NLW_U0_m_axis_0_tkeep_UNCONNECTED[7:0]),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_0_tstrb(NLW_U0_m_axis_0_tstrb_UNCONNECTED[7:0]),
        .m_axis_0_tuser(m_axis_0_tuser),
        .m_axis_0_tvalid(m_axis_0_tvalid),
        .m_axis_1_aclk(1'b0),
        .m_axis_1_aresetn(1'b0),
        .m_axis_1_tdata(NLW_U0_m_axis_1_tdata_UNCONNECTED[63:0]),
        .m_axis_1_tdest(NLW_U0_m_axis_1_tdest_UNCONNECTED[3:0]),
        .m_axis_1_tid(NLW_U0_m_axis_1_tid_UNCONNECTED[3:0]),
        .m_axis_1_tkeep(NLW_U0_m_axis_1_tkeep_UNCONNECTED[7:0]),
        .m_axis_1_tlast(NLW_U0_m_axis_1_tlast_UNCONNECTED),
        .m_axis_1_tready(1'b0),
        .m_axis_1_tstrb(NLW_U0_m_axis_1_tstrb_UNCONNECTED[7:0]),
        .m_axis_1_tuser(NLW_U0_m_axis_1_tuser_UNCONNECTED[7:0]),
        .m_axis_1_tvalid(NLW_U0_m_axis_1_tvalid_UNCONNECTED),
        .m_axis_2_aclk(1'b0),
        .m_axis_2_aresetn(1'b0),
        .m_axis_2_tdata(NLW_U0_m_axis_2_tdata_UNCONNECTED[63:0]),
        .m_axis_2_tdest(NLW_U0_m_axis_2_tdest_UNCONNECTED[3:0]),
        .m_axis_2_tid(NLW_U0_m_axis_2_tid_UNCONNECTED[3:0]),
        .m_axis_2_tkeep(NLW_U0_m_axis_2_tkeep_UNCONNECTED[7:0]),
        .m_axis_2_tlast(NLW_U0_m_axis_2_tlast_UNCONNECTED),
        .m_axis_2_tready(1'b0),
        .m_axis_2_tstrb(NLW_U0_m_axis_2_tstrb_UNCONNECTED[7:0]),
        .m_axis_2_tuser(NLW_U0_m_axis_2_tuser_UNCONNECTED[7:0]),
        .m_axis_2_tvalid(NLW_U0_m_axis_2_tvalid_UNCONNECTED),
        .m_axis_3_aclk(1'b0),
        .m_axis_3_aresetn(1'b0),
        .m_axis_3_tdata(NLW_U0_m_axis_3_tdata_UNCONNECTED[63:0]),
        .m_axis_3_tdest(NLW_U0_m_axis_3_tdest_UNCONNECTED[3:0]),
        .m_axis_3_tid(NLW_U0_m_axis_3_tid_UNCONNECTED[3:0]),
        .m_axis_3_tkeep(NLW_U0_m_axis_3_tkeep_UNCONNECTED[7:0]),
        .m_axis_3_tlast(NLW_U0_m_axis_3_tlast_UNCONNECTED),
        .m_axis_3_tready(1'b0),
        .m_axis_3_tstrb(NLW_U0_m_axis_3_tstrb_UNCONNECTED[7:0]),
        .m_axis_3_tuser(NLW_U0_m_axis_3_tuser_UNCONNECTED[7:0]),
        .m_axis_3_tvalid(NLW_U0_m_axis_3_tvalid_UNCONNECTED),
        .m_axis_4_aclk(1'b0),
        .m_axis_4_aresetn(1'b0),
        .m_axis_4_tdata(NLW_U0_m_axis_4_tdata_UNCONNECTED[63:0]),
        .m_axis_4_tdest(NLW_U0_m_axis_4_tdest_UNCONNECTED[3:0]),
        .m_axis_4_tid(NLW_U0_m_axis_4_tid_UNCONNECTED[3:0]),
        .m_axis_4_tkeep(NLW_U0_m_axis_4_tkeep_UNCONNECTED[7:0]),
        .m_axis_4_tlast(NLW_U0_m_axis_4_tlast_UNCONNECTED),
        .m_axis_4_tready(1'b0),
        .m_axis_4_tstrb(NLW_U0_m_axis_4_tstrb_UNCONNECTED[7:0]),
        .m_axis_4_tuser(NLW_U0_m_axis_4_tuser_UNCONNECTED[7:0]),
        .m_axis_4_tvalid(NLW_U0_m_axis_4_tvalid_UNCONNECTED),
        .m_axis_5_aclk(1'b0),
        .m_axis_5_aresetn(1'b0),
        .m_axis_5_tdata(NLW_U0_m_axis_5_tdata_UNCONNECTED[63:0]),
        .m_axis_5_tdest(NLW_U0_m_axis_5_tdest_UNCONNECTED[3:0]),
        .m_axis_5_tid(NLW_U0_m_axis_5_tid_UNCONNECTED[3:0]),
        .m_axis_5_tkeep(NLW_U0_m_axis_5_tkeep_UNCONNECTED[7:0]),
        .m_axis_5_tlast(NLW_U0_m_axis_5_tlast_UNCONNECTED),
        .m_axis_5_tready(1'b0),
        .m_axis_5_tstrb(NLW_U0_m_axis_5_tstrb_UNCONNECTED[7:0]),
        .m_axis_5_tuser(NLW_U0_m_axis_5_tuser_UNCONNECTED[7:0]),
        .m_axis_5_tvalid(NLW_U0_m_axis_5_tvalid_UNCONNECTED),
        .m_axis_6_aclk(1'b0),
        .m_axis_6_aresetn(1'b0),
        .m_axis_6_tdata(NLW_U0_m_axis_6_tdata_UNCONNECTED[63:0]),
        .m_axis_6_tdest(NLW_U0_m_axis_6_tdest_UNCONNECTED[3:0]),
        .m_axis_6_tid(NLW_U0_m_axis_6_tid_UNCONNECTED[3:0]),
        .m_axis_6_tkeep(NLW_U0_m_axis_6_tkeep_UNCONNECTED[7:0]),
        .m_axis_6_tlast(NLW_U0_m_axis_6_tlast_UNCONNECTED),
        .m_axis_6_tready(1'b0),
        .m_axis_6_tstrb(NLW_U0_m_axis_6_tstrb_UNCONNECTED[7:0]),
        .m_axis_6_tuser(NLW_U0_m_axis_6_tuser_UNCONNECTED[7:0]),
        .m_axis_6_tvalid(NLW_U0_m_axis_6_tvalid_UNCONNECTED),
        .m_axis_7_aclk(1'b0),
        .m_axis_7_aresetn(1'b0),
        .m_axis_7_tdata(NLW_U0_m_axis_7_tdata_UNCONNECTED[63:0]),
        .m_axis_7_tdest(NLW_U0_m_axis_7_tdest_UNCONNECTED[3:0]),
        .m_axis_7_tid(NLW_U0_m_axis_7_tid_UNCONNECTED[3:0]),
        .m_axis_7_tkeep(NLW_U0_m_axis_7_tkeep_UNCONNECTED[7:0]),
        .m_axis_7_tlast(NLW_U0_m_axis_7_tlast_UNCONNECTED),
        .m_axis_7_tready(1'b0),
        .m_axis_7_tstrb(NLW_U0_m_axis_7_tstrb_UNCONNECTED[7:0]),
        .m_axis_7_tuser(NLW_U0_m_axis_7_tuser_UNCONNECTED[7:0]),
        .m_axis_7_tvalid(NLW_U0_m_axis_7_tvalid_UNCONNECTED),
        .m_axis_aclk(m_axis_aclk),
        .m_axis_aresetn(m_axis_aresetn),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axis_0_aclk(1'b0),
        .s_axis_0_aresetn(1'b0),
        .s_axis_0_tdata(s_axis_0_tdata),
        .s_axis_0_tdest(s_axis_0_tdest),
        .s_axis_0_tid(s_axis_0_tid),
        .s_axis_0_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_0_tlast(s_axis_0_tlast),
        .s_axis_0_tready(s_axis_0_tready),
        .s_axis_0_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_0_tuser(s_axis_0_tuser),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_1_aclk(1'b0),
        .s_axis_1_aresetn(1'b0),
        .s_axis_1_tdata(s_axis_1_tdata),
        .s_axis_1_tdest(s_axis_1_tdest),
        .s_axis_1_tid(s_axis_1_tid),
        .s_axis_1_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_1_tlast(s_axis_1_tlast),
        .s_axis_1_tready(s_axis_1_tready),
        .s_axis_1_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_1_tuser(s_axis_1_tuser),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_2_aclk(1'b0),
        .s_axis_2_aresetn(1'b0),
        .s_axis_2_tdata(s_axis_2_tdata),
        .s_axis_2_tdest(s_axis_2_tdest),
        .s_axis_2_tid(s_axis_2_tid),
        .s_axis_2_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_2_tuser(s_axis_2_tuser),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_3_aclk(1'b0),
        .s_axis_3_aresetn(1'b0),
        .s_axis_3_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_3_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_3_tid({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_3_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_3_tlast(1'b0),
        .s_axis_3_tready(NLW_U0_s_axis_3_tready_UNCONNECTED),
        .s_axis_3_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_3_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_3_tvalid(1'b0),
        .s_axis_4_aclk(1'b0),
        .s_axis_4_aresetn(1'b0),
        .s_axis_4_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_4_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_4_tid({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_4_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_4_tlast(1'b0),
        .s_axis_4_tready(NLW_U0_s_axis_4_tready_UNCONNECTED),
        .s_axis_4_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_4_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_4_tvalid(1'b0),
        .s_axis_5_aclk(1'b0),
        .s_axis_5_aresetn(1'b0),
        .s_axis_5_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_5_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_5_tid({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_5_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_5_tlast(1'b0),
        .s_axis_5_tready(NLW_U0_s_axis_5_tready_UNCONNECTED),
        .s_axis_5_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_5_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_5_tvalid(1'b0),
        .s_axis_6_aclk(1'b0),
        .s_axis_6_aresetn(1'b0),
        .s_axis_6_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_6_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_6_tid({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_6_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_6_tlast(1'b0),
        .s_axis_6_tready(NLW_U0_s_axis_6_tready_UNCONNECTED),
        .s_axis_6_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_6_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_6_tvalid(1'b0),
        .s_axis_7_aclk(1'b0),
        .s_axis_7_aresetn(1'b0),
        .s_axis_7_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_7_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_7_tid({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_7_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_7_tlast(1'b0),
        .s_axis_7_tready(NLW_U0_s_axis_7_tready_UNCONNECTED),
        .s_axis_7_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_7_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_7_tvalid(1'b0),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt
   (s_axis_2_tready,
    ap_fifo_iarg_2_empty_n,
    ap_fifo_iarg_2_dout,
    s_axis_aclk,
    aclk,
    out,
    S_AXIS_TDATA,
    s_axis_2_tlast,
    AR,
    ap_fifo_iarg_2_read,
    s_axis_2_tvalid);
  output s_axis_2_tready;
  output ap_fifo_iarg_2_empty_n;
  output [63:0]ap_fifo_iarg_2_dout;
  input s_axis_aclk;
  input aclk;
  input out;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;
  input [0:0]AR;
  input ap_fifo_iarg_2_read;
  input s_axis_2_tvalid;

  wire [0:0]AR;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 \NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST 
       (.AR(AR),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk));
endmodule

(* ORIG_REF_NAME = "s2s_async_fifo_wt" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt__parameterized0
   (empty_fwft_i_reg,
    E,
    ap_fifo_oarg_0_full_n,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ,
    \goreg_bm.dout_i_reg[64] ,
    ap_done_0,
    ap_done_1,
    ap_start_i_reg,
    \SAME_WIDTH_GEN.axis_last_reg ,
    axis_ce,
    empty_fwft_i_reg_0,
    \goreg_bm.dout_i_reg[65] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ,
    \goreg_bm.dout_i_reg[64]_0 ,
    rd_en,
    m_axis_0_tready_0,
    aclk,
    m_axis_aclk,
    out,
    Q,
    DIADI,
    \gic0.gc0.count_d1_reg[0] ,
    tap_0_vld,
    ap_fifo_oarg_0_write,
    state,
    ap_done,
    ap_start_one_shot,
    \dout_reg[15] ,
    axis_state__0,
    \SAME_WIDTH_GEN.apply_sw_length_reg ,
    mb_oarg_rdy_i,
    fifo_din_vld,
    \SAME_WIDTH_GEN.axis_last_reg_0 ,
    axis_beat_end,
    \SAME_WIDTH_GEN.axis_last_reg_1 ,
    m_axis_0_tlast,
    m_axis_0_tready,
    \SAME_WIDTH_GEN.axis_data_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ,
    \dout_reg[15]_0 ,
    xd_sw_length_vld,
    empty_i,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 );
  output empty_fwft_i_reg;
  output [0:0]E;
  output ap_fifo_oarg_0_full_n;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  output [64:0]\goreg_bm.dout_i_reg[64] ;
  output ap_done_0;
  output ap_done_1;
  output ap_start_i_reg;
  output \SAME_WIDTH_GEN.axis_last_reg ;
  output axis_ce;
  output empty_fwft_i_reg_0;
  output \goreg_bm.dout_i_reg[65] ;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  output \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  output [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  output rd_en;
  output m_axis_0_tready_0;
  input aclk;
  input m_axis_aclk;
  input out;
  input [63:0]Q;
  input [0:0]DIADI;
  input \gic0.gc0.count_d1_reg[0] ;
  input tap_0_vld;
  input ap_fifo_oarg_0_write;
  input [1:0]state;
  input ap_done;
  input ap_start_one_shot;
  input [0:0]\dout_reg[15] ;
  input [1:0]axis_state__0;
  input \SAME_WIDTH_GEN.apply_sw_length_reg ;
  input [0:0]mb_oarg_rdy_i;
  input fifo_din_vld;
  input \SAME_WIDTH_GEN.axis_last_reg_0 ;
  input axis_beat_end;
  input \SAME_WIDTH_GEN.axis_last_reg_1 ;
  input m_axis_0_tlast;
  input m_axis_0_tready;
  input \SAME_WIDTH_GEN.axis_data_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  input \dout_reg[15]_0 ;
  input xd_sw_length_vld;
  input empty_i;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;

  wire [0:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  wire [63:0]Q;
  wire \SAME_WIDTH_GEN.apply_sw_length_reg ;
  wire \SAME_WIDTH_GEN.axis_data_reg[0] ;
  wire \SAME_WIDTH_GEN.axis_last_reg ;
  wire \SAME_WIDTH_GEN.axis_last_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_last_reg_1 ;
  wire aclk;
  wire ap_done;
  wire ap_done_0;
  wire ap_done_1;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire ap_start_i_reg;
  wire ap_start_one_shot;
  wire axis_beat_end;
  wire axis_ce;
  wire [1:0]axis_state__0;
  wire [0:0]\dout_reg[15] ;
  wire \dout_reg[15]_0 ;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_i;
  wire fifo_din_vld;
  wire \gic0.gc0.count_d1_reg[0] ;
  wire [64:0]\goreg_bm.dout_i_reg[64] ;
  wire [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  wire \goreg_bm.dout_i_reg[65] ;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_0_tready_0;
  wire m_axis_aclk;
  wire [0:0]mb_oarg_rdy_i;
  wire out;
  wire rd_en;
  wire [1:0]state;
  wire tap_0_vld;
  wire xd_sw_length_vld;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized0 \NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST 
       (.DIADI(DIADI),
        .E(E),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ),
        .Q(Q),
        .\SAME_WIDTH_GEN.apply_sw_length_reg (\SAME_WIDTH_GEN.apply_sw_length_reg ),
        .\SAME_WIDTH_GEN.axis_data_reg[0] (\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .\SAME_WIDTH_GEN.axis_last_reg (\SAME_WIDTH_GEN.axis_last_reg ),
        .\SAME_WIDTH_GEN.axis_last_reg_0 (\SAME_WIDTH_GEN.axis_last_reg_0 ),
        .\SAME_WIDTH_GEN.axis_last_reg_1 (\SAME_WIDTH_GEN.axis_last_reg_1 ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_0(ap_done_0),
        .ap_done_1(ap_done_1),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_start_i_reg(ap_start_i_reg),
        .ap_start_one_shot(ap_start_one_shot),
        .axis_beat_end(axis_beat_end),
        .axis_state__0(axis_state__0),
        .\dout_reg[15] (\dout_reg[15] ),
        .\dout_reg[15]_0 (\dout_reg[15]_0 ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_i(empty_i),
        .fifo_din_vld(fifo_din_vld),
        .\gic0.gc0.count_d1_reg[0] (\gic0.gc0.count_d1_reg[0] ),
        .\goreg_bm.dout_i_reg[64] (\goreg_bm.dout_i_reg[64] ),
        .\goreg_bm.dout_i_reg[64]_0 (\goreg_bm.dout_i_reg[64]_0 ),
        .\goreg_bm.dout_i_reg[65] (\goreg_bm.dout_i_reg[65] ),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_0_tready_0(axis_ce),
        .m_axis_0_tready_1(m_axis_0_tready_0),
        .m_axis_aclk(m_axis_aclk),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .out(out),
        .rd_en(rd_en),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .xd_sw_length_vld(xd_sw_length_vld));
endmodule

(* ORIG_REF_NAME = "srl_fifo_32_wt" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_32_wt__parameterized1
   (empty_i,
    xd_sw_length_vld,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    O,
    \dout_reg[7]_0 ,
    \dout_reg[11]_0 ,
    \dout_reg[14]_0 ,
    D,
    m_axis_aclk,
    out,
    \SAME_WIDTH_GEN.axis_beat_cnt_reg ,
    axis_state__0,
    dout_vld_i_reg_0,
    dout_vld_i_reg_1,
    dout_vld_i_reg_2,
    \addr_reg[0]_0 ,
    rd_en,
    E);
  output empty_i;
  output xd_sw_length_vld;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  output [3:0]O;
  output [3:0]\dout_reg[7]_0 ;
  output [3:0]\dout_reg[11]_0 ;
  output [3:0]\dout_reg[14]_0 ;
  input [15:0]D;
  input m_axis_aclk;
  input out;
  input [15:0]\SAME_WIDTH_GEN.axis_beat_cnt_reg ;
  input [1:0]axis_state__0;
  input [0:0]dout_vld_i_reg_0;
  input [0:0]dout_vld_i_reg_1;
  input dout_vld_i_reg_2;
  input \addr_reg[0]_0 ;
  input rd_en;
  input [0:0]E;

  wire [4:0]A;
  wire CE;
  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire [3:0]O;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_10_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_3_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_4_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_5_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_6_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_7_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_8_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_9_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_2_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_3_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_4_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_5_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_6_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_7_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_8_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_2_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_3_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_4_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_5_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_6_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_7_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_8_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_9_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_2_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_3_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_4_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_5_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_6_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_7_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_8_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_9_n_0 ;
  wire [15:0]\SAME_WIDTH_GEN.axis_beat_cnt_reg ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_1 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_2 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_3 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_1 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_2 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_3 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_1 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_2 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_3 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_0 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_1 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_2 ;
  wire \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_3 ;
  wire addr;
  wire \addr[0]_i_1_n_0 ;
  wire \addr[1]_i_1_n_0 ;
  wire \addr[2]_i_1_n_0 ;
  wire \addr[3]_i_1_n_0 ;
  wire \addr[4]_i_1_n_0 ;
  wire \addr_reg[0]_0 ;
  wire [1:0]axis_state__0;
  wire din_rdy_i1_out;
  wire din_rdy_i_i_1_n_0;
  wire din_rdy_i_reg_n_0;
  wire [15:0]dout;
  wire [3:0]\dout_reg[11]_0 ;
  wire [3:0]\dout_reg[14]_0 ;
  wire [3:0]\dout_reg[7]_0 ;
  wire dout_vld_i_i_1_n_0;
  wire [0:0]dout_vld_i_reg_0;
  wire [0:0]dout_vld_i_reg_1;
  wire dout_vld_i_reg_2;
  wire empty_i;
  wire empty_i_i_1_n_0;
  wire empty_i_i_2_n_0;
  wire fifo_cnt_i15_out;
  wire \fifo_cnt_i[0]_i_1_n_0 ;
  wire \fifo_cnt_i[1]_i_1_n_0 ;
  wire \fifo_cnt_i[2]_i_1_n_0 ;
  wire \fifo_cnt_i[3]_i_1_n_0 ;
  wire \fifo_cnt_i[4]_i_1_n_0 ;
  wire \fifo_cnt_i[5]_i_2_n_0 ;
  wire \fifo_cnt_i[5]_i_3_n_0 ;
  wire \fifo_cnt_i[5]_i_4_n_0 ;
  wire \fifo_cnt_i_reg_n_0_[0] ;
  wire \fifo_cnt_i_reg_n_0_[1] ;
  wire \fifo_cnt_i_reg_n_0_[2] ;
  wire \fifo_cnt_i_reg_n_0_[3] ;
  wire \fifo_cnt_i_reg_n_0_[4] ;
  wire m_axis_aclk;
  wire [15:0]mem_out;
  wire out;
  wire p_1_in;
  wire rd_en;
  wire xd_sw_length_vld;
  wire \NLW_MEM_GEN[0].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[10].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[11].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[12].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[13].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[14].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[15].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[1].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[2].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[3].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[4].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[5].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[6].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[7].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[8].SRL_I_Q31_UNCONNECTED ;
  wire \NLW_MEM_GEN[9].SRL_I_Q31_UNCONNECTED ;
  wire [3:3]\NLW_SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_CO_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[0].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[0].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[0]),
        .Q(mem_out[0]),
        .Q31(\NLW_MEM_GEN[0].SRL_I_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_GEN[0].SRL_I_i_1 
       (.I0(din_rdy_i_reg_n_0),
        .I1(\addr_reg[0]_0 ),
        .O(CE));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[10].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[10].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[10]),
        .Q(mem_out[10]),
        .Q31(\NLW_MEM_GEN[10].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[11].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[11].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[11]),
        .Q(mem_out[11]),
        .Q31(\NLW_MEM_GEN[11].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[12].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[12].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[12]),
        .Q(mem_out[12]),
        .Q31(\NLW_MEM_GEN[12].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[13].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[13].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[13]),
        .Q(mem_out[13]),
        .Q31(\NLW_MEM_GEN[13].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[14].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[14].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[14]),
        .Q(mem_out[14]),
        .Q31(\NLW_MEM_GEN[14].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[15].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[15].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[15]),
        .Q(mem_out[15]),
        .Q31(\NLW_MEM_GEN[15].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[1].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[1].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[1]),
        .Q(mem_out[1]),
        .Q31(\NLW_MEM_GEN[1].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[2].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[2].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[2]),
        .Q(mem_out[2]),
        .Q31(\NLW_MEM_GEN[2].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[3].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[3].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[3]),
        .Q(mem_out[3]),
        .Q31(\NLW_MEM_GEN[3].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[4].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[4].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[4]),
        .Q(mem_out[4]),
        .Q31(\NLW_MEM_GEN[4].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[5].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[5].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[5]),
        .Q(mem_out[5]),
        .Q31(\NLW_MEM_GEN[5].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[6].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[6].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[6]),
        .Q(mem_out[6]),
        .Q31(\NLW_MEM_GEN[6].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[7].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[7].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[7]),
        .Q(mem_out[7]),
        .Q31(\NLW_MEM_GEN[7].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[8].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[8].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[8]),
        .Q(mem_out[8]),
        .Q31(\NLW_MEM_GEN[8].SRL_I_Q31_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN " *) 
  (* srl_name = "U0/\XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SW_LENGTH_FIFO/MEM_GEN[9].SRL_I " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \MEM_GEN[9].SRL_I 
       (.A(A),
        .CE(CE),
        .CLK(m_axis_aclk),
        .D(D[9]),
        .Q(mem_out[9]),
        .Q31(\NLW_MEM_GEN[9].SRL_I_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_10 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [0]),
        .I1(dout[0]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_3 
       (.I0(dout[3]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [3]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_4 
       (.I0(dout[2]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [2]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_5 
       (.I0(dout[1]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_6 
       (.I0(dout[0]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [0]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_7 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [3]),
        .I1(dout[3]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_8 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [2]),
        .I1(dout[2]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_9 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [1]),
        .I1(dout[1]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_2 
       (.I0(dout[14]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [14]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_3 
       (.I0(dout[13]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [13]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_4 
       (.I0(dout[12]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [12]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02FE)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_5 
       (.I0(dout[15]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [15]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_6 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [14]),
        .I1(dout[14]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_7 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [13]),
        .I1(dout[13]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[12]_i_8 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [12]),
        .I1(dout[12]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_2 
       (.I0(dout[7]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [7]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_3 
       (.I0(dout[6]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [6]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_4 
       (.I0(dout[5]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [5]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_5 
       (.I0(dout[4]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [4]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_6 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [7]),
        .I1(dout[7]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_7 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [6]),
        .I1(dout[6]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_8 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [5]),
        .I1(dout[5]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[4]_i_9 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [4]),
        .I1(dout[4]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_2 
       (.I0(dout[11]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [11]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_3 
       (.I0(dout[10]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [10]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_4 
       (.I0(dout[9]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [9]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_5 
       (.I0(dout[8]),
        .I1(axis_state__0[1]),
        .I2(axis_state__0[0]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [8]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_6 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [11]),
        .I1(dout[11]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_7 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [10]),
        .I1(dout[10]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_8 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [9]),
        .I1(dout[9]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h555C)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[8]_i_9 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [8]),
        .I1(dout[8]),
        .I2(axis_state__0[0]),
        .I3(axis_state__0[1]),
        .O(\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_9_n_0 ));
  CARRY4 \SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_1 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_2 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_3_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_4_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_5_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_6_n_0 }),
        .O(O),
        .S({\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_7_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_8_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_9_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[0]_i_10_n_0 }));
  CARRY4 \SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1 
       (.CI(\SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_1 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_2 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_2_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_3_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_4_n_0 }),
        .O(\dout_reg[14]_0 ),
        .S({\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_5_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_6_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_7_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[12]_i_8_n_0 }));
  CARRY4 \SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1 
       (.CI(\SAME_WIDTH_GEN.axis_beat_cnt_reg[0]_i_2_n_0 ),
        .CO({\SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_1 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_2 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_2_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_3_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_4_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_5_n_0 }),
        .O(\dout_reg[7]_0 ),
        .S({\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_6_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_7_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_8_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[4]_i_9_n_0 }));
  CARRY4 \SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1 
       (.CI(\SAME_WIDTH_GEN.axis_beat_cnt_reg[4]_i_1_n_0 ),
        .CO({\SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_1 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_2 ,\SAME_WIDTH_GEN.axis_beat_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_2_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_3_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_4_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_5_n_0 }),
        .O(\dout_reg[11]_0 ),
        .S({\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_6_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_7_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_8_n_0 ,\SAME_WIDTH_GEN.axis_beat_cnt[8]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addr[0]_i_1 
       (.I0(A[0]),
        .O(\addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \addr[1]_i_1 
       (.I0(fifo_cnt_i15_out),
        .I1(A[0]),
        .I2(A[1]),
        .O(\addr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \addr[2]_i_1 
       (.I0(A[2]),
        .I1(A[0]),
        .I2(fifo_cnt_i15_out),
        .I3(A[1]),
        .O(\addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \addr[3]_i_1 
       (.I0(A[3]),
        .I1(A[2]),
        .I2(A[0]),
        .I3(fifo_cnt_i15_out),
        .I4(A[1]),
        .O(\addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \addr[4]_i_1 
       (.I0(A[4]),
        .I1(A[3]),
        .I2(A[2]),
        .I3(A[0]),
        .I4(fifo_cnt_i15_out),
        .I5(A[1]),
        .O(\addr[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\addr[0]_i_1_n_0 ),
        .Q(A[0]),
        .S(out));
  FDSE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\addr[1]_i_1_n_0 ),
        .Q(A[1]),
        .S(out));
  FDSE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\addr[2]_i_1_n_0 ),
        .Q(A[2]),
        .S(out));
  FDSE #(
    .INIT(1'b0)) 
    \addr_reg[3] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\addr[3]_i_1_n_0 ),
        .Q(A[3]),
        .S(out));
  FDSE #(
    .INIT(1'b0)) 
    \addr_reg[4] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\addr[4]_i_1_n_0 ),
        .Q(A[4]),
        .S(out));
  LUT5 #(
    .INIT(32'h0000EAEF)) 
    din_rdy_i_i_1
       (.I0(din_rdy_i1_out),
        .I1(E),
        .I2(p_1_in),
        .I3(fifo_cnt_i15_out),
        .I4(out),
        .O(din_rdy_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    din_rdy_i_i_2
       (.I0(\fifo_cnt_i_reg_n_0_[2] ),
        .I1(\fifo_cnt_i_reg_n_0_[1] ),
        .I2(\fifo_cnt_i_reg_n_0_[4] ),
        .I3(\fifo_cnt_i_reg_n_0_[3] ),
        .I4(\fifo_cnt_i_reg_n_0_[0] ),
        .I5(p_1_in),
        .O(din_rdy_i1_out));
  LUT4 #(
    .INIT(16'hD000)) 
    din_rdy_i_i_3
       (.I0(rd_en),
        .I1(empty_i),
        .I2(din_rdy_i_reg_n_0),
        .I3(\addr_reg[0]_0 ),
        .O(fifo_cnt_i15_out));
  FDRE din_rdy_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(din_rdy_i_i_1_n_0),
        .Q(din_rdy_i_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \dout[15]_i_2 
       (.I0(axis_state__0[1]),
        .I1(axis_state__0[0]),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ));
  FDRE \dout_reg[0] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[0]),
        .Q(dout[0]),
        .R(out));
  FDRE \dout_reg[10] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[10]),
        .Q(dout[10]),
        .R(out));
  FDRE \dout_reg[11] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[11]),
        .Q(dout[11]),
        .R(out));
  FDRE \dout_reg[12] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[12]),
        .Q(dout[12]),
        .R(out));
  FDRE \dout_reg[13] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[13]),
        .Q(dout[13]),
        .R(out));
  FDRE \dout_reg[14] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[14]),
        .Q(dout[14]),
        .R(out));
  FDRE \dout_reg[15] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[15]),
        .Q(dout[15]),
        .R(out));
  FDRE \dout_reg[1] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[1]),
        .Q(dout[1]),
        .R(out));
  FDRE \dout_reg[2] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[2]),
        .Q(dout[2]),
        .R(out));
  FDRE \dout_reg[3] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[3]),
        .Q(dout[3]),
        .R(out));
  FDRE \dout_reg[4] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[4]),
        .Q(dout[4]),
        .R(out));
  FDRE \dout_reg[5] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[5]),
        .Q(dout[5]),
        .R(out));
  FDRE \dout_reg[6] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[6]),
        .Q(dout[6]),
        .R(out));
  FDRE \dout_reg[7] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[7]),
        .Q(dout[7]),
        .R(out));
  FDRE \dout_reg[8] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[8]),
        .Q(dout[8]),
        .R(out));
  FDRE \dout_reg[9] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(mem_out[9]),
        .Q(dout[9]),
        .R(out));
  LUT6 #(
    .INIT(64'hFFFF7FFF55555555)) 
    dout_vld_i_i_1
       (.I0(empty_i),
        .I1(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ),
        .I2(dout_vld_i_reg_0),
        .I3(dout_vld_i_reg_1),
        .I4(dout_vld_i_reg_2),
        .I5(xd_sw_length_vld),
        .O(dout_vld_i_i_1_n_0));
  FDCE dout_vld_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(dout_vld_i_i_1_n_0),
        .Q(xd_sw_length_vld));
  LUT6 #(
    .INIT(64'hFFFFFFFF00151515)) 
    empty_i_i_1
       (.I0(empty_i_i_2_n_0),
        .I1(\fifo_cnt_i[5]_i_3_n_0 ),
        .I2(\fifo_cnt_i_reg_n_0_[0] ),
        .I3(\addr_reg[0]_0 ),
        .I4(din_rdy_i_reg_n_0),
        .I5(out),
        .O(empty_i_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_i_i_2
       (.I0(\fifo_cnt_i_reg_n_0_[4] ),
        .I1(p_1_in),
        .I2(\fifo_cnt_i_reg_n_0_[3] ),
        .I3(\fifo_cnt_i_reg_n_0_[1] ),
        .I4(\fifo_cnt_i_reg_n_0_[2] ),
        .O(empty_i_i_2_n_0));
  FDRE empty_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(empty_i_i_1_n_0),
        .Q(empty_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_cnt_i[0]_i_1 
       (.I0(\fifo_cnt_i_reg_n_0_[0] ),
        .O(\fifo_cnt_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_cnt_i[1]_i_1 
       (.I0(fifo_cnt_i15_out),
        .I1(\fifo_cnt_i_reg_n_0_[0] ),
        .I2(\fifo_cnt_i_reg_n_0_[1] ),
        .O(\fifo_cnt_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifo_cnt_i[2]_i_1 
       (.I0(\fifo_cnt_i_reg_n_0_[2] ),
        .I1(\fifo_cnt_i_reg_n_0_[0] ),
        .I2(fifo_cnt_i15_out),
        .I3(\fifo_cnt_i_reg_n_0_[1] ),
        .O(\fifo_cnt_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \fifo_cnt_i[3]_i_1 
       (.I0(\fifo_cnt_i_reg_n_0_[3] ),
        .I1(\fifo_cnt_i_reg_n_0_[2] ),
        .I2(\fifo_cnt_i_reg_n_0_[0] ),
        .I3(fifo_cnt_i15_out),
        .I4(\fifo_cnt_i_reg_n_0_[1] ),
        .O(\fifo_cnt_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_cnt_i[4]_i_1 
       (.I0(\fifo_cnt_i_reg_n_0_[4] ),
        .I1(\fifo_cnt_i_reg_n_0_[3] ),
        .I2(\fifo_cnt_i_reg_n_0_[2] ),
        .I3(\fifo_cnt_i_reg_n_0_[0] ),
        .I4(fifo_cnt_i15_out),
        .I5(\fifo_cnt_i_reg_n_0_[1] ),
        .O(\fifo_cnt_i[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \fifo_cnt_i[5]_i_1 
       (.I0(\addr_reg[0]_0 ),
        .I1(din_rdy_i_reg_n_0),
        .I2(\fifo_cnt_i[5]_i_3_n_0 ),
        .O(addr));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_cnt_i[5]_i_2 
       (.I0(p_1_in),
        .I1(\fifo_cnt_i_reg_n_0_[4] ),
        .I2(\fifo_cnt_i_reg_n_0_[3] ),
        .I3(\fifo_cnt_i_reg_n_0_[2] ),
        .I4(\fifo_cnt_i_reg_n_0_[1] ),
        .I5(\fifo_cnt_i[5]_i_4_n_0 ),
        .O(\fifo_cnt_i[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEEEEEEEEEEEE)) 
    \fifo_cnt_i[5]_i_3 
       (.I0(empty_i),
        .I1(xd_sw_length_vld),
        .I2(dout_vld_i_reg_2),
        .I3(dout_vld_i_reg_1),
        .I4(dout_vld_i_reg_0),
        .I5(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ),
        .O(\fifo_cnt_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF755555551000000)) 
    \fifo_cnt_i[5]_i_4 
       (.I0(\fifo_cnt_i_reg_n_0_[1] ),
        .I1(rd_en),
        .I2(empty_i),
        .I3(din_rdy_i_reg_n_0),
        .I4(\addr_reg[0]_0 ),
        .I5(\fifo_cnt_i_reg_n_0_[0] ),
        .O(\fifo_cnt_i[5]_i_4_n_0 ));
  FDRE \fifo_cnt_i_reg[0] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\fifo_cnt_i[0]_i_1_n_0 ),
        .Q(\fifo_cnt_i_reg_n_0_[0] ),
        .R(out));
  FDRE \fifo_cnt_i_reg[1] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\fifo_cnt_i[1]_i_1_n_0 ),
        .Q(\fifo_cnt_i_reg_n_0_[1] ),
        .R(out));
  FDRE \fifo_cnt_i_reg[2] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\fifo_cnt_i[2]_i_1_n_0 ),
        .Q(\fifo_cnt_i_reg_n_0_[2] ),
        .R(out));
  FDRE \fifo_cnt_i_reg[3] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\fifo_cnt_i[3]_i_1_n_0 ),
        .Q(\fifo_cnt_i_reg_n_0_[3] ),
        .R(out));
  FDRE \fifo_cnt_i_reg[4] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\fifo_cnt_i[4]_i_1_n_0 ),
        .Q(\fifo_cnt_i_reg_n_0_[4] ),
        .R(out));
  FDRE \fifo_cnt_i_reg[5] 
       (.C(m_axis_aclk),
        .CE(addr),
        .D(\fifo_cnt_i[5]_i_2_n_0 ),
        .Q(p_1_in),
        .R(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_symmetric_dp_bank_v6
   (ap_iarg_dout,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_1_tvalid,
    out,
    ADDRARDADDR,
    addr_b,
    ap_iarg_1_din,
    S_AXIS_TDATA,
    ap_iarg_1_we);
  output [63:0]ap_iarg_dout;
  input aclk;
  input s_axis_aclk;
  input [0:0]ap_iarg_ce;
  input s_axis_1_tvalid;
  input out;
  input [12:0]ADDRARDADDR;
  input [12:0]addr_b;
  input [63:0]ap_iarg_1_din;
  input [63:0]S_AXIS_TDATA;
  input [0:0]ap_iarg_1_we;

  wire [12:0]ADDRARDADDR;
  wire \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_64 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_65 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_66 ;
  wire \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_67 ;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [12:0]addr_b;
  wire [63:0]ap_iarg_1_din;
  wire [0:0]ap_iarg_1_we;
  wire [0:0]ap_iarg_ce;
  wire [63:0]ap_iarg_dout;
  wire out;
  wire s_axis_1_tvalid;
  wire s_axis_aclk;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ;
  wire \NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[3:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[3:0]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[43:40]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[43:40]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[43:40]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[10].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[47:44]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[47:44]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[47:44]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[11].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[51:48]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[51:48]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[51:48]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[12].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[55:52]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[55:52]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[55:52]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[13].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[59:56]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[59:56]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[59:56]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[14].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[63:60]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[63:60]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[63:60]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[15].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[7:4]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[7:4]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[1].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[11:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[11:8]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[11:8]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[15:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[15:12]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[15:12]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[19:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[19:16]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[19:16]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[4].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[23:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[23:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[23:20]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[5].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[27:24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[27:24]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[27:24]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[6].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[31:28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[31:28]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[31:28]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[7].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[35:32]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[35:32]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[35:32]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[8].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I 
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addr_b,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(s_axis_aclk),
        .DBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_iarg_1_din[39:36]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[39:36]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOADO_UNCONNECTED [31:4],ap_iarg_dout[39:36]}),
        .DOBDO({\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOBDO_UNCONNECTED [31:4],\ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_64 ,\ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_65 ,\ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_66 ,\ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_n_67 }),
        .DOPADOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ap_iarg_ce),
        .ENBWREN(s_axis_1_tvalid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I_SBITERR_UNCONNECTED ),
        .WEA({ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we,ap_iarg_1_we}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status
   (status_ap_idle,
    s_axi_aclk,
    empty_n_reg_0,
    ap_idle_sync,
    status_ap_idle_clr);
  output status_ap_idle;
  input s_axi_aclk;
  input empty_n_reg_0;
  input ap_idle_sync;
  input status_ap_idle_clr;

  wire ap_idle_sync;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__1_n_0;
  wire rd_cnt;
  wire rd_cnt_i_1__1_n_0;
  wire s_axi_aclk;
  wire status_ap_idle;
  wire status_ap_idle_clr;
  wire wr_cnt;
  wire wr_cnt_i_1__1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0F66)) 
    empty_n_i_1__1
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(status_ap_idle_clr),
        .I3(status_ap_idle),
        .O(empty_n_i_1__1_n_0));
  FDCE empty_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(empty_n_i_1__1_n_0),
        .Q(status_ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0F99)) 
    full_n_i_1__1
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(ap_idle_sync),
        .I3(full_n),
        .O(full_n_i_1__1_n_0));
  FDCE full_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(full_n_i_1__1_n_0),
        .Q(full_n));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h78)) 
    rd_cnt_i_1__1
       (.I0(status_ap_idle),
        .I1(status_ap_idle_clr),
        .I2(rd_cnt),
        .O(rd_cnt_i_1__1_n_0));
  FDCE rd_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(rd_cnt_i_1__1_n_0),
        .Q(rd_cnt));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    wr_cnt_i_1__1
       (.I0(full_n),
        .I1(ap_idle_sync),
        .I2(wr_cnt),
        .O(wr_cnt_i_1__1_n_0));
  FDCE wr_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(wr_cnt_i_1__1_n_0),
        .Q(wr_cnt));
endmodule

(* ORIG_REF_NAME = "sync_ap_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_14
   (status_ap_ready,
    s_axi_aclk,
    empty_n_reg_0,
    ap_ready_sync,
    status_ap_ready_clr);
  output status_ap_ready;
  input s_axi_aclk;
  input empty_n_reg_0;
  input ap_ready_sync;
  input status_ap_ready_clr;

  wire ap_ready_sync;
  wire empty_n_i_1__2_n_0;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__2_n_0;
  wire rd_cnt;
  wire rd_cnt_i_1__2_n_0;
  wire s_axi_aclk;
  wire status_ap_ready;
  wire status_ap_ready_clr;
  wire wr_cnt;
  wire wr_cnt_i_1__2_n_0;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0F66)) 
    empty_n_i_1__2
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(status_ap_ready_clr),
        .I3(status_ap_ready),
        .O(empty_n_i_1__2_n_0));
  FDCE empty_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(empty_n_i_1__2_n_0),
        .Q(status_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0F99)) 
    full_n_i_1__2
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(ap_ready_sync),
        .I3(full_n),
        .O(full_n_i_1__2_n_0));
  FDCE full_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(full_n_i_1__2_n_0),
        .Q(full_n));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    rd_cnt_i_1__2
       (.I0(status_ap_ready),
        .I1(status_ap_ready_clr),
        .I2(rd_cnt),
        .O(rd_cnt_i_1__2_n_0));
  FDCE rd_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(rd_cnt_i_1__2_n_0),
        .Q(rd_cnt));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h78)) 
    wr_cnt_i_1__2
       (.I0(full_n),
        .I1(ap_ready_sync),
        .I2(wr_cnt),
        .O(wr_cnt_i_1__2_n_0));
  FDCE wr_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(wr_cnt_i_1__2_n_0),
        .Q(wr_cnt));
endmodule

(* ORIG_REF_NAME = "sync_ap_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_15
   (host_cmd_error,
    s_axi_aclk,
    empty_n_reg_0,
    ap_cmd_error_sync);
  output host_cmd_error;
  input s_axi_aclk;
  input empty_n_reg_0;
  input ap_cmd_error_sync;

  wire ap_cmd_error_sync;
  wire empty_n_i_1__3_n_0;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__3_n_0;
  wire host_cmd_error;
  wire rd_cnt;
  wire rd_cnt_i_1__3_n_0;
  wire s_axi_aclk;
  wire wr_cnt;
  wire wr_cnt_i_1__3_n_0;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h06)) 
    empty_n_i_1__3
       (.I0(rd_cnt),
        .I1(wr_cnt),
        .I2(host_cmd_error),
        .O(empty_n_i_1__3_n_0));
  FDCE empty_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(empty_n_i_1__3_n_0),
        .Q(host_cmd_error));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0F99)) 
    full_n_i_1__3
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(ap_cmd_error_sync),
        .I3(full_n),
        .O(full_n_i_1__3_n_0));
  FDCE full_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(full_n_i_1__3_n_0),
        .Q(full_n));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    rd_cnt_i_1__3
       (.I0(host_cmd_error),
        .I1(rd_cnt),
        .O(rd_cnt_i_1__3_n_0));
  FDCE rd_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(rd_cnt_i_1__3_n_0),
        .Q(rd_cnt));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    wr_cnt_i_1__3
       (.I0(full_n),
        .I1(ap_cmd_error_sync),
        .I2(wr_cnt),
        .O(wr_cnt_i_1__3_n_0));
  FDCE wr_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(wr_cnt_i_1__3_n_0),
        .Q(wr_cnt));
endmodule

(* ORIG_REF_NAME = "sync_ap_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_16
   (status_ap_done,
    s_axi_aclk,
    empty_n_reg_0,
    ap_done_sync,
    status_ap_done_clr);
  output status_ap_done;
  input s_axi_aclk;
  input empty_n_reg_0;
  input ap_done_sync;
  input status_ap_done_clr;

  wire ap_done_sync;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__0_n_0;
  wire rd_cnt;
  wire rd_cnt_i_1__0_n_0;
  wire s_axi_aclk;
  wire status_ap_done;
  wire status_ap_done_clr;
  wire wr_cnt;
  wire wr_cnt_i_1__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0F66)) 
    empty_n_i_1__0
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(status_ap_done_clr),
        .I3(status_ap_done),
        .O(empty_n_i_1__0_n_0));
  FDCE empty_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(empty_n_i_1__0_n_0),
        .Q(status_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0F99)) 
    full_n_i_1__0
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(ap_done_sync),
        .I3(full_n),
        .O(full_n_i_1__0_n_0));
  FDCE full_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(full_n_i_1__0_n_0),
        .Q(full_n));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    rd_cnt_i_1__0
       (.I0(status_ap_done),
        .I1(status_ap_done_clr),
        .I2(rd_cnt),
        .O(rd_cnt_i_1__0_n_0));
  FDCE rd_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(rd_cnt_i_1__0_n_0),
        .Q(rd_cnt));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    wr_cnt_i_1__0
       (.I0(full_n),
        .I1(ap_done_sync),
        .I2(wr_cnt),
        .O(wr_cnt_i_1__0_n_0));
  FDCE wr_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(wr_cnt_i_1__0_n_0),
        .Q(wr_cnt));
endmodule

(* ORIG_REF_NAME = "sync_ap_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_17
   (status_ap_start,
    s_axi_aclk,
    empty_n_reg_0,
    ap_start_i_sync,
    status_ap_start_clr);
  output status_ap_start;
  input s_axi_aclk;
  input empty_n_reg_0;
  input ap_start_i_sync;
  input status_ap_start_clr;

  wire ap_start_i_sync;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1_n_0;
  wire rd_cnt;
  wire rd_cnt_i_1_n_0;
  wire s_axi_aclk;
  wire status_ap_start;
  wire status_ap_start_clr;
  wire wr_cnt;
  wire wr_cnt_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0F66)) 
    empty_n_i_1
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(status_ap_start_clr),
        .I3(status_ap_start),
        .O(empty_n_i_1_n_0));
  FDCE empty_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(empty_n_i_1_n_0),
        .Q(status_ap_start));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0F99)) 
    full_n_i_1
       (.I0(wr_cnt),
        .I1(rd_cnt),
        .I2(ap_start_i_sync),
        .I3(full_n),
        .O(full_n_i_1_n_0));
  FDCE full_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(full_n_i_1_n_0),
        .Q(full_n));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h78)) 
    rd_cnt_i_1
       (.I0(status_ap_start),
        .I1(status_ap_start_clr),
        .I2(rd_cnt),
        .O(rd_cnt_i_1_n_0));
  FDCE rd_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(rd_cnt_i_1_n_0),
        .Q(rd_cnt));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    wr_cnt_i_1
       (.I0(full_n),
        .I1(ap_start_i_sync),
        .I2(wr_cnt),
        .O(wr_cnt_i_1_n_0));
  FDCE wr_cnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(empty_n_reg_0),
        .D(wr_cnt_i_1_n_0),
        .Q(wr_cnt));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_iarg_s2s_adapter
   (s_axis_2_tready,
    ap_fifo_iarg_2_empty_n,
    ap_fifo_iarg_2_dout,
    s_axis_aclk,
    aclk,
    out,
    S_AXIS_TDATA,
    s_axis_2_tlast,
    ap_fifo_iarg_2_read,
    s_axis_aresetn,
    s_axis_2_tvalid);
  output s_axis_2_tready;
  output ap_fifo_iarg_2_empty_n;
  output [63:0]ap_fifo_iarg_2_dout;
  input s_axis_aclk;
  input aclk;
  input out;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;
  input ap_fifo_iarg_2_read;
  input s_axis_aresetn;
  input s_axis_2_tvalid;

  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  (* async_reg = "true" *) wire axis_rst;
  (* async_reg = "true" *) wire axis_rst1;
  wire axis_rst1_i_1_n_0;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt \SAME_WIDTH_GEN.FIFO_I 
       (.AR(axis_rst),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk));
  LUT1 #(
    .INIT(2'h1)) 
    axis_rst1_i_1
       (.I0(s_axis_aresetn),
        .O(axis_rst1_i_1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axis_rst1_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(axis_rst1_i_1_n_0),
        .Q(axis_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axis_rst_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(axis_rst1),
        .PRE(axis_rst1_i_1_n_0),
        .Q(axis_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_input_args_module
   (ap_iarg_dout,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \NEW_INTRO.full_n_reg ,
    \NEW_INTRO.full_n_reg_0 ,
    mb_iarg_rdy_i,
    \NEW_INTRO.status_empty_i_reg ,
    \NEW_INTRO.MBn.pntr_dist_reg[1] ,
    s_axis_2_tready,
    ap_fifo_iarg_2_empty_n,
    ap_fifo_iarg_2_dout,
    \NEW_INTRO.full_n_reg_1 ,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_0_tvalid,
    out,
    ap_iarg_addr,
    S_AXIS_TDATA,
    s_axis_2_tlast,
    axi_rst2,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    s_axis_0_tlast,
    s_axis_1_tlast,
    s_axis_1_tvalid,
    mb_pop_ok,
    E,
    ap_fifo_iarg_2_read,
    s_axis_aresetn,
    ap_iarg_1_din,
    ap_iarg_1_we,
    s_axis_2_tvalid);
  output [71:0]ap_iarg_dout;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \NEW_INTRO.full_n_reg ;
  output \NEW_INTRO.full_n_reg_0 ;
  output [1:0]mb_iarg_rdy_i;
  output [1:0]\NEW_INTRO.status_empty_i_reg ;
  output [2:0]\NEW_INTRO.MBn.pntr_dist_reg[1] ;
  output s_axis_2_tready;
  output ap_fifo_iarg_2_empty_n;
  output [63:0]ap_fifo_iarg_2_dout;
  output [1:0]\NEW_INTRO.full_n_reg_1 ;
  input aclk;
  input s_axis_aclk;
  input [1:0]ap_iarg_ce;
  input s_axis_0_tvalid;
  input out;
  input [20:0]ap_iarg_addr;
  input [191:0]S_AXIS_TDATA;
  input s_axis_2_tlast;
  input axi_rst2;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input s_axis_0_tlast;
  input s_axis_1_tlast;
  input s_axis_1_tvalid;
  input mb_pop_ok;
  input [0:0]E;
  input ap_fifo_iarg_2_read;
  input s_axis_aresetn;
  input [63:0]ap_iarg_1_din;
  input [0:0]ap_iarg_1_we;
  input s_axis_2_tvalid;

  wire [0:0]E;
  wire [2:0]\NEW_INTRO.MBn.pntr_dist_reg[1] ;
  wire \NEW_INTRO.full_n_reg ;
  wire \NEW_INTRO.full_n_reg_0 ;
  wire [1:0]\NEW_INTRO.full_n_reg_1 ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire [1:0]\NEW_INTRO.status_empty_i_reg ;
  wire [191:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire [63:0]ap_iarg_1_din;
  wire [0:0]ap_iarg_1_we;
  wire [20:0]ap_iarg_addr;
  wire [1:0]ap_iarg_ce;
  wire [71:0]ap_iarg_dout;
  (* async_reg = "true" *) wire ap_rst_sync1_saclk;
  (* async_reg = "true" *) wire ap_rst_sync_saclk;
  wire axi_rst2;
  wire [1:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire s_axis_0_tlast;
  wire s_axis_0_tvalid;
  wire s_axis_1_tlast;
  wire s_axis_1_tvalid;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter \IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I 
       (.\NEW_INTRO.MB1.pntr_dist_reg[0] (\NEW_INTRO.MBn.pntr_dist_reg[1] [0]),
        .\NEW_INTRO.full_n_reg (\NEW_INTRO.full_n_reg ),
        .\NEW_INTRO.full_n_reg_0 (\NEW_INTRO.full_n_reg_1 [0]),
        .\NEW_INTRO.next_rd_gray_reg[0] (\NEW_INTRO.next_rd_gray_reg[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .\NEW_INTRO.status_empty_i_reg (\NEW_INTRO.status_empty_i_reg [0]),
        .S_AXIS_TDATA(S_AXIS_TDATA[63:0]),
        .aclk(aclk),
        .ap_iarg_addr(ap_iarg_addr[9:0]),
        .ap_iarg_ce(ap_iarg_ce[0]),
        .ap_iarg_dout(ap_iarg_dout[7:0]),
        .axi_rst2(axi_rst2),
        .mb_iarg_rdy_i(mb_iarg_rdy_i[0]),
        .mb_pop_ok(mb_pop_ok),
        .out(out),
        .s_axis_0_tlast(s_axis_0_tlast),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter__parameterized0 \IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I 
       (.E(E),
        .\NEW_INTRO.MBn.pntr_dist_reg[1] (\NEW_INTRO.MBn.pntr_dist_reg[1] [2:1]),
        .\NEW_INTRO.full_n_reg (\NEW_INTRO.full_n_reg_0 ),
        .\NEW_INTRO.full_n_reg_0 (\NEW_INTRO.full_n_reg_1 [1]),
        .\NEW_INTRO.status_empty_i_reg (\NEW_INTRO.status_empty_i_reg [1]),
        .S_AXIS_TDATA(S_AXIS_TDATA[127:64]),
        .aclk(aclk),
        .ap_iarg_1_din(ap_iarg_1_din),
        .ap_iarg_1_we(ap_iarg_1_we),
        .ap_iarg_addr(ap_iarg_addr[20:10]),
        .ap_iarg_ce(ap_iarg_ce[1]),
        .ap_iarg_dout(ap_iarg_dout[71:8]),
        .axi_rst2(axi_rst2),
        .mb_iarg_rdy_i(mb_iarg_rdy_i[1]),
        .out(out),
        .s_axis_1_tlast(s_axis_1_tlast),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_iarg_s2s_adapter \IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I 
       (.S_AXIS_TDATA(S_AXIS_TDATA[191:128]),
        .aclk(aclk),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ap_rst_sync1_saclk));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ap_rst_sync_saclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_oarg_s2s_adapter
   (\SAME_WIDTH_GEN.axis_vld_reg_0 ,
    m_axis_0_tlast,
    mb_oarg_rdy_i,
    ap_fifo_oarg_0_full_n,
    m_axis_0_tdata,
    D,
    m_axis_aclk,
    aclk,
    \Q_reg_reg[0] ,
    out,
    m_axis_0_tready,
    ap_fifo_oarg_0_write,
    ap_done,
    ap_start_one_shot,
    m_axis_aresetn,
    dout_vld_i_reg,
    ap_fifo_oarg_0_din,
    ap_rst_axi_reg_0);
  output \SAME_WIDTH_GEN.axis_vld_reg_0 ;
  output m_axis_0_tlast;
  output [0:0]mb_oarg_rdy_i;
  output ap_fifo_oarg_0_full_n;
  output [63:0]m_axis_0_tdata;
  input [15:0]D;
  input m_axis_aclk;
  input aclk;
  input [0:0]\Q_reg_reg[0] ;
  input out;
  input m_axis_0_tready;
  input ap_fifo_oarg_0_write;
  input ap_done;
  input ap_start_one_shot;
  input m_axis_aresetn;
  input [0:0]dout_vld_i_reg;
  input [63:0]ap_fifo_oarg_0_din;
  input ap_rst_axi_reg_0;

  wire [15:0]D;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2_n_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.state[0]_i_1_n_0 ;
  wire [0:0]\Q_reg_reg[0] ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_10 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_11 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_12 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_13 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_14 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_15 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_16 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_17 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_18 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_19 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_20 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_21 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_22 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_23 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_24 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_25 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_26 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_27 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_28 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_29 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_3 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_30 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_31 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_32 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_33 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_34 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_35 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_36 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_37 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_38 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_39 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_40 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_41 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_42 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_43 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_44 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_45 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_46 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_47 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_48 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_49 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_5 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_50 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_51 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_52 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_53 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_54 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_55 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_56 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_57 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_58 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_59 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_6 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_60 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_61 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_62 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_63 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_64 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_65 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_66 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_67 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_68 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_69 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_7 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_70 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_71 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_72 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_74 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_75 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_76 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_77 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_8 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_80 ;
  wire \SAME_WIDTH_GEN.FIFO_I_n_9 ;
  wire \SAME_WIDTH_GEN.apply_sw_length_reg_n_0 ;
  wire [15:0]\SAME_WIDTH_GEN.axis_beat_cnt_reg ;
  wire \SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ;
  wire \SAME_WIDTH_GEN.axis_last_i_3_n_0 ;
  wire \SAME_WIDTH_GEN.axis_last_i_5_n_0 ;
  wire \SAME_WIDTH_GEN.axis_last_i_6_n_0 ;
  wire \SAME_WIDTH_GEN.axis_last_i_7_n_0 ;
  wire \SAME_WIDTH_GEN.axis_last_i_8_n_0 ;
  wire \SAME_WIDTH_GEN.axis_last_i_9_n_0 ;
  wire \SAME_WIDTH_GEN.axis_vld_reg_0 ;
  wire \SAME_WIDTH_GEN.tap_0_start_reg_n_0 ;
  wire SW_LENGTH_FIFO_n_10;
  wire SW_LENGTH_FIFO_n_11;
  wire SW_LENGTH_FIFO_n_12;
  wire SW_LENGTH_FIFO_n_13;
  wire SW_LENGTH_FIFO_n_14;
  wire SW_LENGTH_FIFO_n_15;
  wire SW_LENGTH_FIFO_n_16;
  wire SW_LENGTH_FIFO_n_17;
  wire SW_LENGTH_FIFO_n_18;
  wire SW_LENGTH_FIFO_n_2;
  wire SW_LENGTH_FIFO_n_3;
  wire SW_LENGTH_FIFO_n_4;
  wire SW_LENGTH_FIFO_n_5;
  wire SW_LENGTH_FIFO_n_6;
  wire SW_LENGTH_FIFO_n_7;
  wire SW_LENGTH_FIFO_n_8;
  wire SW_LENGTH_FIFO_n_9;
  wire aclk;
  wire ap_done;
  wire [63:0]ap_fifo_oarg_0_din;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  (* async_reg = "true" *) wire ap_rst_axi;
  wire ap_rst_axi1;
  wire ap_rst_axi_reg_0;
  wire ap_start_one_shot;
  wire axis_beat_end;
  wire axis_ce;
  (* async_reg = "true" *) wire axis_rst;
  (* async_reg = "true" *) wire axis_rst1;
  wire axis_rst1_i_1__0_n_0;
  wire axis_rst2;
  wire [1:0]axis_state__0;
  wire [0:0]dout_vld_i_reg;
  wire empty;
  wire empty_i;
  wire fifo_din_vld;
  wire [64:64]fifo_dout;
  wire fifo_re;
  wire [63:0]m_axis_0_tdata;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_aclk;
  wire m_axis_aresetn;
  wire [0:0]mb_oarg_rdy_i;
  wire out;
  wire rd_en;
  wire [1:0]state;
  wire sw_length_we_rd_vector;
  wire [63:0]tap_0;
  wire tap_0_vld;
  wire tap_0_we;
  wire xd_sw_length_vld;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2 
       (.I0(axis_state__0[1]),
        .I1(axis_state__0[0]),
        .I2(\SAME_WIDTH_GEN.apply_sw_length_reg_n_0 ),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "running:01,padding:10,idle:00,discarding:11" *) 
  FDCE \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(ap_rst_axi),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_76 ),
        .Q(axis_state__0[0]));
  (* FSM_ENCODED_STATES = "running:01,padding:10,idle:00,discarding:11" *) 
  FDCE \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(ap_rst_axi),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_75 ),
        .Q(axis_state__0[1]));
  LUT4 #(
    .INIT(16'hC2CE)) 
    \FSM_sequential_SAME_WIDTH_GEN.state[0]_i_1 
       (.I0(ap_start_one_shot),
        .I1(state[0]),
        .I2(state[1]),
        .I3(ap_done),
        .O(\FSM_sequential_SAME_WIDTH_GEN.state[0]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "running:01,pending_last:10,idle:00" *) 
  FDCE \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\FSM_sequential_SAME_WIDTH_GEN.state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "running:01,pending_last:10,idle:00" *) 
  FDCE \FSM_sequential_SAME_WIDTH_GEN.state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_77 ),
        .Q(state[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s2s_async_fifo_wt__parameterized0 \SAME_WIDTH_GEN.FIFO_I 
       (.DIADI(\SAME_WIDTH_GEN.tap_0_start_reg_n_0 ),
        .E(tap_0_we),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] (\SAME_WIDTH_GEN.axis_last_i_6_n_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 (\SAME_WIDTH_GEN.axis_last_i_7_n_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 (\SAME_WIDTH_GEN.axis_last_i_8_n_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 (\SAME_WIDTH_GEN.axis_last_i_9_n_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (\SAME_WIDTH_GEN.FIFO_I_n_76 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_2_n_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] (\SAME_WIDTH_GEN.FIFO_I_n_77 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] (\SAME_WIDTH_GEN.FIFO_I_n_3 ),
        .Q(tap_0),
        .\SAME_WIDTH_GEN.apply_sw_length_reg (\SAME_WIDTH_GEN.apply_sw_length_reg_n_0 ),
        .\SAME_WIDTH_GEN.axis_data_reg[0] (\SAME_WIDTH_GEN.axis_vld_reg_0 ),
        .\SAME_WIDTH_GEN.axis_last_reg (\SAME_WIDTH_GEN.FIFO_I_n_72 ),
        .\SAME_WIDTH_GEN.axis_last_reg_0 (\SAME_WIDTH_GEN.axis_last_i_3_n_0 ),
        .\SAME_WIDTH_GEN.axis_last_reg_1 (\SAME_WIDTH_GEN.axis_last_i_5_n_0 ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_0(\SAME_WIDTH_GEN.FIFO_I_n_69 ),
        .ap_done_1(\SAME_WIDTH_GEN.FIFO_I_n_70 ),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_start_i_reg(\SAME_WIDTH_GEN.FIFO_I_n_71 ),
        .ap_start_one_shot(ap_start_one_shot),
        .axis_beat_end(axis_beat_end),
        .axis_ce(axis_ce),
        .axis_state__0(axis_state__0),
        .\dout_reg[15] (dout_vld_i_reg),
        .\dout_reg[15]_0 (SW_LENGTH_FIFO_n_2),
        .empty_fwft_i_reg(empty),
        .empty_fwft_i_reg_0(\SAME_WIDTH_GEN.FIFO_I_n_74 ),
        .empty_i(empty_i),
        .fifo_din_vld(fifo_din_vld),
        .\gic0.gc0.count_d1_reg[0] (out),
        .\goreg_bm.dout_i_reg[64] ({fifo_dout,\SAME_WIDTH_GEN.FIFO_I_n_5 ,\SAME_WIDTH_GEN.FIFO_I_n_6 ,\SAME_WIDTH_GEN.FIFO_I_n_7 ,\SAME_WIDTH_GEN.FIFO_I_n_8 ,\SAME_WIDTH_GEN.FIFO_I_n_9 ,\SAME_WIDTH_GEN.FIFO_I_n_10 ,\SAME_WIDTH_GEN.FIFO_I_n_11 ,\SAME_WIDTH_GEN.FIFO_I_n_12 ,\SAME_WIDTH_GEN.FIFO_I_n_13 ,\SAME_WIDTH_GEN.FIFO_I_n_14 ,\SAME_WIDTH_GEN.FIFO_I_n_15 ,\SAME_WIDTH_GEN.FIFO_I_n_16 ,\SAME_WIDTH_GEN.FIFO_I_n_17 ,\SAME_WIDTH_GEN.FIFO_I_n_18 ,\SAME_WIDTH_GEN.FIFO_I_n_19 ,\SAME_WIDTH_GEN.FIFO_I_n_20 ,\SAME_WIDTH_GEN.FIFO_I_n_21 ,\SAME_WIDTH_GEN.FIFO_I_n_22 ,\SAME_WIDTH_GEN.FIFO_I_n_23 ,\SAME_WIDTH_GEN.FIFO_I_n_24 ,\SAME_WIDTH_GEN.FIFO_I_n_25 ,\SAME_WIDTH_GEN.FIFO_I_n_26 ,\SAME_WIDTH_GEN.FIFO_I_n_27 ,\SAME_WIDTH_GEN.FIFO_I_n_28 ,\SAME_WIDTH_GEN.FIFO_I_n_29 ,\SAME_WIDTH_GEN.FIFO_I_n_30 ,\SAME_WIDTH_GEN.FIFO_I_n_31 ,\SAME_WIDTH_GEN.FIFO_I_n_32 ,\SAME_WIDTH_GEN.FIFO_I_n_33 ,\SAME_WIDTH_GEN.FIFO_I_n_34 ,\SAME_WIDTH_GEN.FIFO_I_n_35 ,\SAME_WIDTH_GEN.FIFO_I_n_36 ,\SAME_WIDTH_GEN.FIFO_I_n_37 ,\SAME_WIDTH_GEN.FIFO_I_n_38 ,\SAME_WIDTH_GEN.FIFO_I_n_39 ,\SAME_WIDTH_GEN.FIFO_I_n_40 ,\SAME_WIDTH_GEN.FIFO_I_n_41 ,\SAME_WIDTH_GEN.FIFO_I_n_42 ,\SAME_WIDTH_GEN.FIFO_I_n_43 ,\SAME_WIDTH_GEN.FIFO_I_n_44 ,\SAME_WIDTH_GEN.FIFO_I_n_45 ,\SAME_WIDTH_GEN.FIFO_I_n_46 ,\SAME_WIDTH_GEN.FIFO_I_n_47 ,\SAME_WIDTH_GEN.FIFO_I_n_48 ,\SAME_WIDTH_GEN.FIFO_I_n_49 ,\SAME_WIDTH_GEN.FIFO_I_n_50 ,\SAME_WIDTH_GEN.FIFO_I_n_51 ,\SAME_WIDTH_GEN.FIFO_I_n_52 ,\SAME_WIDTH_GEN.FIFO_I_n_53 ,\SAME_WIDTH_GEN.FIFO_I_n_54 ,\SAME_WIDTH_GEN.FIFO_I_n_55 ,\SAME_WIDTH_GEN.FIFO_I_n_56 ,\SAME_WIDTH_GEN.FIFO_I_n_57 ,\SAME_WIDTH_GEN.FIFO_I_n_58 ,\SAME_WIDTH_GEN.FIFO_I_n_59 ,\SAME_WIDTH_GEN.FIFO_I_n_60 ,\SAME_WIDTH_GEN.FIFO_I_n_61 ,\SAME_WIDTH_GEN.FIFO_I_n_62 ,\SAME_WIDTH_GEN.FIFO_I_n_63 ,\SAME_WIDTH_GEN.FIFO_I_n_64 ,\SAME_WIDTH_GEN.FIFO_I_n_65 ,\SAME_WIDTH_GEN.FIFO_I_n_66 ,\SAME_WIDTH_GEN.FIFO_I_n_67 ,\SAME_WIDTH_GEN.FIFO_I_n_68 }),
        .\goreg_bm.dout_i_reg[64]_0 (fifo_re),
        .\goreg_bm.dout_i_reg[65] (\SAME_WIDTH_GEN.FIFO_I_n_75 ),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_0_tready_0(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .m_axis_aclk(m_axis_aclk),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .out(axis_rst),
        .rd_en(rd_en),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .xd_sw_length_vld(xd_sw_length_vld));
  FDPE \SAME_WIDTH_GEN.ap_arg_rqt_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_70 ),
        .PRE(out),
        .Q(mb_oarg_rdy_i));
  FDCE \SAME_WIDTH_GEN.apply_sw_length_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(ap_rst_axi),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_3 ),
        .Q(\SAME_WIDTH_GEN.apply_sw_length_reg_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[0] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_6),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [0]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[10] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_12),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [10]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[11] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_11),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [11]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[12] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_18),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [12]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[13] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_17),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [13]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[14] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_16),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [14]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[15] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_15),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [15]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[1] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_5),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [1]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[2] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_4),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [2]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[3] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_3),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [3]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[4] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_10),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [4]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[5] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_9),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [5]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[6] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_8),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [6]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[7] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_7),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [7]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[8] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_14),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [8]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.axis_beat_cnt_reg[9] 
       (.C(m_axis_aclk),
        .CE(\SAME_WIDTH_GEN.FIFO_I_n_80 ),
        .D(SW_LENGTH_FIFO_n_13),
        .Q(\SAME_WIDTH_GEN.axis_beat_cnt_reg [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \SAME_WIDTH_GEN.axis_data[63]_i_1 
       (.I0(\SAME_WIDTH_GEN.axis_vld_reg_0 ),
        .I1(m_axis_0_tready),
        .I2(axis_state__0[1]),
        .I3(axis_state__0[0]),
        .O(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[0] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_68 ),
        .Q(m_axis_0_tdata[0]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[10] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_58 ),
        .Q(m_axis_0_tdata[10]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[11] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_57 ),
        .Q(m_axis_0_tdata[11]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[12] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_56 ),
        .Q(m_axis_0_tdata[12]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[13] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_55 ),
        .Q(m_axis_0_tdata[13]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[14] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_54 ),
        .Q(m_axis_0_tdata[14]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[15] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_53 ),
        .Q(m_axis_0_tdata[15]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[16] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_52 ),
        .Q(m_axis_0_tdata[16]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[17] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_51 ),
        .Q(m_axis_0_tdata[17]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[18] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_50 ),
        .Q(m_axis_0_tdata[18]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[19] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_49 ),
        .Q(m_axis_0_tdata[19]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[1] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_67 ),
        .Q(m_axis_0_tdata[1]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[20] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_48 ),
        .Q(m_axis_0_tdata[20]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[21] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_47 ),
        .Q(m_axis_0_tdata[21]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[22] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_46 ),
        .Q(m_axis_0_tdata[22]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[23] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_45 ),
        .Q(m_axis_0_tdata[23]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[24] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_44 ),
        .Q(m_axis_0_tdata[24]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[25] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_43 ),
        .Q(m_axis_0_tdata[25]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[26] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_42 ),
        .Q(m_axis_0_tdata[26]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[27] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_41 ),
        .Q(m_axis_0_tdata[27]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[28] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_40 ),
        .Q(m_axis_0_tdata[28]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[29] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_39 ),
        .Q(m_axis_0_tdata[29]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[2] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_66 ),
        .Q(m_axis_0_tdata[2]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[30] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_38 ),
        .Q(m_axis_0_tdata[30]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[31] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_37 ),
        .Q(m_axis_0_tdata[31]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[32] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_36 ),
        .Q(m_axis_0_tdata[32]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[33] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_35 ),
        .Q(m_axis_0_tdata[33]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[34] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_34 ),
        .Q(m_axis_0_tdata[34]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[35] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_33 ),
        .Q(m_axis_0_tdata[35]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[36] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_32 ),
        .Q(m_axis_0_tdata[36]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[37] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_31 ),
        .Q(m_axis_0_tdata[37]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[38] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_30 ),
        .Q(m_axis_0_tdata[38]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[39] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_29 ),
        .Q(m_axis_0_tdata[39]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[3] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_65 ),
        .Q(m_axis_0_tdata[3]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[40] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_28 ),
        .Q(m_axis_0_tdata[40]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[41] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_27 ),
        .Q(m_axis_0_tdata[41]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[42] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_26 ),
        .Q(m_axis_0_tdata[42]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[43] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_25 ),
        .Q(m_axis_0_tdata[43]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[44] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_24 ),
        .Q(m_axis_0_tdata[44]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[45] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_23 ),
        .Q(m_axis_0_tdata[45]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[46] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_22 ),
        .Q(m_axis_0_tdata[46]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[47] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_21 ),
        .Q(m_axis_0_tdata[47]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[48] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_20 ),
        .Q(m_axis_0_tdata[48]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[49] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_19 ),
        .Q(m_axis_0_tdata[49]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[4] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_64 ),
        .Q(m_axis_0_tdata[4]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[50] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_18 ),
        .Q(m_axis_0_tdata[50]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[51] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_17 ),
        .Q(m_axis_0_tdata[51]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[52] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_16 ),
        .Q(m_axis_0_tdata[52]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[53] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_15 ),
        .Q(m_axis_0_tdata[53]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[54] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_14 ),
        .Q(m_axis_0_tdata[54]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[55] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_13 ),
        .Q(m_axis_0_tdata[55]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[56] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_12 ),
        .Q(m_axis_0_tdata[56]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[57] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_11 ),
        .Q(m_axis_0_tdata[57]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[58] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_10 ),
        .Q(m_axis_0_tdata[58]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[59] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_9 ),
        .Q(m_axis_0_tdata[59]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[5] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_63 ),
        .Q(m_axis_0_tdata[5]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[60] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_8 ),
        .Q(m_axis_0_tdata[60]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[61] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_7 ),
        .Q(m_axis_0_tdata[61]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[62] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_6 ),
        .Q(m_axis_0_tdata[62]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[63] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_5 ),
        .Q(m_axis_0_tdata[63]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[6] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_62 ),
        .Q(m_axis_0_tdata[6]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[7] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_61 ),
        .Q(m_axis_0_tdata[7]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[8] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_60 ),
        .Q(m_axis_0_tdata[8]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_data_reg[9] 
       (.C(m_axis_aclk),
        .CE(axis_ce),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_59 ),
        .Q(m_axis_0_tdata[9]),
        .R(\SAME_WIDTH_GEN.axis_data[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SAME_WIDTH_GEN.axis_last_i_3 
       (.I0(axis_state__0[1]),
        .I1(axis_state__0[0]),
        .I2(dout_vld_i_reg),
        .O(\SAME_WIDTH_GEN.axis_last_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \SAME_WIDTH_GEN.axis_last_i_4 
       (.I0(\SAME_WIDTH_GEN.axis_last_i_6_n_0 ),
        .I1(\SAME_WIDTH_GEN.axis_last_i_7_n_0 ),
        .I2(\SAME_WIDTH_GEN.axis_last_i_8_n_0 ),
        .I3(\SAME_WIDTH_GEN.axis_last_i_9_n_0 ),
        .O(axis_beat_end));
  LUT2 #(
    .INIT(4'h2)) 
    \SAME_WIDTH_GEN.axis_last_i_5 
       (.I0(axis_state__0[1]),
        .I1(axis_state__0[0]),
        .O(\SAME_WIDTH_GEN.axis_last_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \SAME_WIDTH_GEN.axis_last_i_6 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [7]),
        .I1(\SAME_WIDTH_GEN.axis_beat_cnt_reg [6]),
        .I2(\SAME_WIDTH_GEN.axis_beat_cnt_reg [5]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [4]),
        .O(\SAME_WIDTH_GEN.axis_last_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \SAME_WIDTH_GEN.axis_last_i_7 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [1]),
        .I1(\SAME_WIDTH_GEN.axis_beat_cnt_reg [0]),
        .I2(\SAME_WIDTH_GEN.axis_beat_cnt_reg [3]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [2]),
        .O(\SAME_WIDTH_GEN.axis_last_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \SAME_WIDTH_GEN.axis_last_i_8 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [11]),
        .I1(\SAME_WIDTH_GEN.axis_beat_cnt_reg [10]),
        .I2(\SAME_WIDTH_GEN.axis_beat_cnt_reg [9]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [8]),
        .O(\SAME_WIDTH_GEN.axis_last_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \SAME_WIDTH_GEN.axis_last_i_9 
       (.I0(\SAME_WIDTH_GEN.axis_beat_cnt_reg [15]),
        .I1(\SAME_WIDTH_GEN.axis_beat_cnt_reg [14]),
        .I2(\SAME_WIDTH_GEN.axis_beat_cnt_reg [13]),
        .I3(\SAME_WIDTH_GEN.axis_beat_cnt_reg [12]),
        .O(\SAME_WIDTH_GEN.axis_last_i_9_n_0 ));
  FDRE \SAME_WIDTH_GEN.axis_last_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_72 ),
        .Q(m_axis_0_tlast),
        .R(1'b0));
  FDCE \SAME_WIDTH_GEN.axis_vld_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(ap_rst_axi),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_74 ),
        .Q(\SAME_WIDTH_GEN.axis_vld_reg_0 ));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[0] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[0]),
        .Q(tap_0[0]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[10] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[10]),
        .Q(tap_0[10]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[11] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[11]),
        .Q(tap_0[11]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[12] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[12]),
        .Q(tap_0[12]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[13] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[13]),
        .Q(tap_0[13]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[14] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[14]),
        .Q(tap_0[14]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[15] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[15]),
        .Q(tap_0[15]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[16] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[16]),
        .Q(tap_0[16]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[17] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[17]),
        .Q(tap_0[17]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[18] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[18]),
        .Q(tap_0[18]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[19] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[19]),
        .Q(tap_0[19]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[1] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[1]),
        .Q(tap_0[1]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[20] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[20]),
        .Q(tap_0[20]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[21] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[21]),
        .Q(tap_0[21]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[22] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[22]),
        .Q(tap_0[22]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[23] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[23]),
        .Q(tap_0[23]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[24] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[24]),
        .Q(tap_0[24]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[25] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[25]),
        .Q(tap_0[25]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[26] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[26]),
        .Q(tap_0[26]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[27] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[27]),
        .Q(tap_0[27]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[28] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[28]),
        .Q(tap_0[28]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[29] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[29]),
        .Q(tap_0[29]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[2] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[2]),
        .Q(tap_0[2]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[30] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[30]),
        .Q(tap_0[30]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[31] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[31]),
        .Q(tap_0[31]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[32] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[32]),
        .Q(tap_0[32]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[33] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[33]),
        .Q(tap_0[33]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[34] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[34]),
        .Q(tap_0[34]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[35] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[35]),
        .Q(tap_0[35]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[36] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[36]),
        .Q(tap_0[36]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[37] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[37]),
        .Q(tap_0[37]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[38] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[38]),
        .Q(tap_0[38]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[39] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[39]),
        .Q(tap_0[39]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[3] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[3]),
        .Q(tap_0[3]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[40] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[40]),
        .Q(tap_0[40]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[41] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[41]),
        .Q(tap_0[41]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[42] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[42]),
        .Q(tap_0[42]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[43] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[43]),
        .Q(tap_0[43]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[44] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[44]),
        .Q(tap_0[44]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[45] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[45]),
        .Q(tap_0[45]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[46] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[46]),
        .Q(tap_0[46]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[47] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[47]),
        .Q(tap_0[47]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[48] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[48]),
        .Q(tap_0[48]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[49] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[49]),
        .Q(tap_0[49]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[4] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[4]),
        .Q(tap_0[4]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[50] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[50]),
        .Q(tap_0[50]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[51] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[51]),
        .Q(tap_0[51]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[52] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[52]),
        .Q(tap_0[52]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[53] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[53]),
        .Q(tap_0[53]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[54] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[54]),
        .Q(tap_0[54]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[55] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[55]),
        .Q(tap_0[55]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[56] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[56]),
        .Q(tap_0[56]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[57] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[57]),
        .Q(tap_0[57]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[58] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[58]),
        .Q(tap_0[58]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[59] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[59]),
        .Q(tap_0[59]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[5] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[5]),
        .Q(tap_0[5]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[60] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[60]),
        .Q(tap_0[60]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[61] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[61]),
        .Q(tap_0[61]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[62] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[62]),
        .Q(tap_0[62]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[63] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[63]),
        .Q(tap_0[63]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[6] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[6]),
        .Q(tap_0[6]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[7] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[7]),
        .Q(tap_0[7]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[8] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[8]),
        .Q(tap_0[8]),
        .R(1'b0));
  FDRE \SAME_WIDTH_GEN.tap_0_reg[9] 
       (.C(aclk),
        .CE(tap_0_we),
        .D(ap_fifo_oarg_0_din[9]),
        .Q(tap_0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0FE00000)) 
    \SAME_WIDTH_GEN.tap_0_start_i_2 
       (.I0(ap_fifo_oarg_0_write),
        .I1(ap_done),
        .I2(state[0]),
        .I3(state[1]),
        .I4(tap_0_vld),
        .O(fifo_din_vld));
  FDCE \SAME_WIDTH_GEN.tap_0_start_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_71 ),
        .Q(\SAME_WIDTH_GEN.tap_0_start_reg_n_0 ));
  FDCE \SAME_WIDTH_GEN.tap_0_vld_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\SAME_WIDTH_GEN.FIFO_I_n_69 ),
        .Q(tap_0_vld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_32_wt__parameterized1 SW_LENGTH_FIFO
       (.D(D),
        .E(fifo_re),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (SW_LENGTH_FIFO_n_2),
        .O({SW_LENGTH_FIFO_n_3,SW_LENGTH_FIFO_n_4,SW_LENGTH_FIFO_n_5,SW_LENGTH_FIFO_n_6}),
        .\SAME_WIDTH_GEN.axis_beat_cnt_reg (\SAME_WIDTH_GEN.axis_beat_cnt_reg ),
        .\addr_reg[0]_0 (sw_length_we_rd_vector),
        .axis_state__0(axis_state__0),
        .\dout_reg[11]_0 ({SW_LENGTH_FIFO_n_11,SW_LENGTH_FIFO_n_12,SW_LENGTH_FIFO_n_13,SW_LENGTH_FIFO_n_14}),
        .\dout_reg[14]_0 ({SW_LENGTH_FIFO_n_15,SW_LENGTH_FIFO_n_16,SW_LENGTH_FIFO_n_17,SW_LENGTH_FIFO_n_18}),
        .\dout_reg[7]_0 ({SW_LENGTH_FIFO_n_7,SW_LENGTH_FIFO_n_8,SW_LENGTH_FIFO_n_9,SW_LENGTH_FIFO_n_10}),
        .dout_vld_i_reg_0(fifo_dout),
        .dout_vld_i_reg_1(dout_vld_i_reg),
        .dout_vld_i_reg_2(empty),
        .empty_i(empty_i),
        .m_axis_aclk(m_axis_aclk),
        .out(axis_rst),
        .rd_en(rd_en),
        .xd_sw_length_vld(xd_sw_length_vld));
  LUT2 #(
    .INIT(4'hE)) 
    ap_rst_axi1_i_1
       (.I0(axis_rst),
        .I1(ap_rst_axi_reg_0),
        .O(axis_rst2));
  FDPE ap_rst_axi1_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(axis_rst2),
        .Q(ap_rst_axi1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE ap_rst_axi_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(ap_rst_axi1),
        .PRE(axis_rst2),
        .Q(ap_rst_axi));
  LUT1 #(
    .INIT(2'h1)) 
    axis_rst1_i_1__0
       (.I0(m_axis_aresetn),
        .O(axis_rst1_i_1__0_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axis_rst1_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(axis_rst1_i_1__0_n_0),
        .Q(axis_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axis_rst_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(axis_rst1),
        .PRE(axis_rst1_i_1__0_n_0),
        .Q(axis_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_synchronizer_ff wr_stg_inst
       (.\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[0]_1 (axis_rst),
        .m_axis_aclk(m_axis_aclk),
        .out(sw_length_we_rd_vector));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_output_args_module
   (\SAME_WIDTH_GEN.axis_vld_reg ,
    m_axis_0_tlast,
    mb_oarg_rdy_i,
    ap_fifo_oarg_0_full_n,
    m_axis_0_tdata,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 ,
    in0,
    Q,
    m_axis_aclk,
    aclk,
    out,
    m_axis_0_tready,
    ap_fifo_oarg_0_write,
    ap_done,
    ap_start_one_shot,
    m_axis_aresetn,
    ap_fifo_oarg_0_din,
    ap_rst_axi_reg);
  output \SAME_WIDTH_GEN.axis_vld_reg ;
  output m_axis_0_tlast;
  output [0:0]mb_oarg_rdy_i;
  output ap_fifo_oarg_0_full_n;
  output [63:0]m_axis_0_tdata;
  input [31:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] ;
  input [31:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 ;
  input [0:0]in0;
  input [7:0]Q;
  input m_axis_aclk;
  input aclk;
  input out;
  input m_axis_0_tready;
  input ap_fifo_oarg_0_write;
  input ap_done;
  input ap_start_one_shot;
  input m_axis_aresetn;
  input [63:0]ap_fifo_oarg_0_din;
  input ap_rst_axi_reg;

  wire [31:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] ;
  wire [31:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 ;
  wire [7:0]Q;
  wire \SAME_WIDTH_GEN.axis_vld_reg ;
  wire aclk;
  wire ap_done;
  wire [63:0]ap_fifo_oarg_0_din;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire ap_rst_axi_reg;
  (* async_reg = "true" *) wire ap_rst_sync1_maclk;
  (* async_reg = "true" *) wire ap_rst_sync_maclk;
  wire ap_start_one_shot;
  wire [0:0]in0;
  wire [63:0]m_axis_0_tdata;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_aclk;
  wire m_axis_aresetn;
  wire [0:0]mb_oarg_rdy_i;
  wire [15:0]oarg_sw_length_sync_s2s;
  wire oarg_sw_length_we_sync;
  wire oarg_use_sw_length_sync;
  wire out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_oarg_s2s_adapter \OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I 
       (.D(oarg_sw_length_sync_s2s),
        .\Q_reg_reg[0] (oarg_sw_length_we_sync),
        .\SAME_WIDTH_GEN.axis_vld_reg_0 (\SAME_WIDTH_GEN.axis_vld_reg ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_fifo_oarg_0_din(ap_fifo_oarg_0_din),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_rst_axi_reg_0(ap_rst_axi_reg),
        .ap_start_one_shot(ap_start_one_shot),
        .dout_vld_i_reg(oarg_use_sw_length_sync),
        .m_axis_0_tdata(m_axis_0_tdata),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_aclk(m_axis_aclk),
        .m_axis_aresetn(m_axis_aresetn),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1 SW_LENGTH_SYNC_M2S
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31] ),
        .m_axis_aclk(m_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized1_21 SW_LENGTH_SYNC_S2S
       (.D(oarg_sw_length_sync_s2s),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[31]_0 ),
        .m_axis_aclk(m_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2 XD_SW_LENGTH_SYNC
       (.D(oarg_use_sw_length_sync),
        .in0(in0),
        .m_axis_aclk(m_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized2_22 XD_SW_LENGTH_WE_SYNC
       (.D(oarg_sw_length_we_sync),
        .Q(Q),
        .m_axis_aclk(m_axis_aclk));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ap_rst_sync1_maclk));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ap_rst_sync_maclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter
   (ap_iarg_dout,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \NEW_INTRO.full_n_reg ,
    mb_iarg_rdy_i,
    \NEW_INTRO.status_empty_i_reg ,
    \NEW_INTRO.MB1.pntr_dist_reg[0] ,
    \NEW_INTRO.full_n_reg_0 ,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_0_tvalid,
    out,
    ap_iarg_addr,
    S_AXIS_TDATA,
    axi_rst2,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    s_axis_0_tlast,
    mb_pop_ok);
  output [7:0]ap_iarg_dout;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \NEW_INTRO.full_n_reg ;
  output [0:0]mb_iarg_rdy_i;
  output [0:0]\NEW_INTRO.status_empty_i_reg ;
  output [0:0]\NEW_INTRO.MB1.pntr_dist_reg[0] ;
  output [0:0]\NEW_INTRO.full_n_reg_0 ;
  input aclk;
  input s_axis_aclk;
  input [0:0]ap_iarg_ce;
  input s_axis_0_tvalid;
  input out;
  input [9:0]ap_iarg_addr;
  input [63:0]S_AXIS_TDATA;
  input axi_rst2;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input s_axis_0_tlast;
  input mb_pop_ok;

  wire MEM_CTRL_I_n_13;
  wire [0:0]\NEW_INTRO.MB1.pntr_dist_reg[0] ;
  wire \NEW_INTRO.full_n_reg ;
  wire [0:0]\NEW_INTRO.full_n_reg_0 ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire [0:0]\NEW_INTRO.status_empty_i_reg ;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire addr_cnt0;
  wire [9:0]ap_iarg_addr;
  wire [0:0]ap_iarg_ce;
  wire [7:0]ap_iarg_dout;
  (* async_reg = "true" *) wire axi_rst;
  (* async_reg = "true" *) wire axi_rst1;
  wire axi_rst2;
  wire [6:0]conv_addr;
  wire [0:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire s_axis_0_tlast;
  wire s_axis_0_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter CONVERTER_I
       (.E(addr_cnt0),
        .Q(conv_addr),
        .SR(MEM_CTRL_I_n_13),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc MEM_CTRL_I
       (.E(addr_cnt0),
        .\NEW_INTRO.MB1.pntr_dist_reg[0]_0 (\NEW_INTRO.MB1.pntr_dist_reg[0] ),
        .\NEW_INTRO.full_n_reg_0 (\NEW_INTRO.full_n_reg ),
        .\NEW_INTRO.full_n_reg_1 (\NEW_INTRO.full_n_reg_0 ),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0]_1 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .\NEW_INTRO.status_empty_i_reg_0 (\NEW_INTRO.status_empty_i_reg ),
        .Q(conv_addr),
        .\Q_reg_reg[0] (axi_rst),
        .SR(MEM_CTRL_I_n_13),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_iarg_addr(ap_iarg_addr),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(mb_pop_ok),
        .out(out),
        .s_axis_0_tlast(s_axis_0_tlast),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_aclk(s_axis_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axi_rst1_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(axi_rst2),
        .Q(axi_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axi_rst_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(axi_rst1),
        .PRE(axi_rst2),
        .Q(axi_rst));
endmodule

(* ORIG_REF_NAME = "xd_s2m_adapter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_adapter__parameterized0
   (\NEW_INTRO.full_n_reg ,
    mb_iarg_rdy_i,
    \NEW_INTRO.status_empty_i_reg ,
    \NEW_INTRO.MBn.pntr_dist_reg[1] ,
    \NEW_INTRO.full_n_reg_0 ,
    ap_iarg_dout,
    s_axis_aclk,
    aclk,
    out,
    axi_rst2,
    s_axis_1_tlast,
    s_axis_1_tvalid,
    E,
    ap_iarg_ce,
    ap_iarg_addr,
    ap_iarg_1_din,
    S_AXIS_TDATA,
    ap_iarg_1_we);
  output \NEW_INTRO.full_n_reg ;
  output [0:0]mb_iarg_rdy_i;
  output [0:0]\NEW_INTRO.status_empty_i_reg ;
  output [1:0]\NEW_INTRO.MBn.pntr_dist_reg[1] ;
  output [0:0]\NEW_INTRO.full_n_reg_0 ;
  output [63:0]ap_iarg_dout;
  input s_axis_aclk;
  input aclk;
  input out;
  input axi_rst2;
  input s_axis_1_tlast;
  input s_axis_1_tvalid;
  input [0:0]E;
  input [0:0]ap_iarg_ce;
  input [10:0]ap_iarg_addr;
  input [63:0]ap_iarg_1_din;
  input [63:0]S_AXIS_TDATA;
  input [0:0]ap_iarg_1_we;

  wire [0:0]E;
  wire MEM_CTRL_I_n_3;
  wire [1:0]\NEW_INTRO.MBn.pntr_dist_reg[1] ;
  wire \NEW_INTRO.full_n_reg ;
  wire [0:0]\NEW_INTRO.full_n_reg_0 ;
  wire [0:0]\NEW_INTRO.status_empty_i_reg ;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire addr_cnt0;
  wire [63:0]ap_iarg_1_din;
  wire [0:0]ap_iarg_1_we;
  wire [10:0]ap_iarg_addr;
  wire [0:0]ap_iarg_ce;
  wire [63:0]ap_iarg_dout;
  (* async_reg = "true" *) wire axi_rst;
  (* async_reg = "true" *) wire axi_rst1;
  wire axi_rst2;
  wire [10:0]conv_addr;
  wire [0:0]mb_iarg_rdy_i;
  wire out;
  wire s_axis_1_tlast;
  wire s_axis_1_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter__parameterized0 CONVERTER_I
       (.E(addr_cnt0),
        .Q(conv_addr),
        .SR(MEM_CTRL_I_n_3),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc__parameterized0 MEM_CTRL_I
       (.AR(axi_rst),
        .E(E),
        .\NEW_INTRO.MBn.pntr_dist_reg[1]_0 (\NEW_INTRO.MBn.pntr_dist_reg[1] ),
        .\NEW_INTRO.full_n_reg_0 (\NEW_INTRO.full_n_reg ),
        .\NEW_INTRO.full_n_reg_1 (\NEW_INTRO.full_n_reg_0 ),
        .\NEW_INTRO.status_empty_i_reg_0 (\NEW_INTRO.status_empty_i_reg ),
        .Q(conv_addr),
        .SR(MEM_CTRL_I_n_3),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_iarg_1_din(ap_iarg_1_din),
        .ap_iarg_1_we(ap_iarg_1_we),
        .ap_iarg_addr(ap_iarg_addr),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .out(out),
        .s_axis_1_tlast(s_axis_1_tlast),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_1_tvalid_0(addr_cnt0),
        .s_axis_aclk(s_axis_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axi_rst1_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(axi_rst2),
        .Q(axi_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE axi_rst_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(axi_rst1),
        .PRE(axi_rst2),
        .Q(axi_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter
   (Q,
    SR,
    E,
    s_axis_aclk);
  output [6:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input s_axis_aclk;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \addr_cnt[6]_i_4_n_0 ;
  wire [6:0]plusOp;
  wire s_axis_aclk;

  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cnt[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_cnt[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_cnt[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_cnt[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_cnt[6]_i_3 
       (.I0(\addr_cnt[6]_i_4_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \addr_cnt[6]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\addr_cnt[6]_i_4_n_0 ));
  FDRE \addr_cnt_reg[0] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \addr_cnt_reg[1] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \addr_cnt_reg[2] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \addr_cnt_reg[3] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \addr_cnt_reg[4] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \addr_cnt_reg[5] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \addr_cnt_reg[6] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xd_s2m_converter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_converter__parameterized0
   (Q,
    SR,
    E,
    s_axis_aclk);
  output [10:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input s_axis_aclk;

  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire \addr_cnt[10]_i_4_n_0 ;
  wire [10:0]plusOp__0;
  wire s_axis_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \addr_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_cnt[10]_i_3 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\addr_cnt[10]_i_4_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(plusOp__0[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_cnt[10]_i_4 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\addr_cnt[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_cnt[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_cnt[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_cnt[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_cnt[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_cnt[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_cnt[6]_i_1__0 
       (.I0(\addr_cnt[10]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_cnt[7]_i_1 
       (.I0(\addr_cnt[10]_i_4_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_cnt[8]_i_1 
       (.I0(Q[6]),
        .I1(\addr_cnt[10]_i_4_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(plusOp__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_cnt[9]_i_1 
       (.I0(Q[7]),
        .I1(\addr_cnt[10]_i_4_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(plusOp__0[9]));
  FDRE \addr_cnt_reg[0] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \addr_cnt_reg[10] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \addr_cnt_reg[1] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \addr_cnt_reg[2] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \addr_cnt_reg[3] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \addr_cnt_reg[4] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \addr_cnt_reg[5] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \addr_cnt_reg[6] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \addr_cnt_reg[7] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \addr_cnt_reg[8] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \addr_cnt_reg[9] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__0[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc
   (ap_iarg_dout,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    \NEW_INTRO.full_n_reg_0 ,
    mb_iarg_rdy_i,
    \NEW_INTRO.status_empty_i_reg_0 ,
    \NEW_INTRO.MB1.pntr_dist_reg[0]_0 ,
    SR,
    E,
    \NEW_INTRO.full_n_reg_1 ,
    aclk,
    s_axis_aclk,
    ap_iarg_ce,
    s_axis_0_tvalid,
    out,
    ap_iarg_addr,
    Q,
    S_AXIS_TDATA,
    \Q_reg_reg[0] ,
    \NEW_INTRO.next_rd_gray_reg[0]_1 ,
    s_axis_0_tlast,
    mb_pop_ok);
  output [7:0]ap_iarg_dout;
  output \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  output \NEW_INTRO.full_n_reg_0 ;
  output [0:0]mb_iarg_rdy_i;
  output [0:0]\NEW_INTRO.status_empty_i_reg_0 ;
  output [0:0]\NEW_INTRO.MB1.pntr_dist_reg[0]_0 ;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]\NEW_INTRO.full_n_reg_1 ;
  input aclk;
  input s_axis_aclk;
  input [0:0]ap_iarg_ce;
  input s_axis_0_tvalid;
  input out;
  input [9:0]ap_iarg_addr;
  input [6:0]Q;
  input [63:0]S_AXIS_TDATA;
  input \Q_reg_reg[0] ;
  input \NEW_INTRO.next_rd_gray_reg[0]_1 ;
  input s_axis_0_tlast;
  input mb_pop_ok;

  wire [0:0]E;
  wire [0:0]\NEW_INTRO.MB1.pntr_dist_reg[0]_0 ;
  wire \NEW_INTRO.MB1.wr_bins[0]_i_1_n_0 ;
  wire \NEW_INTRO.clkx_1_n_0 ;
  wire \NEW_INTRO.clkx_1_n_1 ;
  wire \NEW_INTRO.clkx_1_n_2 ;
  wire \NEW_INTRO.clkx_1_n_3 ;
  wire \NEW_INTRO.clkx_2_n_0 ;
  wire \NEW_INTRO.full_n_reg_0 ;
  wire [0:0]\NEW_INTRO.full_n_reg_1 ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_1 ;
  wire \NEW_INTRO.rd_gray[0]_i_1_n_0 ;
  wire \NEW_INTRO.rd_gray_reg_n_0_[0] ;
  wire [0:0]\NEW_INTRO.status_empty_i_reg_0 ;
  wire \NEW_INTRO.wr_gray[0]_i_1_n_0 ;
  wire \NEW_INTRO.wr_gray_ahead[0]_i_1_n_0 ;
  wire \NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ;
  wire \NEW_INTRO.wr_gray_reg_n_0_[0] ;
  wire [6:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]SR;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [9:0]ap_iarg_addr;
  wire [0:0]ap_iarg_ce;
  wire [7:0]ap_iarg_dout;
  wire [0:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire s_axis_0_tlast;
  wire s_axis_0_tvalid;
  wire s_axis_aclk;
  wire wr_bins;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from[0]_i_1 
       (.I0(\NEW_INTRO.full_n_reg_0 ),
        .O(\NEW_INTRO.full_n_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank \LINEAR_BANK_GEN.MEM_I 
       (.Q(Q),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_iarg_addr(ap_iarg_addr),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .out(out),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_aclk(s_axis_aclk));
  FDCE \NEW_INTRO.MB1.pntr_dist_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\NEW_INTRO.clkx_1_n_2 ),
        .Q(\NEW_INTRO.MB1.pntr_dist_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \NEW_INTRO.MB1.wr_bins[0]_i_1 
       (.I0(s_axis_0_tlast),
        .I1(s_axis_0_tvalid),
        .I2(\NEW_INTRO.full_n_reg_0 ),
        .I3(wr_bins),
        .O(\NEW_INTRO.MB1.wr_bins[0]_i_1_n_0 ));
  FDCE \NEW_INTRO.MB1.wr_bins_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\NEW_INTRO.MB1.wr_bins[0]_i_1_n_0 ),
        .Q(wr_bins));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs \NEW_INTRO.clkx_1 
       (.\NEW_INTRO.MB1.pntr_dist_reg[0] (\NEW_INTRO.clkx_1_n_2 ),
        .\NEW_INTRO.MB1.pntr_dist_reg[0]_0 (\NEW_INTRO.full_n_reg_0 ),
        .\NEW_INTRO.MB1.pntr_dist_reg[0]_1 (\NEW_INTRO.MB1.pntr_dist_reg[0]_0 ),
        .\NEW_INTRO.empty_n_reg (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .\NEW_INTRO.full_n_reg (\NEW_INTRO.clkx_2_n_0 ),
        .\NEW_INTRO.full_n_reg_0 (\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0] (\NEW_INTRO.clkx_1_n_1 ),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .aclk(aclk),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(mb_pop_ok),
        .out(out),
        .\rd_pntr_bin_reg[0]_0 (\NEW_INTRO.clkx_1_n_0 ),
        .\rd_pntr_bin_reg[0]_1 (\NEW_INTRO.clkx_1_n_3 ),
        .\rd_pntr_gc_reg[0]_0 (\NEW_INTRO.rd_gray_reg_n_0_[0] ),
        .s_axis_0_tlast(s_axis_0_tlast),
        .s_axis_0_tvalid(s_axis_0_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .wr_bins(wr_bins),
        .\wr_pntr_gc_reg[0]_0 (\NEW_INTRO.wr_gray_reg_n_0_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_77 \NEW_INTRO.clkx_2 
       (.\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .aclk(aclk),
        .out(out),
        .\rd_pntr_bin_reg[0]_0 (\NEW_INTRO.clkx_2_n_0 ),
        .\rd_pntr_gc_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .s_axis_aclk(s_axis_aclk),
        .\wr_pntr_gc_reg[0]_0 (\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs_78 \NEW_INTRO.clkx_3 
       (.\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk));
  FDCE \NEW_INTRO.empty_n_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\NEW_INTRO.clkx_1_n_1 ),
        .Q(mb_iarg_rdy_i));
  FDCE \NEW_INTRO.full_n_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\NEW_INTRO.clkx_1_n_3 ),
        .Q(\NEW_INTRO.full_n_reg_0 ));
  FDPE \NEW_INTRO.next_rd_gray_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\NEW_INTRO.next_rd_gray_reg[0]_1 ),
        .PRE(out),
        .Q(\NEW_INTRO.next_rd_gray_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \NEW_INTRO.rd_gray[0]_i_1 
       (.I0(\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .I1(mb_pop_ok),
        .I2(\NEW_INTRO.rd_gray_reg_n_0_[0] ),
        .O(\NEW_INTRO.rd_gray[0]_i_1_n_0 ));
  FDCE \NEW_INTRO.rd_gray_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\NEW_INTRO.rd_gray[0]_i_1_n_0 ),
        .Q(\NEW_INTRO.rd_gray_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b0)) 
    \NEW_INTRO.status_empty_i_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\NEW_INTRO.clkx_1_n_0 ),
        .PRE(\Q_reg_reg[0] ),
        .Q(\NEW_INTRO.status_empty_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \NEW_INTRO.wr_gray[0]_i_1 
       (.I0(s_axis_0_tlast),
        .I1(s_axis_0_tvalid),
        .I2(\NEW_INTRO.full_n_reg_0 ),
        .I3(\NEW_INTRO.wr_gray_reg_n_0_[0] ),
        .O(\NEW_INTRO.wr_gray[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \NEW_INTRO.wr_gray_ahead[0]_i_1 
       (.I0(s_axis_0_tlast),
        .I1(s_axis_0_tvalid),
        .I2(\NEW_INTRO.full_n_reg_0 ),
        .I3(\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ),
        .O(\NEW_INTRO.wr_gray_ahead[0]_i_1_n_0 ));
  FDCE \NEW_INTRO.wr_gray_ahead_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\NEW_INTRO.wr_gray_ahead[0]_i_1_n_0 ),
        .Q(\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ));
  FDCE \NEW_INTRO.wr_gray_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\NEW_INTRO.wr_gray[0]_i_1_n_0 ),
        .Q(\NEW_INTRO.wr_gray_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \addr_cnt[6]_i_1 
       (.I0(\Q_reg_reg[0] ),
        .I1(s_axis_0_tlast),
        .I2(s_axis_0_tvalid),
        .I3(\NEW_INTRO.full_n_reg_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \addr_cnt[6]_i_2 
       (.I0(s_axis_0_tvalid),
        .I1(\NEW_INTRO.full_n_reg_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xd_s2m_memory_dc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_s2m_memory_dc__parameterized0
   (\NEW_INTRO.full_n_reg_0 ,
    mb_iarg_rdy_i,
    \NEW_INTRO.status_empty_i_reg_0 ,
    SR,
    s_axis_1_tvalid_0,
    \NEW_INTRO.MBn.pntr_dist_reg[1]_0 ,
    \NEW_INTRO.full_n_reg_1 ,
    ap_iarg_dout,
    s_axis_aclk,
    AR,
    aclk,
    out,
    s_axis_1_tlast,
    s_axis_1_tvalid,
    E,
    ap_iarg_ce,
    ap_iarg_addr,
    Q,
    ap_iarg_1_din,
    S_AXIS_TDATA,
    ap_iarg_1_we);
  output \NEW_INTRO.full_n_reg_0 ;
  output [0:0]mb_iarg_rdy_i;
  output [0:0]\NEW_INTRO.status_empty_i_reg_0 ;
  output [0:0]SR;
  output [0:0]s_axis_1_tvalid_0;
  output [1:0]\NEW_INTRO.MBn.pntr_dist_reg[1]_0 ;
  output [0:0]\NEW_INTRO.full_n_reg_1 ;
  output [63:0]ap_iarg_dout;
  input s_axis_aclk;
  input [0:0]AR;
  input aclk;
  input out;
  input s_axis_1_tlast;
  input s_axis_1_tvalid;
  input [0:0]E;
  input [0:0]ap_iarg_ce;
  input [10:0]ap_iarg_addr;
  input [10:0]Q;
  input [63:0]ap_iarg_1_din;
  input [63:0]S_AXIS_TDATA;
  input [0:0]ap_iarg_1_we;

  wire [0:0]AR;
  wire [0:0]E;
  wire [1:0]\NEW_INTRO.MBn.pntr_dist_reg[1]_0 ;
  wire \NEW_INTRO.clkx_1_n_0 ;
  wire \NEW_INTRO.clkx_1_n_1 ;
  wire \NEW_INTRO.clkx_1_n_2 ;
  wire \NEW_INTRO.clkx_2_n_0 ;
  wire \NEW_INTRO.clkx_3_n_0 ;
  wire \NEW_INTRO.clkx_3_n_1 ;
  wire \NEW_INTRO.clkx_3_n_2 ;
  wire \NEW_INTRO.clkx_3_n_3 ;
  wire \NEW_INTRO.full_n_reg_0 ;
  wire [0:0]\NEW_INTRO.full_n_reg_1 ;
  wire \NEW_INTRO.next_rd_gray[0]_i_1__0_n_0 ;
  wire \NEW_INTRO.next_rd_gray[1]_i_1_n_0 ;
  wire \NEW_INTRO.next_rd_gray[2]_i_1_n_0 ;
  wire \NEW_INTRO.next_rd_gray_reg_n_0_[0] ;
  wire \NEW_INTRO.next_rd_gray_reg_n_0_[1] ;
  wire \NEW_INTRO.rd_pntr[0]_i_1_n_0 ;
  wire [0:0]\NEW_INTRO.status_empty_i_reg_0 ;
  wire \NEW_INTRO.wr_gray[0]_i_1__0_n_0 ;
  wire \NEW_INTRO.wr_gray[1]_i_1_n_0 ;
  wire \NEW_INTRO.wr_gray[2]_i_1_n_0 ;
  wire \NEW_INTRO.wr_gray_ahead[0]_i_1__0_n_0 ;
  wire \NEW_INTRO.wr_gray_ahead[2]_i_1_n_0 ;
  wire \NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ;
  wire \NEW_INTRO.wr_gray_ahead_reg_n_0_[1] ;
  wire \NEW_INTRO.wr_gray_reg_n_0_[0] ;
  wire \NEW_INTRO.wr_gray_reg_n_0_[1] ;
  wire \NEW_INTRO.wr_pntr[0]_i_1_n_0 ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_iarg_1_din;
  wire [0:0]ap_iarg_1_we;
  wire [10:0]ap_iarg_addr;
  wire [0:0]ap_iarg_ce;
  wire [63:0]ap_iarg_dout;
  wire [1:1]gray_inc;
  wire [12:11]iport_addr;
  wire [0:0]mb_iarg_rdy_i;
  wire mb_push_ok;
  wire [12:11]oport_addr;
  wire out;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire [2:0]rd_gray;
  wire s_axis_1_tlast;
  wire s_axis_1_tvalid;
  wire [0:0]s_axis_1_tvalid_0;
  wire s_axis_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from[1]_i_1 
       (.I0(\NEW_INTRO.full_n_reg_0 ),
        .O(\NEW_INTRO.full_n_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arg_mem_bank__parameterized0 \LINEAR_BANK_GEN.MEM_I 
       (.ADDRARDADDR({oport_addr,ap_iarg_addr}),
        .\ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I (Q),
        .Q(iport_addr),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_iarg_1_din(ap_iarg_1_din),
        .ap_iarg_1_we(ap_iarg_1_we),
        .ap_iarg_ce(ap_iarg_ce),
        .ap_iarg_dout(ap_iarg_dout),
        .out(out),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_aclk(s_axis_aclk));
  FDCE \NEW_INTRO.MBn.pntr_dist_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\NEW_INTRO.clkx_3_n_3 ),
        .Q(\NEW_INTRO.MBn.pntr_dist_reg[1]_0 [0]));
  FDCE \NEW_INTRO.MBn.pntr_dist_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\NEW_INTRO.clkx_3_n_2 ),
        .Q(\NEW_INTRO.MBn.pntr_dist_reg[1]_0 [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0 \NEW_INTRO.clkx_1 
       (.AR(AR),
        .E(E),
        .\NEW_INTRO.empty_n_reg (\NEW_INTRO.clkx_1_n_1 ),
        .\NEW_INTRO.empty_n_reg_0 ({p_1_in,\NEW_INTRO.next_rd_gray_reg_n_0_[1] ,\NEW_INTRO.next_rd_gray_reg_n_0_[0] }),
        .\NEW_INTRO.full_n_reg (\NEW_INTRO.full_n_reg_0 ),
        .\NEW_INTRO.full_n_reg_0 (\NEW_INTRO.clkx_2_n_0 ),
        .\NEW_INTRO.full_n_reg_1 ({p_1_in4_in,\NEW_INTRO.wr_gray_ahead_reg_n_0_[1] ,\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] }),
        .Q(rd_gray),
        .aclk(aclk),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .out(out),
        .s_axis_1_tlast(s_axis_1_tlast),
        .s_axis_1_tlast_0(\NEW_INTRO.clkx_1_n_0 ),
        .s_axis_1_tlast_1(\NEW_INTRO.clkx_1_n_2 ),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .\wr_pntr_gc_reg[2]_0 ({p_1_in1_in,\NEW_INTRO.wr_gray_reg_n_0_[1] ,\NEW_INTRO.wr_gray_reg_n_0_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized0_54 \NEW_INTRO.clkx_2 
       (.AR(AR),
        .\NEW_INTRO.wr_gray_ahead_reg[0] (\NEW_INTRO.clkx_2_n_0 ),
        .Q({p_1_in4_in,\NEW_INTRO.wr_gray_ahead_reg_n_0_[1] ,\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] }),
        .aclk(aclk),
        .out(out),
        .\rd_pntr_gc_reg[2]_0 ({p_1_in,\NEW_INTRO.next_rd_gray_reg_n_0_[1] ,\NEW_INTRO.next_rd_gray_reg_n_0_[0] }),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_accelerator_adapter_v2_1_16_clk_x_pntrs__parameterized1 \NEW_INTRO.clkx_3 
       (.AR(AR),
        .D(\NEW_INTRO.clkx_3_n_0 ),
        .\NEW_INTRO.MBn.pntr_dist_reg[0] ({\NEW_INTRO.clkx_3_n_2 ,\NEW_INTRO.clkx_3_n_3 }),
        .\NEW_INTRO.MBn.pntr_dist_reg[1] (\NEW_INTRO.MBn.pntr_dist_reg[1]_0 ),
        .\NEW_INTRO.MBn.pntr_dist_reg[1]_0 (\NEW_INTRO.full_n_reg_0 ),
        .\NEW_INTRO.rd_pntr_reg[1] (\NEW_INTRO.clkx_3_n_1 ),
        .Q(iport_addr),
        .aclk(aclk),
        .out(out),
        .\rd_pntr_gc_reg[1]_0 (oport_addr),
        .s_axis_1_tlast(s_axis_1_tlast),
        .s_axis_1_tvalid(s_axis_1_tvalid),
        .s_axis_aclk(s_axis_aclk));
  FDCE \NEW_INTRO.empty_n_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\NEW_INTRO.clkx_1_n_1 ),
        .Q(mb_iarg_rdy_i));
  FDCE \NEW_INTRO.full_n_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\NEW_INTRO.clkx_1_n_2 ),
        .Q(\NEW_INTRO.full_n_reg_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \NEW_INTRO.next_rd_gray[0]_i_1__0 
       (.I0(\NEW_INTRO.next_rd_gray_reg_n_0_[1] ),
        .I1(p_1_in),
        .O(\NEW_INTRO.next_rd_gray[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \NEW_INTRO.next_rd_gray[1]_i_1 
       (.I0(\NEW_INTRO.next_rd_gray_reg_n_0_[1] ),
        .I1(p_1_in),
        .I2(\NEW_INTRO.next_rd_gray_reg_n_0_[0] ),
        .O(\NEW_INTRO.next_rd_gray[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \NEW_INTRO.next_rd_gray[2]_i_1 
       (.I0(\NEW_INTRO.next_rd_gray_reg_n_0_[0] ),
        .I1(\NEW_INTRO.next_rd_gray_reg_n_0_[1] ),
        .I2(p_1_in),
        .O(\NEW_INTRO.next_rd_gray[2]_i_1_n_0 ));
  FDPE \NEW_INTRO.next_rd_gray_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\NEW_INTRO.next_rd_gray[0]_i_1__0_n_0 ),
        .PRE(out),
        .Q(\NEW_INTRO.next_rd_gray_reg_n_0_[0] ));
  FDCE \NEW_INTRO.next_rd_gray_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(\NEW_INTRO.next_rd_gray[1]_i_1_n_0 ),
        .Q(\NEW_INTRO.next_rd_gray_reg_n_0_[1] ));
  FDCE \NEW_INTRO.next_rd_gray_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(\NEW_INTRO.next_rd_gray[2]_i_1_n_0 ),
        .Q(p_1_in));
  FDCE \NEW_INTRO.rd_gray_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(\NEW_INTRO.next_rd_gray_reg_n_0_[0] ),
        .Q(rd_gray[0]));
  FDCE \NEW_INTRO.rd_gray_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(\NEW_INTRO.next_rd_gray_reg_n_0_[1] ),
        .Q(rd_gray[1]));
  FDCE \NEW_INTRO.rd_gray_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(p_1_in),
        .Q(rd_gray[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \NEW_INTRO.rd_pntr[0]_i_1 
       (.I0(oport_addr[11]),
        .O(\NEW_INTRO.rd_pntr[0]_i_1_n_0 ));
  FDCE \NEW_INTRO.rd_pntr_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(\NEW_INTRO.rd_pntr[0]_i_1_n_0 ),
        .Q(oport_addr[11]));
  FDCE \NEW_INTRO.rd_pntr_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(\NEW_INTRO.clkx_3_n_1 ),
        .Q(oport_addr[12]));
  FDPE #(
    .INIT(1'b0)) 
    \NEW_INTRO.status_empty_i_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\NEW_INTRO.clkx_1_n_0 ),
        .PRE(AR),
        .Q(\NEW_INTRO.status_empty_i_reg_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \NEW_INTRO.wr_gray[0]_i_1__0 
       (.I0(\NEW_INTRO.wr_gray_reg_n_0_[1] ),
        .I1(p_1_in1_in),
        .O(\NEW_INTRO.wr_gray[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \NEW_INTRO.wr_gray[1]_i_1 
       (.I0(\NEW_INTRO.wr_gray_reg_n_0_[1] ),
        .I1(p_1_in1_in),
        .I2(\NEW_INTRO.wr_gray_reg_n_0_[0] ),
        .O(\NEW_INTRO.wr_gray[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \NEW_INTRO.wr_gray[2]_i_1 
       (.I0(\NEW_INTRO.wr_gray_reg_n_0_[0] ),
        .I1(\NEW_INTRO.wr_gray_reg_n_0_[1] ),
        .I2(p_1_in1_in),
        .O(\NEW_INTRO.wr_gray[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \NEW_INTRO.wr_gray_ahead[0]_i_1__0 
       (.I0(\NEW_INTRO.wr_gray_ahead_reg_n_0_[1] ),
        .I1(p_1_in4_in),
        .O(\NEW_INTRO.wr_gray_ahead[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \NEW_INTRO.wr_gray_ahead[1]_i_1 
       (.I0(\NEW_INTRO.wr_gray_ahead_reg_n_0_[1] ),
        .I1(p_1_in4_in),
        .I2(\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ),
        .O(gray_inc));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \NEW_INTRO.wr_gray_ahead[2]_i_1 
       (.I0(\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ),
        .I1(\NEW_INTRO.wr_gray_ahead_reg_n_0_[1] ),
        .I2(p_1_in4_in),
        .O(\NEW_INTRO.wr_gray_ahead[2]_i_1_n_0 ));
  FDPE \NEW_INTRO.wr_gray_ahead_reg[0] 
       (.C(s_axis_aclk),
        .CE(mb_push_ok),
        .D(\NEW_INTRO.wr_gray_ahead[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\NEW_INTRO.wr_gray_ahead_reg_n_0_[0] ));
  FDPE \NEW_INTRO.wr_gray_ahead_reg[1] 
       (.C(s_axis_aclk),
        .CE(mb_push_ok),
        .D(gray_inc),
        .PRE(AR),
        .Q(\NEW_INTRO.wr_gray_ahead_reg_n_0_[1] ));
  FDPE \NEW_INTRO.wr_gray_ahead_reg[2] 
       (.C(s_axis_aclk),
        .CE(mb_push_ok),
        .D(\NEW_INTRO.wr_gray_ahead[2]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in4_in));
  FDCE \NEW_INTRO.wr_gray_reg[0] 
       (.C(s_axis_aclk),
        .CE(mb_push_ok),
        .CLR(AR),
        .D(\NEW_INTRO.wr_gray[0]_i_1__0_n_0 ),
        .Q(\NEW_INTRO.wr_gray_reg_n_0_[0] ));
  FDCE \NEW_INTRO.wr_gray_reg[1] 
       (.C(s_axis_aclk),
        .CE(mb_push_ok),
        .CLR(AR),
        .D(\NEW_INTRO.wr_gray[1]_i_1_n_0 ),
        .Q(\NEW_INTRO.wr_gray_reg_n_0_[1] ));
  FDCE \NEW_INTRO.wr_gray_reg[2] 
       (.C(s_axis_aclk),
        .CE(mb_push_ok),
        .CLR(AR),
        .D(\NEW_INTRO.wr_gray[2]_i_1_n_0 ),
        .Q(p_1_in1_in));
  LUT1 #(
    .INIT(2'h1)) 
    \NEW_INTRO.wr_pntr[0]_i_1 
       (.I0(iport_addr[11]),
        .O(\NEW_INTRO.wr_pntr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \NEW_INTRO.wr_pntr[1]_i_1 
       (.I0(\NEW_INTRO.full_n_reg_0 ),
        .I1(s_axis_1_tvalid),
        .I2(s_axis_1_tlast),
        .O(mb_push_ok));
  FDCE \NEW_INTRO.wr_pntr_reg[0] 
       (.C(s_axis_aclk),
        .CE(mb_push_ok),
        .CLR(AR),
        .D(\NEW_INTRO.wr_pntr[0]_i_1_n_0 ),
        .Q(iport_addr[11]));
  FDCE \NEW_INTRO.wr_pntr_reg[1] 
       (.C(s_axis_aclk),
        .CE(mb_push_ok),
        .CLR(AR),
        .D(\NEW_INTRO.clkx_3_n_0 ),
        .Q(iport_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \addr_cnt[10]_i_1 
       (.I0(AR),
        .I1(s_axis_1_tlast),
        .I2(s_axis_1_tvalid),
        .I3(\NEW_INTRO.full_n_reg_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \addr_cnt[10]_i_2 
       (.I0(s_axis_1_tvalid),
        .I1(\NEW_INTRO.full_n_reg_0 ),
        .O(s_axis_1_tvalid_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xd_sync_module
   (out,
    s_axi_aresetn_0,
    status_ap_start,
    status_ap_done,
    status_ap_idle,
    status_ap_ready,
    host_cmd_error,
    ap_start_one_shot,
    ap_start,
    mb_pop_ok,
    E,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ,
    aclk,
    s_axi_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg ,
    and_reduce,
    empty_n_reg,
    status_ap_start_clr,
    status_ap_done_clr,
    status_ap_idle_clr,
    status_ap_ready_clr,
    mb_iarg_rdy_i,
    ap_done,
    ap_ready,
    \gic0.gc0.count_reg[4] ,
    s_axi_aresetn,
    ap_idle,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    host_cmd_data);
  output out;
  output s_axi_aresetn_0;
  output status_ap_start;
  output status_ap_done;
  output status_ap_idle;
  output status_ap_ready;
  output host_cmd_error;
  output ap_start_one_shot;
  output ap_start;
  output mb_pop_ok;
  output [0:0]E;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  input aclk;
  input s_axi_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg ;
  input and_reduce;
  input empty_n_reg;
  input status_ap_start_clr;
  input status_ap_done_clr;
  input status_ap_idle_clr;
  input status_ap_ready_clr;
  input [1:0]mb_iarg_rdy_i;
  input ap_done;
  input ap_ready;
  input [0:0]\gic0.gc0.count_reg[4] ;
  input s_axi_aresetn;
  input ap_idle;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input [17:0]host_cmd_data;

  wire COMMAND_FIFO_NEW_n_11;
  wire COMMAND_FIFO_NEW_n_12;
  wire COMMAND_FIFO_NEW_n_2;
  wire COMMAND_FIFO_NEW_n_3;
  wire COMMAND_FIFO_NEW_n_4;
  wire COMMAND_FIFO_NEW_n_9;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  wire \NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_1 ;
  wire \NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_2 ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire aclk;
  wire and_reduce;
  wire ap_cmd_error_sync;
  wire ap_done;
  wire ap_done_sync;
  wire ap_idle;
  wire ap_idle_sync;
  wire ap_ready;
  wire ap_ready_sync;
  wire ap_start;
  wire ap_start_i;
  wire ap_start_i_sync;
  wire ap_start_one_shot;
  (* async_reg = "true" *) wire axi_rst;
  wire core_ap_start_i_1_n_0;
  wire empty;
  wire empty_n_reg;
  wire [0:0]\gic0.gc0.count_reg[4] ;
  wire global_start__2;
  wire [17:0]host_cmd_data;
  wire host_cmd_error;
  wire [1:0]iarg_mask;
  wire \iarg_mask[1]_i_4_n_0 ;
  wire iarg_start_sync;
  wire iscalar_start_sync;
  wire [1:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire oarg_start_sync;
  wire out;
  wire p_0_in0_in;
  wire prmry_in_xored;
  wire run_continous_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [2:0]state__0;
  wire status_ap_done;
  wire status_ap_done_clr;
  wire status_ap_idle;
  wire status_ap_idle_clr;
  wire status_ap_ready;
  wire status_ap_ready_clr;
  wire status_ap_start;
  wire status_ap_start_clr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_dist_inst COMMAND_FIFO_NEW
       (.AR(axi_rst),
        .E(E),
        .\FSM_sequential_state_reg[0] (COMMAND_FIFO_NEW_n_3),
        .\FSM_sequential_state_reg[0]_0 (COMMAND_FIFO_NEW_n_4),
        .\FSM_sequential_state_reg[1] (COMMAND_FIFO_NEW_n_11),
        .\FSM_sequential_state_reg[2] (\NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_1 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg (p_0_in0_in),
        .\NEW_INTRO.next_rd_gray_reg[0] (\NEW_INTRO.next_rd_gray_reg[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .aclk(aclk),
        .ap_start_i(ap_start_i),
        .empty_fwft_i_reg(COMMAND_FIFO_NEW_n_2),
        .empty_fwft_i_reg_0(COMMAND_FIFO_NEW_n_9),
        .empty_fwft_i_reg_1(COMMAND_FIFO_NEW_n_12),
        .\gic0.gc0.count_reg[4] (\gic0.gc0.count_reg[4] ),
        .global_start__2(global_start__2),
        .\gpr1.dout_i_reg[0] (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .host_cmd_data(host_cmd_data),
        .iarg_mask(iarg_mask),
        .\iarg_mask_reg[1] (\iarg_mask[1]_i_4_n_0 ),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(mb_pop_ok),
        .out(empty),
        .prmry_in_xored(prmry_in_xored),
        .ram_full_fb_i_reg(out),
        .run_continous_reg(run_continous_reg_n_0),
        .s_axi_aclk(s_axi_aclk),
        .state__0(state__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5 \EN_APCLK_LITE_SYNC_GEN.AP_CMDERR_SYNC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .aclk(aclk),
        .ap_cmd_error_sync(ap_cmd_error_sync),
        .out(p_0_in0_in),
        .prmry_in_xored(prmry_in_xored),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6 \EN_APCLK_LITE_SYNC_GEN.AP_DONE_SYNC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_sync(ap_done_sync),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_9 \EN_APCLK_LITE_SYNC_GEN.AP_IDLE_SYNC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .aclk(aclk),
        .ap_idle(ap_idle),
        .ap_idle_sync(ap_idle_sync),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized6_10 \EN_APCLK_LITE_SYNC_GEN.AP_READY_SYNC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .aclk(aclk),
        .ap_ready(ap_ready),
        .ap_ready_sync(ap_ready_sync),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized5_11 \EN_APCLK_LITE_SYNC_GEN.AP_START_SYNC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .aclk(aclk),
        .ap_start_i_sync(ap_start_i_sync),
        .ap_start_one_shot(ap_start_one_shot),
        .s_axi_aclk(s_axi_aclk));
  (* FSM_ENCODED_STATES = "wait_start:001,wait_done:010,iSTATE:100,idle:000,apply_input_mask:011" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .D(\NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_2 ),
        .Q(state__0[0]));
  (* FSM_ENCODED_STATES = "wait_start:001,wait_done:010,iSTATE:100,idle:000,apply_input_mask:011" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .D(COMMAND_FIFO_NEW_n_12),
        .Q(state__0[1]));
  (* FSM_ENCODED_STATES = "wait_start:001,wait_done:010,iSTATE:100,idle:000,apply_input_mask:011" *) 
  FDCE \FSM_sequential_state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .D(COMMAND_FIFO_NEW_n_11),
        .Q(state__0[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8 \NEW_INTRO.AP_IARGSTART_SYNC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg ),
        .aclk(aclk),
        .out(iarg_start_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_12 \NEW_INTRO.AP_ISCALARSTART_SYNC_I 
       (.\FSM_sequential_state[2]_i_3_0 (iarg_start_sync),
        .\FSM_sequential_state[2]_i_3_1 (oarg_start_sync),
        .\FSM_sequential_state[2]_i_3_2 (empty),
        .\FSM_sequential_state_reg[0] (COMMAND_FIFO_NEW_n_2),
        .\FSM_sequential_state_reg[0]_0 (run_continous_reg_n_0),
        .\FSM_sequential_state_reg[2] (\NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_1 ),
        .\FSM_sequential_state_reg[2]_0 (\NEW_INTRO.AP_ISCALARSTART_SYNC_I_n_2 ),
        .aclk(aclk),
        .ap_done(ap_done),
        .out(iscalar_start_sync),
        .s_axi_aclk(s_axi_aclk),
        .state__0(state__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized8_13 \NEW_INTRO.AP_OARGSTART_SYNC_I 
       (.aclk(aclk),
        .and_reduce(and_reduce),
        .ap_start_i_reg(iarg_start_sync),
        .ap_start_i_reg_0(iscalar_start_sync),
        .global_start__2(global_start__2),
        .out(oarg_start_sync),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status STATUS_AP_IDLE_I
       (.ap_idle_sync(ap_idle_sync),
        .empty_n_reg_0(empty_n_reg),
        .s_axi_aclk(s_axi_aclk),
        .status_ap_idle(status_ap_idle),
        .status_ap_idle_clr(status_ap_idle_clr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_14 STATUS_AP_READY_I
       (.ap_ready_sync(ap_ready_sync),
        .empty_n_reg_0(empty_n_reg),
        .s_axi_aclk(s_axi_aclk),
        .status_ap_ready(status_ap_ready),
        .status_ap_ready_clr(status_ap_ready_clr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_15 SYNC_AP_CMD_ERROR_I
       (.ap_cmd_error_sync(ap_cmd_error_sync),
        .empty_n_reg_0(empty_n_reg),
        .host_cmd_error(host_cmd_error),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_16 SYNC_AP_DONE_I
       (.ap_done_sync(ap_done_sync),
        .empty_n_reg_0(empty_n_reg),
        .s_axi_aclk(s_axi_aclk),
        .status_ap_done(status_ap_done),
        .status_ap_done_clr(status_ap_done_clr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_ap_status_17 SYNC_AP_START_I
       (.ap_start_i_sync(ap_start_i_sync),
        .empty_n_reg_0(empty_n_reg),
        .s_axi_aclk(s_axi_aclk),
        .status_ap_start(status_ap_start),
        .status_ap_start_clr(status_ap_start_clr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_acc_adapter_cdc_sync__parameterized7 ap_rst_axi_sync1
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .out(axi_rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0));
  FDCE ap_start_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .D(ap_start_i),
        .Q(ap_start_one_shot));
  LUT3 #(
    .INIT(8'h74)) 
    core_ap_start_i_1
       (.I0(ap_ready),
        .I1(ap_start),
        .I2(ap_start_one_shot),
        .O(core_ap_start_i_1_n_0));
  FDCE core_ap_start_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .D(core_ap_start_i_1_n_0),
        .Q(ap_start));
  LUT4 #(
    .INIT(16'h0040)) 
    \iarg_mask[1]_i_4 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(ap_done),
        .I3(run_continous_reg_n_0),
        .O(\iarg_mask[1]_i_4_n_0 ));
  FDRE \iarg_mask_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(COMMAND_FIFO_NEW_n_3),
        .Q(iarg_mask[0]),
        .R(1'b0));
  FDRE \iarg_mask_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(COMMAND_FIFO_NEW_n_4),
        .Q(iarg_mask[1]),
        .R(1'b0));
  FDCE run_continous_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .D(COMMAND_FIFO_NEW_n_9),
        .Q(run_continous_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    S_AXIS_TDATA,
    s_axis_2_tlast);
  output [63:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;

  wire [63:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D[17:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA[17:0]),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.D(D[35:18]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA[35:18]),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.D(D[53:36]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA[53:36]),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.D(D[63:54]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DIADI({s_axis_2_tlast,S_AXIS_TDATA[63:54]}),
        .E(E),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q,
    DIADI,
    tap_0_vld,
    ap_done,
    state);
  output [65:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]Q;
  input [0:0]DIADI;
  input tap_0_vld;
  input ap_done;
  input [1:0]state;

  wire [65:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire [63:0]Q;
  wire aclk;
  wire ap_done;
  wire m_axis_aclk;
  wire out;
  wire [1:0]state;
  wire tap_0_vld;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3 \ramloop[0].ram.r 
       (.D(D[17:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .Q(Q[17:0]),
        .aclk(aclk),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4 \ramloop[1].ram.r 
       (.D(D[35:18]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .Q(Q[35:18]),
        .aclk(aclk),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5 \ramloop[2].ram.r 
       (.D(D[53:36]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .Q(Q[53:36]),
        .aclk(aclk),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6 \ramloop[3].ram.r 
       (.D(D[65:54]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DIADI({DIADI,Q[63:54]}),
        .E(E),
        .aclk(aclk),
        .ap_done(ap_done),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    S_AXIS_TDATA);
  output [17:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [17:0]S_AXIS_TDATA;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [17:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    S_AXIS_TDATA);
  output [17:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [17:0]S_AXIS_TDATA;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [17:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    S_AXIS_TDATA);
  output [17:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [17:0]S_AXIS_TDATA;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [17:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    DIADI);
  output [9:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]DIADI;

  wire [9:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]DIADI;
  wire [0:0]E;
  wire aclk;
  wire out;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DIADI(DIADI),
        .E(E),
        .aclk(aclk),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q);
  output [17:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [17:0]Q;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [17:0]Q;
  wire aclk;
  wire m_axis_aclk;
  wire out;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q);
  output [17:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [17:0]Q;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [17:0]Q;
  wire aclk;
  wire m_axis_aclk;
  wire out;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q);
  output [17:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [17:0]Q;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [17:0]Q;
  wire aclk;
  wire m_axis_aclk;
  wire out;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    DIADI,
    tap_0_vld,
    ap_done,
    state);
  output [11:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]DIADI;
  input tap_0_vld;
  input ap_done;
  input [1:0]state;

  wire [11:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]DIADI;
  wire [0:0]E;
  wire aclk;
  wire ap_done;
  wire m_axis_aclk;
  wire out;
  wire [1:0]state;
  wire tap_0_vld;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DIADI(DIADI),
        .E(E),
        .aclk(aclk),
        .ap_done(ap_done),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    S_AXIS_TDATA);
  output [17:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [17:0]S_AXIS_TDATA;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [17:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axis_aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[16:9],S_AXIS_TDATA[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,S_AXIS_TDATA[17],S_AXIS_TDATA[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],D[16:9],D[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],D[17],D[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    S_AXIS_TDATA);
  output [17:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [17:0]S_AXIS_TDATA;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [17:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axis_aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[16:9],S_AXIS_TDATA[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,S_AXIS_TDATA[17],S_AXIS_TDATA[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],D[16:9],D[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],D[17],D[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    S_AXIS_TDATA);
  output [17:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [17:0]S_AXIS_TDATA;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [17:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axis_aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[16:9],S_AXIS_TDATA[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,S_AXIS_TDATA[17],S_AXIS_TDATA[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],D[16:9],D[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],D[17],D[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    DIADI);
  output [9:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [10:0]DIADI;

  wire [9:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [10:0]DIADI;
  wire [0:0]E;
  wire aclk;
  wire [64:64]doutb;
  wire out;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axis_aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI[10:6],1'b0,1'b0,DIADI[5:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54 ,doutb,D[9:6],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61 ,D[5:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    Q);
  output [17:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [17:0]Q;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [17:0]Q;
  wire aclk;
  wire m_axis_aclk;
  wire out;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(m_axis_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:9],Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,Q[17],Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],D[16:9],D[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],D[17],D[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    Q);
  output [17:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [17:0]Q;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [17:0]Q;
  wire aclk;
  wire m_axis_aclk;
  wire out;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(m_axis_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:9],Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,Q[17],Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],D[16:9],D[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],D[17],D[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    Q);
  output [17:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [17:0]Q;

  wire [17:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [17:0]Q;
  wire aclk;
  wire m_axis_aclk;
  wire out;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(m_axis_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:9],Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,Q[17],Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],D[16:9],D[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],D[17],D[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    DIADI,
    tap_0_vld,
    ap_done,
    state);
  output [11:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [10:0]DIADI;
  input tap_0_vld;
  input ap_done;
  input [1:0]state;

  wire [11:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [10:0]DIADI;
  wire [0:0]E;
  wire aclk;
  wire ap_done;
  wire m_axis_aclk;
  wire out;
  wire [1:0]state;
  wire tap_0_end;
  wire tap_0_vld;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(m_axis_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tap_0_end,DIADI[10:6],1'b0,1'b0,DIADI[5:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53 ,D[11:6],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61 ,D[5:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(E),
        .ENBWREN(tmp_ram_rd_en),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(out),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0F80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(tap_0_vld),
        .I1(ap_done),
        .I2(state[0]),
        .I3(state[1]),
        .O(tap_0_end));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    S_AXIS_TDATA,
    s_axis_2_tlast);
  output [63:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;

  wire [63:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q,
    DIADI,
    tap_0_vld,
    ap_done,
    state);
  output [65:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]Q;
  input [0:0]DIADI;
  input tap_0_vld;
  input ap_done;
  input [1:0]state;

  wire [65:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire [63:0]Q;
  wire aclk;
  wire ap_done;
  wire m_axis_aclk;
  wire out;
  wire [1:0]state;
  wire tap_0_vld;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .ap_done(ap_done),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    S_AXIS_TDATA,
    s_axis_2_tlast);
  output [63:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;

  wire [63:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q,
    DIADI,
    tap_0_vld,
    ap_done,
    state);
  output [65:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]Q;
  input [0:0]DIADI;
  input tap_0_vld;
  input ap_done;
  input [1:0]state;

  wire [65:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire [63:0]Q;
  wire aclk;
  wire ap_done;
  wire m_axis_aclk;
  wire out;
  wire [1:0]state;
  wire tap_0_vld;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .ap_done(ap_done),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth
   (D,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    S_AXIS_TDATA,
    s_axis_2_tlast);
  output [63:0]D;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;

  wire [63:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0
   (D,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q,
    DIADI,
    tap_0_vld,
    ap_done,
    state);
  output [65:0]D;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]Q;
  input [0:0]DIADI;
  input tap_0_vld;
  input ap_done;
  input [1:0]state;

  wire [65:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire [63:0]Q;
  wire aclk;
  wire ap_done;
  wire m_axis_aclk;
  wire out;
  wire [1:0]state;
  wire tap_0_vld;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .ap_done(ap_done),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
   (\SAME_WIDTH_GEN.tap_0_vld_reg ,
    \gmux.gm[5].gms.ms_0 ,
    v1_reg,
    E,
    comp2);
  output \SAME_WIDTH_GEN.tap_0_vld_reg ;
  input [4:0]\gmux.gm[5].gms.ms_0 ;
  input [0:0]v1_reg;
  input [0:0]E;
  input comp2;

  wire [0:0]E;
  wire \SAME_WIDTH_GEN.tap_0_vld_reg ;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp1;
  wire comp2;
  wire [4:0]\gmux.gm[5].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[5].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg,\gmux.gm[5].gms.ms_0 [4]}));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_full_i_i_1__0
       (.I0(comp1),
        .I1(E),
        .I2(comp2),
        .O(\SAME_WIDTH_GEN.tap_0_vld_reg ));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_23
   (comp2,
    \gmux.gm[5].gms.ms_0 ,
    v1_reg_0);
  output comp2;
  input [4:0]\gmux.gm[5].gms.ms_0 ;
  input [0:0]v1_reg_0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp2;
  wire [4:0]\gmux.gm[5].gms.ms_0 ;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[5].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg_0,\gmux.gm[5].gms.ms_0 [4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25
   (comp0,
    v1_reg);
  output comp0;
  input [5:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp0;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26
   (\gpregsm1.curr_fwft_state_reg[1] ,
    v1_reg_0,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    ram_empty_fb_i_reg_1,
    out,
    comp0);
  output \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]v1_reg_0;
  input [4:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [0:0]ram_empty_fb_i_reg_1;
  input out;
  input comp0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp0;
  wire comp1;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire out;
  wire [4:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [0:0]ram_empty_fb_i_reg_1;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({ram_empty_fb_i_reg[2:0],v1_reg_0}));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],ram_empty_fb_i_reg[4:3]}));
  LUT5 #(
    .INIT(32'hFFFF00B0)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_fb_i_reg_0),
        .I1(ram_empty_fb_i_reg_1),
        .I2(comp1),
        .I3(out),
        .I4(comp0),
        .O(\gpregsm1.curr_fwft_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39
   (s_axis_2_tvalid_0,
    \gmux.gm[5].gms.ms_0 ,
    v1_reg,
    s_axis_2_tvalid,
    out,
    comp2);
  output s_axis_2_tvalid_0;
  input [4:0]\gmux.gm[5].gms.ms_0 ;
  input [0:0]v1_reg;
  input s_axis_2_tvalid;
  input out;
  input comp2;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp1;
  wire comp2;
  wire [4:0]\gmux.gm[5].gms.ms_0 ;
  wire out;
  wire s_axis_2_tvalid;
  wire s_axis_2_tvalid_0;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[5].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg,\gmux.gm[5].gms.ms_0 [4]}));
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_full_i_i_1
       (.I0(comp1),
        .I1(s_axis_2_tvalid),
        .I2(out),
        .I3(comp2),
        .O(s_axis_2_tvalid_0));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_40
   (comp2,
    \gmux.gm[5].gms.ms_0 ,
    v1_reg_0);
  output comp2;
  input [4:0]\gmux.gm[5].gms.ms_0 ;
  input [0:0]v1_reg_0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp2;
  wire [4:0]\gmux.gm[5].gms.ms_0 ;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[5].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg_0,\gmux.gm[5].gms.ms_0 [4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_44
   (ram_empty_fb_i_reg,
    v1_reg,
    ram_empty_fb_i_reg_0,
    out,
    ap_fifo_iarg_2_read,
    ram_empty_fb_i_reg_1,
    comp1);
  output ram_empty_fb_i_reg;
  input [4:0]v1_reg;
  input [0:0]ram_empty_fb_i_reg_0;
  input out;
  input ap_fifo_iarg_2_read;
  input [1:0]ram_empty_fb_i_reg_1;
  input comp1;

  wire ap_fifo_iarg_2_read;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp0;
  wire comp1;
  wire out;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire [1:0]ram_empty_fb_i_reg_1;
  wire [4:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],ram_empty_fb_i_reg_0,v1_reg[4]}));
  LUT6 #(
    .INIT(64'hBABBBBBBAAAAAAAA)) 
    ram_empty_i_i_1
       (.I0(comp0),
        .I1(out),
        .I2(ap_fifo_iarg_2_read),
        .I3(ram_empty_fb_i_reg_1[1]),
        .I4(ram_empty_fb_i_reg_1[0]),
        .I5(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_45
   (comp1,
    v1_reg_0,
    ram_empty_fb_i_reg);
  output comp1;
  input [4:0]v1_reg_0;
  input [0:0]ram_empty_fb_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp1;
  wire [0:0]ram_empty_fb_i_reg;
  wire [4:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],ram_empty_fb_i_reg,v1_reg_0[4]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
   (\gpr1.dout_i_reg[19]_0 ,
    s_axi_aclk,
    \gpr1.dout_i_reg[1]_0 ,
    host_cmd_data,
    \gpr1.dout_i_reg[1]_1 ,
    Q,
    \gpr1.dout_i_reg[0]_0 ,
    aclk,
    \gpr1.dout_i_reg[0]_1 );
  output [5:0]\gpr1.dout_i_reg[19]_0 ;
  input s_axi_aclk;
  input [0:0]\gpr1.dout_i_reg[1]_0 ;
  input [17:0]host_cmd_data;
  input [4:0]\gpr1.dout_i_reg[1]_1 ;
  input [4:0]Q;
  input [0:0]\gpr1.dout_i_reg[0]_0 ;
  input aclk;
  input \gpr1.dout_i_reg[0]_1 ;

  wire [4:0]Q;
  wire RAM_reg_0_31_0_5_n_2;
  wire RAM_reg_0_31_0_5_n_3;
  wire RAM_reg_0_31_0_5_n_4;
  wire RAM_reg_0_31_0_5_n_5;
  wire RAM_reg_0_31_12_17_n_0;
  wire RAM_reg_0_31_12_17_n_1;
  wire RAM_reg_0_31_12_17_n_2;
  wire RAM_reg_0_31_12_17_n_3;
  wire RAM_reg_0_31_18_23_n_2;
  wire RAM_reg_0_31_18_23_n_3;
  wire RAM_reg_0_31_18_23_n_4;
  wire RAM_reg_0_31_18_23_n_5;
  wire aclk;
  wire [19:0]dout_i0;
  wire [0:0]\gpr1.dout_i_reg[0]_0 ;
  wire \gpr1.dout_i_reg[0]_1 ;
  wire [5:0]\gpr1.dout_i_reg[19]_0 ;
  wire [0:0]\gpr1.dout_i_reg[1]_0 ;
  wire [4:0]\gpr1.dout_i_reg[1]_1 ;
  wire [17:0]host_cmd_data;
  wire s_axi_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M RAM_reg_0_31_0_5
       (.ADDRA(\gpr1.dout_i_reg[1]_1 ),
        .ADDRB(\gpr1.dout_i_reg[1]_1 ),
        .ADDRC(\gpr1.dout_i_reg[1]_1 ),
        .ADDRD(Q),
        .DIA(host_cmd_data[1:0]),
        .DIB(host_cmd_data[3:2]),
        .DIC(host_cmd_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(dout_i0[1:0]),
        .DOB({RAM_reg_0_31_0_5_n_2,RAM_reg_0_31_0_5_n_3}),
        .DOC({RAM_reg_0_31_0_5_n_4,RAM_reg_0_31_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(\gpr1.dout_i_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M RAM_reg_0_31_12_17
       (.ADDRA(\gpr1.dout_i_reg[1]_1 ),
        .ADDRB(\gpr1.dout_i_reg[1]_1 ),
        .ADDRC(\gpr1.dout_i_reg[1]_1 ),
        .ADDRD(Q),
        .DIA(host_cmd_data[7:6]),
        .DIB(host_cmd_data[9:8]),
        .DIC(host_cmd_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_12_17_n_0,RAM_reg_0_31_12_17_n_1}),
        .DOB({RAM_reg_0_31_12_17_n_2,RAM_reg_0_31_12_17_n_3}),
        .DOC(dout_i0[17:16]),
        .DOD(NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(\gpr1.dout_i_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M RAM_reg_0_31_18_23
       (.ADDRA(\gpr1.dout_i_reg[1]_1 ),
        .ADDRB(\gpr1.dout_i_reg[1]_1 ),
        .ADDRC(\gpr1.dout_i_reg[1]_1 ),
        .ADDRD(Q),
        .DIA(host_cmd_data[13:12]),
        .DIB(host_cmd_data[15:14]),
        .DIC(host_cmd_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(dout_i0[19:18]),
        .DOB({RAM_reg_0_31_18_23_n_2,RAM_reg_0_31_18_23_n_3}),
        .DOC({RAM_reg_0_31_18_23_n_4,RAM_reg_0_31_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(\gpr1.dout_i_reg[1]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[0]_0 ),
        .CLR(\gpr1.dout_i_reg[0]_1 ),
        .D(dout_i0[0]),
        .Q(\gpr1.dout_i_reg[19]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[0]_0 ),
        .CLR(\gpr1.dout_i_reg[0]_1 ),
        .D(dout_i0[16]),
        .Q(\gpr1.dout_i_reg[19]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[0]_0 ),
        .CLR(\gpr1.dout_i_reg[0]_1 ),
        .D(dout_i0[17]),
        .Q(\gpr1.dout_i_reg[19]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[0]_0 ),
        .CLR(\gpr1.dout_i_reg[0]_1 ),
        .D(dout_i0[18]),
        .Q(\gpr1.dout_i_reg[19]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[0]_0 ),
        .CLR(\gpr1.dout_i_reg[0]_1 ),
        .D(dout_i0[19]),
        .Q(\gpr1.dout_i_reg[19]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(\gpr1.dout_i_reg[0]_0 ),
        .CLR(\gpr1.dout_i_reg[0]_1 ),
        .D(dout_i0[1]),
        .Q(\gpr1.dout_i_reg[19]_0 [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
   (s_axis_2_tready,
    ap_fifo_iarg_2_empty_n,
    ap_fifo_iarg_2_dout,
    s_axis_aclk,
    aclk,
    out,
    S_AXIS_TDATA,
    s_axis_2_tlast,
    AR,
    ap_fifo_iarg_2_read,
    s_axis_2_tvalid);
  output s_axis_2_tready;
  output ap_fifo_iarg_2_empty_n;
  output [63:0]ap_fifo_iarg_2_dout;
  input s_axis_aclk;
  input aclk;
  input out;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;
  input [0:0]AR;
  input ap_fifo_iarg_2_read;
  input s_axis_2_tvalid;

  wire [0:0]AR;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire [5:5]\gras.rsts/c0/v1_reg ;
  wire [5:5]\gras.rsts/c1/v1_reg ;
  wire [4:0]\gwas.wsts/c1/v1_reg ;
  wire [4:0]\gwas.wsts/c2/v1_reg ;
  wire out;
  wire ram_regout_en;
  wire ram_wr_en;
  wire [10:0]rd_pntr;
  wire [10:10]rd_pntr_plus1;
  wire [10:10]rd_pntr_wr;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;
  wire [10:0]wr_pntr;
  wire [9:0]wr_pntr_plus1;
  wire [9:0]wr_pntr_plus2;
  wire [9:0]wr_pntr_rd;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs_34 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(AR),
        .Q(rd_pntr),
        .RD_PNTR_WR(rd_pntr_wr),
        .WR_PNTR_RD(wr_pntr_rd),
        .aclk(aclk),
        .\gmux.gm[4].gms.ms (wr_pntr_plus1),
        .\gmux.gm[4].gms.ms_0 (wr_pntr_plus2),
        .\gmux.gm[5].gms.ms (rd_pntr_plus1),
        .\gnxpm_cdc.wr_pntr_gc_reg[10]_0 (wr_pntr),
        .out(out),
        .s_axis_aclk(s_axis_aclk),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ),
        .v1_reg_1(\gwas.wsts/c1/v1_reg ),
        .v1_reg_2(\gwas.wsts/c2/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_35 \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_regout_en),
        .Q(rd_pntr_plus1),
        .WR_PNTR_RD(wr_pntr_rd),
        .aclk(aclk),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .\gc0.count_d1_reg[10] (rd_pntr),
        .out(out),
        .ram_empty_fb_i_reg(\gras.rsts/c0/v1_reg ),
        .ram_empty_fb_i_reg_0(\gras.rsts/c1/v1_reg ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_36 \gntv_or_sync_fifo.gl0.wr 
       (.AR(AR),
        .E(ram_wr_en),
        .Q(wr_pntr_plus2),
        .RD_PNTR_WR(rd_pntr_wr),
        .\gic0.gc0.count_d1_reg[9] (wr_pntr_plus1),
        .\gic0.gc0.count_d2_reg[10] (wr_pntr),
        .\gmux.gm[5].gms.ms (\gwas.wsts/c1/v1_reg ),
        .\gmux.gm[5].gms.ms_0 (\gwas.wsts/c2/v1_reg ),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (wr_pntr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (rd_pntr),
        .E(ram_wr_en),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .\goreg_bm.dout_i_reg[63]_0 (ram_regout_en),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0
   (empty_fwft_i_reg,
    E,
    ap_fifo_oarg_0_full_n,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ,
    \goreg_bm.dout_i_reg[64] ,
    ap_done_0,
    ap_done_1,
    ap_start_i_reg,
    \SAME_WIDTH_GEN.axis_last_reg ,
    m_axis_0_tready_0,
    empty_fwft_i_reg_0,
    \goreg_bm.dout_i_reg[65] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ,
    \goreg_bm.dout_i_reg[64]_0 ,
    rd_en,
    m_axis_0_tready_1,
    aclk,
    m_axis_aclk,
    out,
    Q,
    DIADI,
    \gic0.gc0.count_d1_reg[0] ,
    tap_0_vld,
    ap_fifo_oarg_0_write,
    state,
    ap_done,
    ap_start_one_shot,
    \dout_reg[15] ,
    axis_state__0,
    \SAME_WIDTH_GEN.apply_sw_length_reg ,
    mb_oarg_rdy_i,
    fifo_din_vld,
    \SAME_WIDTH_GEN.axis_last_reg_0 ,
    axis_beat_end,
    \SAME_WIDTH_GEN.axis_last_reg_1 ,
    m_axis_0_tlast,
    m_axis_0_tready,
    \SAME_WIDTH_GEN.axis_data_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ,
    \dout_reg[15]_0 ,
    xd_sw_length_vld,
    empty_i,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 );
  output empty_fwft_i_reg;
  output [0:0]E;
  output ap_fifo_oarg_0_full_n;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  output [64:0]\goreg_bm.dout_i_reg[64] ;
  output ap_done_0;
  output ap_done_1;
  output ap_start_i_reg;
  output \SAME_WIDTH_GEN.axis_last_reg ;
  output m_axis_0_tready_0;
  output empty_fwft_i_reg_0;
  output \goreg_bm.dout_i_reg[65] ;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  output \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  output [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  output rd_en;
  output m_axis_0_tready_1;
  input aclk;
  input m_axis_aclk;
  input out;
  input [63:0]Q;
  input [0:0]DIADI;
  input \gic0.gc0.count_d1_reg[0] ;
  input tap_0_vld;
  input ap_fifo_oarg_0_write;
  input [1:0]state;
  input ap_done;
  input ap_start_one_shot;
  input [0:0]\dout_reg[15] ;
  input [1:0]axis_state__0;
  input \SAME_WIDTH_GEN.apply_sw_length_reg ;
  input [0:0]mb_oarg_rdy_i;
  input fifo_din_vld;
  input \SAME_WIDTH_GEN.axis_last_reg_0 ;
  input axis_beat_end;
  input \SAME_WIDTH_GEN.axis_last_reg_1 ;
  input m_axis_0_tlast;
  input m_axis_0_tready;
  input \SAME_WIDTH_GEN.axis_data_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  input \dout_reg[15]_0 ;
  input xd_sw_length_vld;
  input empty_i;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;

  wire [0:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  wire [63:0]Q;
  wire \SAME_WIDTH_GEN.apply_sw_length_reg ;
  wire \SAME_WIDTH_GEN.axis_data_reg[0] ;
  wire \SAME_WIDTH_GEN.axis_last_reg ;
  wire \SAME_WIDTH_GEN.axis_last_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_last_reg_1 ;
  wire aclk;
  wire ap_done;
  wire ap_done_0;
  wire ap_done_1;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire ap_start_i_reg;
  wire ap_start_one_shot;
  wire axis_beat_end;
  wire [1:0]axis_state__0;
  wire [0:0]\dout_reg[15] ;
  wire \dout_reg[15]_0 ;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_i;
  wire fifo_din_vld;
  wire \gic0.gc0.count_d1_reg[0] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire [64:0]\goreg_bm.dout_i_reg[64] ;
  wire [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  wire \goreg_bm.dout_i_reg[65] ;
  wire [5:0]\gras.rsts/c0/v1_reg ;
  wire [5:1]\gras.rsts/c1/v1_reg ;
  wire [4:0]\gwas.wsts/c1/v1_reg ;
  wire [4:0]\gwas.wsts/c2/v1_reg ;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_0_tready_0;
  wire m_axis_0_tready_1;
  wire m_axis_aclk;
  wire [0:0]mb_oarg_rdy_i;
  wire out;
  wire ram_regout_en;
  wire ram_wr_en;
  wire rd_en;
  wire [10:0]rd_pntr;
  wire [10:2]rd_pntr_plus1;
  wire [10:10]rd_pntr_wr;
  wire [1:0]state;
  wire tap_0_vld;
  wire tmp_ram_rd_en;
  wire [10:0]wr_pntr;
  wire [9:0]wr_pntr_plus1;
  wire [9:0]wr_pntr_plus2;
  wire [1:0]wr_pntr_rd;
  wire xd_sw_length_vld;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.Q(wr_pntr_plus1),
        .\Q_reg_reg[0] (\gic0.gc0.count_d1_reg[0] ),
        .RD_PNTR_WR(rd_pntr_wr),
        .WR_PNTR_RD(wr_pntr_rd),
        .aclk(aclk),
        .\gmux.gm[4].gms.ms (wr_pntr_plus2),
        .\gmux.gm[5].gms.ms (rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[10]_0 (rd_pntr),
        .\gnxpm_cdc.wr_pntr_gc_reg[10]_0 (wr_pntr),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .v1_reg(\gwas.wsts/c1/v1_reg ),
        .v1_reg_0(\gwas.wsts/c2/v1_reg ),
        .v1_reg_1(\gras.rsts/c0/v1_reg ),
        .v1_reg_2(\gras.rsts/c1/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_regout_en),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ),
        .Q(\goreg_bm.dout_i_reg[64] [64]),
        .\SAME_WIDTH_GEN.apply_sw_length_reg (\dout_reg[15] ),
        .\SAME_WIDTH_GEN.apply_sw_length_reg_0 (\SAME_WIDTH_GEN.apply_sw_length_reg ),
        .\SAME_WIDTH_GEN.axis_data_reg[0] (\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .WR_PNTR_RD(wr_pntr_rd),
        .axis_state__0(axis_state__0),
        .empty_fwft_i_reg(empty_fwft_i_reg_0),
        .\gc0.count_d1_reg[10] (rd_pntr),
        .\gc0.count_d1_reg[10]_0 (out),
        .\gc0.count_reg[10] (rd_pntr_plus1),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_0_tready_0(m_axis_0_tready_1),
        .m_axis_0_tready_1(m_axis_0_tready_0),
        .m_axis_aclk(m_axis_aclk),
        .out(empty_fwft_i_reg),
        .ram_empty_fb_i_reg(\gras.rsts/c1/v1_reg ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .v1_reg(\gras.rsts/c0/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.DIADI(DIADI),
        .E(ram_wr_en),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[1] (E),
        .Q(wr_pntr_plus2),
        .RD_PNTR_WR(rd_pntr_wr),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_0(ap_done_0),
        .ap_done_1(ap_done_1),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_start_i_reg(ap_start_i_reg),
        .ap_start_one_shot(ap_start_one_shot),
        .fifo_din_vld(fifo_din_vld),
        .\gic0.gc0.count_d1_reg[0] (\gic0.gc0.count_d1_reg[0] ),
        .\gic0.gc0.count_d1_reg[9] (wr_pntr_plus1),
        .\gic0.gc0.count_d2_reg[10] (wr_pntr),
        .\gmux.gm[5].gms.ms (\gwas.wsts/c1/v1_reg ),
        .\gmux.gm[5].gms.ms_0 (\gwas.wsts/c2/v1_reg ),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .state(state),
        .tap_0_vld(tap_0_vld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (wr_pntr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (rd_pntr),
        .DIADI(DIADI),
        .E(ram_wr_en),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_3 (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_4 (\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_5 (\SAME_WIDTH_GEN.apply_sw_length_reg ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ),
        .Q(Q),
        .\SAME_WIDTH_GEN.axis_last_reg (\SAME_WIDTH_GEN.axis_last_reg ),
        .\SAME_WIDTH_GEN.axis_last_reg_0 (\SAME_WIDTH_GEN.axis_last_reg_0 ),
        .\SAME_WIDTH_GEN.axis_last_reg_1 (\SAME_WIDTH_GEN.axis_last_reg_1 ),
        .\SAME_WIDTH_GEN.axis_last_reg_2 (m_axis_0_tready_0),
        .aclk(aclk),
        .ap_done(ap_done),
        .axis_beat_end(axis_beat_end),
        .axis_state__0(axis_state__0),
        .\dout_reg[15] (\dout_reg[15]_0 ),
        .\dout_reg[15]_0 (\dout_reg[15] ),
        .\dout_reg[15]_1 (empty_fwft_i_reg),
        .empty_i(empty_i),
        .\goreg_bm.dout_i_reg[64]_0 (\goreg_bm.dout_i_reg[64]_0 ),
        .\goreg_bm.dout_i_reg[64]_1 (\goreg_bm.dout_i_reg[64] ),
        .\goreg_bm.dout_i_reg[65]_0 (\goreg_bm.dout_i_reg[65] ),
        .\goreg_bm.dout_i_reg[65]_1 (ram_regout_en),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .rd_en(rd_en),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .xd_sw_length_vld(xd_sw_length_vld));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1
   (out,
    ram_full_fb_i_reg,
    empty_fwft_i_reg,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    mb_pop_ok,
    E,
    prmry_in_xored,
    ap_start_i,
    empty_fwft_i_reg_0,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    empty_fwft_i_reg_1,
    aclk,
    \gpr1.dout_i_reg[0] ,
    s_axi_aclk,
    AR,
    state__0,
    run_continous_reg,
    iarg_mask,
    mb_iarg_rdy_i,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ,
    \iarg_mask_reg[1] ,
    global_start__2,
    \gic0.gc0.count_reg[4] ,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    host_cmd_data);
  output out;
  output ram_full_fb_i_reg;
  output empty_fwft_i_reg;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output mb_pop_ok;
  output [0:0]E;
  output prmry_in_xored;
  output ap_start_i;
  output empty_fwft_i_reg_0;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  output empty_fwft_i_reg_1;
  input aclk;
  input \gpr1.dout_i_reg[0] ;
  input s_axi_aclk;
  input [0:0]AR;
  input [2:0]state__0;
  input run_continous_reg;
  input [1:0]iarg_mask;
  input [1:0]mb_iarg_rdy_i;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  input \iarg_mask_reg[1] ;
  input global_start__2;
  input [0:0]\gic0.gc0.count_reg[4] ;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input [17:0]host_cmd_data;

  wire [0:0]AR;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire aclk;
  wire ap_start_i;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_fwft_i_reg_1;
  wire [0:0]\gic0.gc0.count_reg[4] ;
  wire global_start__2;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_12 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.mem_n_1 ;
  wire \gntv_or_sync_fifo.mem_n_6 ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gras.rsts/comp0 ;
  wire \gras.rsts/comp1 ;
  wire [17:0]host_cmd_data;
  wire [1:0]iarg_mask;
  wire \iarg_mask_reg[1] ;
  wire [1:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire prmry_in_xored;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_regout_en;
  wire [4:0]rd_pntr;
  wire [4:0]rd_pntr_plus1;
  wire [4:0]rd_pntr_wr;
  wire run_continous_reg;
  wire s_axi_aclk;
  wire [2:0]state__0;
  wire [4:0]wr_pntr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs__parameterized0 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(AR),
        .D({\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 ,\gntv_or_sync_fifo.gl0.rd_n_12 }),
        .Q(rd_pntr),
        .\Q_reg_reg[0] (\gpr1.dout_i_reg[0] ),
        .aclk(aclk),
        .comp0(\gras.rsts/comp0 ),
        .comp1(\gras.rsts/comp1 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4]_0 (rd_pntr_wr),
        .\gnxpm_cdc.wr_pntr_gc_reg[4]_0 (wr_pntr),
        .ram_empty_i_i_3_0(rd_pntr_plus1),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 ,\gntv_or_sync_fifo.gl0.rd_n_12 }),
        .E(ram_rd_en_i),
        .\FSM_sequential_state_reg[1] (run_continous_reg),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[2] ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 (\gntv_or_sync_fifo.mem_n_6 ),
        .Q(rd_pntr_plus1),
        .aclk(aclk),
        .ap_start_i(ap_start_i),
        .comp0(\gras.rsts/comp0 ),
        .comp1(\gras.rsts/comp1 ),
        .empty_fwft_i_reg(empty_fwft_i_reg_1),
        .\gc0.count_d1_reg[4] (rd_pntr),
        .\gc0.count_reg[1] (\gpr1.dout_i_reg[0] ),
        .global_start__2(global_start__2),
        .\goreg_dm.dout_i_reg[19] (\gntv_or_sync_fifo.mem_n_1 ),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_regout_en),
        .out(out),
        .prmry_in_xored(prmry_in_xored),
        .state__0(state__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.AR(AR),
        .Q(wr_pntr),
        .\gic0.gc0.count_reg[4] (\gic0.gc0.count_reg[4] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(rd_pntr_wr),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[2] (\gntv_or_sync_fifo.mem_n_1 ),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state_reg[2] ),
        .\NEW_INTRO.next_rd_gray_reg[0] (\NEW_INTRO.next_rd_gray_reg[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .Q(wr_pntr),
        .aclk(aclk),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .\goreg_dm.dout_i_reg[16]_0 (\gntv_or_sync_fifo.mem_n_6 ),
        .\goreg_dm.dout_i_reg[19]_0 (ram_regout_en),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (ram_rd_en_i),
        .\gpr1.dout_i_reg[1] (\gic0.gc0.count_reg[4] ),
        .\gpr1.dout_i_reg[1]_0 (rd_pntr),
        .host_cmd_data(host_cmd_data),
        .iarg_mask(iarg_mask),
        .\iarg_mask_reg[1] (\iarg_mask_reg[1] ),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(mb_pop_ok),
        .out(out),
        .run_continous_reg(run_continous_reg),
        .s_axi_aclk(s_axi_aclk),
        .state__0(state__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (s_axis_2_tready,
    ap_fifo_iarg_2_empty_n,
    ap_fifo_iarg_2_dout,
    s_axis_aclk,
    aclk,
    out,
    S_AXIS_TDATA,
    s_axis_2_tlast,
    AR,
    ap_fifo_iarg_2_read,
    s_axis_2_tvalid);
  output s_axis_2_tready;
  output ap_fifo_iarg_2_empty_n;
  output [63:0]ap_fifo_iarg_2_dout;
  input s_axis_aclk;
  input aclk;
  input out;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;
  input [0:0]AR;
  input ap_fifo_iarg_2_read;
  input s_axis_2_tvalid;

  wire [0:0]AR;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo \grf.rf 
       (.AR(AR),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0
   (empty_fwft_i_reg,
    E,
    ap_fifo_oarg_0_full_n,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ,
    \goreg_bm.dout_i_reg[64] ,
    ap_done_0,
    ap_done_1,
    ap_start_i_reg,
    \SAME_WIDTH_GEN.axis_last_reg ,
    m_axis_0_tready_0,
    empty_fwft_i_reg_0,
    \goreg_bm.dout_i_reg[65] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ,
    \goreg_bm.dout_i_reg[64]_0 ,
    rd_en,
    m_axis_0_tready_1,
    aclk,
    m_axis_aclk,
    out,
    Q,
    DIADI,
    \gic0.gc0.count_d1_reg[0] ,
    tap_0_vld,
    ap_fifo_oarg_0_write,
    state,
    ap_done,
    ap_start_one_shot,
    \dout_reg[15] ,
    axis_state__0,
    \SAME_WIDTH_GEN.apply_sw_length_reg ,
    mb_oarg_rdy_i,
    fifo_din_vld,
    \SAME_WIDTH_GEN.axis_last_reg_0 ,
    axis_beat_end,
    \SAME_WIDTH_GEN.axis_last_reg_1 ,
    m_axis_0_tlast,
    m_axis_0_tready,
    \SAME_WIDTH_GEN.axis_data_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ,
    \dout_reg[15]_0 ,
    xd_sw_length_vld,
    empty_i,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 );
  output empty_fwft_i_reg;
  output [0:0]E;
  output ap_fifo_oarg_0_full_n;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  output [64:0]\goreg_bm.dout_i_reg[64] ;
  output ap_done_0;
  output ap_done_1;
  output ap_start_i_reg;
  output \SAME_WIDTH_GEN.axis_last_reg ;
  output m_axis_0_tready_0;
  output empty_fwft_i_reg_0;
  output \goreg_bm.dout_i_reg[65] ;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  output \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  output [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  output rd_en;
  output m_axis_0_tready_1;
  input aclk;
  input m_axis_aclk;
  input out;
  input [63:0]Q;
  input [0:0]DIADI;
  input \gic0.gc0.count_d1_reg[0] ;
  input tap_0_vld;
  input ap_fifo_oarg_0_write;
  input [1:0]state;
  input ap_done;
  input ap_start_one_shot;
  input [0:0]\dout_reg[15] ;
  input [1:0]axis_state__0;
  input \SAME_WIDTH_GEN.apply_sw_length_reg ;
  input [0:0]mb_oarg_rdy_i;
  input fifo_din_vld;
  input \SAME_WIDTH_GEN.axis_last_reg_0 ;
  input axis_beat_end;
  input \SAME_WIDTH_GEN.axis_last_reg_1 ;
  input m_axis_0_tlast;
  input m_axis_0_tready;
  input \SAME_WIDTH_GEN.axis_data_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  input \dout_reg[15]_0 ;
  input xd_sw_length_vld;
  input empty_i;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;

  wire [0:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  wire [63:0]Q;
  wire \SAME_WIDTH_GEN.apply_sw_length_reg ;
  wire \SAME_WIDTH_GEN.axis_data_reg[0] ;
  wire \SAME_WIDTH_GEN.axis_last_reg ;
  wire \SAME_WIDTH_GEN.axis_last_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_last_reg_1 ;
  wire aclk;
  wire ap_done;
  wire ap_done_0;
  wire ap_done_1;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire ap_start_i_reg;
  wire ap_start_one_shot;
  wire axis_beat_end;
  wire [1:0]axis_state__0;
  wire [0:0]\dout_reg[15] ;
  wire \dout_reg[15]_0 ;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_i;
  wire fifo_din_vld;
  wire \gic0.gc0.count_d1_reg[0] ;
  wire [64:0]\goreg_bm.dout_i_reg[64] ;
  wire [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  wire \goreg_bm.dout_i_reg[65] ;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_0_tready_0;
  wire m_axis_0_tready_1;
  wire m_axis_aclk;
  wire [0:0]mb_oarg_rdy_i;
  wire out;
  wire rd_en;
  wire [1:0]state;
  wire tap_0_vld;
  wire xd_sw_length_vld;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.DIADI(DIADI),
        .E(E),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ),
        .Q(Q),
        .\SAME_WIDTH_GEN.apply_sw_length_reg (\SAME_WIDTH_GEN.apply_sw_length_reg ),
        .\SAME_WIDTH_GEN.axis_data_reg[0] (\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .\SAME_WIDTH_GEN.axis_last_reg (\SAME_WIDTH_GEN.axis_last_reg ),
        .\SAME_WIDTH_GEN.axis_last_reg_0 (\SAME_WIDTH_GEN.axis_last_reg_0 ),
        .\SAME_WIDTH_GEN.axis_last_reg_1 (\SAME_WIDTH_GEN.axis_last_reg_1 ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_0(ap_done_0),
        .ap_done_1(ap_done_1),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_start_i_reg(ap_start_i_reg),
        .ap_start_one_shot(ap_start_one_shot),
        .axis_beat_end(axis_beat_end),
        .axis_state__0(axis_state__0),
        .\dout_reg[15] (\dout_reg[15] ),
        .\dout_reg[15]_0 (\dout_reg[15]_0 ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_i(empty_i),
        .fifo_din_vld(fifo_din_vld),
        .\gic0.gc0.count_d1_reg[0] (\gic0.gc0.count_d1_reg[0] ),
        .\goreg_bm.dout_i_reg[64] (\goreg_bm.dout_i_reg[64] ),
        .\goreg_bm.dout_i_reg[64]_0 (\goreg_bm.dout_i_reg[64]_0 ),
        .\goreg_bm.dout_i_reg[65] (\goreg_bm.dout_i_reg[65] ),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_0_tready_0(m_axis_0_tready_0),
        .m_axis_0_tready_1(m_axis_0_tready_1),
        .m_axis_aclk(m_axis_aclk),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .out(out),
        .rd_en(rd_en),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .xd_sw_length_vld(xd_sw_length_vld));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1
   (out,
    ram_full_fb_i_reg,
    empty_fwft_i_reg,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    mb_pop_ok,
    E,
    prmry_in_xored,
    ap_start_i,
    empty_fwft_i_reg_0,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    empty_fwft_i_reg_1,
    aclk,
    \gpr1.dout_i_reg[0] ,
    s_axi_aclk,
    AR,
    state__0,
    run_continous_reg,
    iarg_mask,
    mb_iarg_rdy_i,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ,
    \iarg_mask_reg[1] ,
    global_start__2,
    \gic0.gc0.count_reg[4] ,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    host_cmd_data);
  output out;
  output ram_full_fb_i_reg;
  output empty_fwft_i_reg;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output mb_pop_ok;
  output [0:0]E;
  output prmry_in_xored;
  output ap_start_i;
  output empty_fwft_i_reg_0;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  output empty_fwft_i_reg_1;
  input aclk;
  input \gpr1.dout_i_reg[0] ;
  input s_axi_aclk;
  input [0:0]AR;
  input [2:0]state__0;
  input run_continous_reg;
  input [1:0]iarg_mask;
  input [1:0]mb_iarg_rdy_i;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  input \iarg_mask_reg[1] ;
  input global_start__2;
  input [0:0]\gic0.gc0.count_reg[4] ;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input [17:0]host_cmd_data;

  wire [0:0]AR;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire aclk;
  wire ap_start_i;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_fwft_i_reg_1;
  wire [0:0]\gic0.gc0.count_reg[4] ;
  wire global_start__2;
  wire \gpr1.dout_i_reg[0] ;
  wire [17:0]host_cmd_data;
  wire [1:0]iarg_mask;
  wire \iarg_mask_reg[1] ;
  wire [1:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire prmry_in_xored;
  wire ram_full_fb_i_reg;
  wire run_continous_reg;
  wire s_axi_aclk;
  wire [2:0]state__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.AR(AR),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[2] (\FSM_sequential_state_reg[2] ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ),
        .\NEW_INTRO.next_rd_gray_reg[0] (\NEW_INTRO.next_rd_gray_reg[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .aclk(aclk),
        .ap_start_i(ap_start_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_fwft_i_reg_1(empty_fwft_i_reg_1),
        .\gic0.gc0.count_reg[4] (\gic0.gc0.count_reg[4] ),
        .global_start__2(global_start__2),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .host_cmd_data(host_cmd_data),
        .iarg_mask(iarg_mask),
        .\iarg_mask_reg[1] (\iarg_mask_reg[1] ),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(mb_pop_ok),
        .out(out),
        .prmry_in_xored(prmry_in_xored),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .run_continous_reg(run_continous_reg),
        .s_axi_aclk(s_axi_aclk),
        .state__0(state__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4
   (s_axis_2_tready,
    ap_fifo_iarg_2_empty_n,
    ap_fifo_iarg_2_dout,
    s_axis_aclk,
    aclk,
    out,
    S_AXIS_TDATA,
    s_axis_2_tlast,
    AR,
    ap_fifo_iarg_2_read,
    s_axis_2_tvalid);
  output s_axis_2_tready;
  output ap_fifo_iarg_2_empty_n;
  output [63:0]ap_fifo_iarg_2_dout;
  input s_axis_aclk;
  input aclk;
  input out;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;
  input [0:0]AR;
  input ap_fifo_iarg_2_read;
  input s_axis_2_tvalid;

  wire [0:0]AR;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth inst_fifo_gen
       (.AR(AR),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized0
   (empty_fwft_i_reg,
    E,
    ap_fifo_oarg_0_full_n,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ,
    \goreg_bm.dout_i_reg[64] ,
    ap_done_0,
    ap_done_1,
    ap_start_i_reg,
    \SAME_WIDTH_GEN.axis_last_reg ,
    m_axis_0_tready_0,
    empty_fwft_i_reg_0,
    \goreg_bm.dout_i_reg[65] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ,
    \goreg_bm.dout_i_reg[64]_0 ,
    rd_en,
    m_axis_0_tready_1,
    aclk,
    m_axis_aclk,
    out,
    Q,
    DIADI,
    \gic0.gc0.count_d1_reg[0] ,
    tap_0_vld,
    ap_fifo_oarg_0_write,
    state,
    ap_done,
    ap_start_one_shot,
    \dout_reg[15] ,
    axis_state__0,
    \SAME_WIDTH_GEN.apply_sw_length_reg ,
    mb_oarg_rdy_i,
    fifo_din_vld,
    \SAME_WIDTH_GEN.axis_last_reg_0 ,
    axis_beat_end,
    \SAME_WIDTH_GEN.axis_last_reg_1 ,
    m_axis_0_tlast,
    m_axis_0_tready,
    \SAME_WIDTH_GEN.axis_data_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ,
    \dout_reg[15]_0 ,
    xd_sw_length_vld,
    empty_i,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 );
  output empty_fwft_i_reg;
  output [0:0]E;
  output ap_fifo_oarg_0_full_n;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  output [64:0]\goreg_bm.dout_i_reg[64] ;
  output ap_done_0;
  output ap_done_1;
  output ap_start_i_reg;
  output \SAME_WIDTH_GEN.axis_last_reg ;
  output m_axis_0_tready_0;
  output empty_fwft_i_reg_0;
  output \goreg_bm.dout_i_reg[65] ;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  output \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  output [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  output rd_en;
  output m_axis_0_tready_1;
  input aclk;
  input m_axis_aclk;
  input out;
  input [63:0]Q;
  input [0:0]DIADI;
  input \gic0.gc0.count_d1_reg[0] ;
  input tap_0_vld;
  input ap_fifo_oarg_0_write;
  input [1:0]state;
  input ap_done;
  input ap_start_one_shot;
  input [0:0]\dout_reg[15] ;
  input [1:0]axis_state__0;
  input \SAME_WIDTH_GEN.apply_sw_length_reg ;
  input [0:0]mb_oarg_rdy_i;
  input fifo_din_vld;
  input \SAME_WIDTH_GEN.axis_last_reg_0 ;
  input axis_beat_end;
  input \SAME_WIDTH_GEN.axis_last_reg_1 ;
  input m_axis_0_tlast;
  input m_axis_0_tready;
  input \SAME_WIDTH_GEN.axis_data_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  input \dout_reg[15]_0 ;
  input xd_sw_length_vld;
  input empty_i;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;

  wire [0:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  wire [63:0]Q;
  wire \SAME_WIDTH_GEN.apply_sw_length_reg ;
  wire \SAME_WIDTH_GEN.axis_data_reg[0] ;
  wire \SAME_WIDTH_GEN.axis_last_reg ;
  wire \SAME_WIDTH_GEN.axis_last_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_last_reg_1 ;
  wire aclk;
  wire ap_done;
  wire ap_done_0;
  wire ap_done_1;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire ap_start_i_reg;
  wire ap_start_one_shot;
  wire axis_beat_end;
  wire [1:0]axis_state__0;
  wire [0:0]\dout_reg[15] ;
  wire \dout_reg[15]_0 ;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_i;
  wire fifo_din_vld;
  wire \gic0.gc0.count_d1_reg[0] ;
  wire [64:0]\goreg_bm.dout_i_reg[64] ;
  wire [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  wire \goreg_bm.dout_i_reg[65] ;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_0_tready_0;
  wire m_axis_0_tready_1;
  wire m_axis_aclk;
  wire [0:0]mb_oarg_rdy_i;
  wire out;
  wire rd_en;
  wire [1:0]state;
  wire tap_0_vld;
  wire xd_sw_length_vld;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized0 inst_fifo_gen
       (.DIADI(DIADI),
        .E(E),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ),
        .Q(Q),
        .\SAME_WIDTH_GEN.apply_sw_length_reg (\SAME_WIDTH_GEN.apply_sw_length_reg ),
        .\SAME_WIDTH_GEN.axis_data_reg[0] (\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .\SAME_WIDTH_GEN.axis_last_reg (\SAME_WIDTH_GEN.axis_last_reg ),
        .\SAME_WIDTH_GEN.axis_last_reg_0 (\SAME_WIDTH_GEN.axis_last_reg_0 ),
        .\SAME_WIDTH_GEN.axis_last_reg_1 (\SAME_WIDTH_GEN.axis_last_reg_1 ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_0(ap_done_0),
        .ap_done_1(ap_done_1),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_start_i_reg(ap_start_i_reg),
        .ap_start_one_shot(ap_start_one_shot),
        .axis_beat_end(axis_beat_end),
        .axis_state__0(axis_state__0),
        .\dout_reg[15] (\dout_reg[15] ),
        .\dout_reg[15]_0 (\dout_reg[15]_0 ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_i(empty_i),
        .fifo_din_vld(fifo_din_vld),
        .\gic0.gc0.count_d1_reg[0] (\gic0.gc0.count_d1_reg[0] ),
        .\goreg_bm.dout_i_reg[64] (\goreg_bm.dout_i_reg[64] ),
        .\goreg_bm.dout_i_reg[64]_0 (\goreg_bm.dout_i_reg[64]_0 ),
        .\goreg_bm.dout_i_reg[65] (\goreg_bm.dout_i_reg[65] ),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_0_tready_0(m_axis_0_tready_0),
        .m_axis_0_tready_1(m_axis_0_tready_1),
        .m_axis_aclk(m_axis_aclk),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .out(out),
        .rd_en(rd_en),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .xd_sw_length_vld(xd_sw_length_vld));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__parameterized1
   (out,
    ram_full_fb_i_reg,
    empty_fwft_i_reg,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    mb_pop_ok,
    E,
    prmry_in_xored,
    ap_start_i,
    empty_fwft_i_reg_0,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    empty_fwft_i_reg_1,
    aclk,
    \gpr1.dout_i_reg[0] ,
    s_axi_aclk,
    AR,
    state__0,
    run_continous_reg,
    iarg_mask,
    mb_iarg_rdy_i,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ,
    \iarg_mask_reg[1] ,
    global_start__2,
    \gic0.gc0.count_reg[4] ,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    host_cmd_data);
  output out;
  output ram_full_fb_i_reg;
  output empty_fwft_i_reg;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output mb_pop_ok;
  output [0:0]E;
  output prmry_in_xored;
  output ap_start_i;
  output empty_fwft_i_reg_0;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  output empty_fwft_i_reg_1;
  input aclk;
  input \gpr1.dout_i_reg[0] ;
  input s_axi_aclk;
  input [0:0]AR;
  input [2:0]state__0;
  input run_continous_reg;
  input [1:0]iarg_mask;
  input [1:0]mb_iarg_rdy_i;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  input \iarg_mask_reg[1] ;
  input global_start__2;
  input [0:0]\gic0.gc0.count_reg[4] ;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input [17:0]host_cmd_data;

  wire [0:0]AR;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire aclk;
  wire ap_start_i;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_fwft_i_reg_1;
  wire [0:0]\gic0.gc0.count_reg[4] ;
  wire global_start__2;
  wire \gpr1.dout_i_reg[0] ;
  wire [17:0]host_cmd_data;
  wire [1:0]iarg_mask;
  wire \iarg_mask_reg[1] ;
  wire [1:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire prmry_in_xored;
  wire ram_full_fb_i_reg;
  wire run_continous_reg;
  wire s_axi_aclk;
  wire [2:0]state__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized1 inst_fifo_gen
       (.AR(AR),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[2] (\FSM_sequential_state_reg[2] ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ),
        .\NEW_INTRO.next_rd_gray_reg[0] (\NEW_INTRO.next_rd_gray_reg[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .aclk(aclk),
        .ap_start_i(ap_start_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_fwft_i_reg_1(empty_fwft_i_reg_1),
        .\gic0.gc0.count_reg[4] (\gic0.gc0.count_reg[4] ),
        .global_start__2(global_start__2),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .host_cmd_data(host_cmd_data),
        .iarg_mask(iarg_mask),
        .\iarg_mask_reg[1] (\iarg_mask_reg[1] ),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(mb_pop_ok),
        .out(out),
        .prmry_in_xored(prmry_in_xored),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .run_continous_reg(run_continous_reg),
        .s_axi_aclk(s_axi_aclk),
        .state__0(state__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs
   (v1_reg,
    RD_PNTR_WR,
    v1_reg_0,
    v1_reg_1,
    WR_PNTR_RD,
    v1_reg_2,
    Q,
    \gmux.gm[4].gms.ms ,
    \gnxpm_cdc.rd_pntr_gc_reg[10]_0 ,
    \gmux.gm[5].gms.ms ,
    \gnxpm_cdc.wr_pntr_gc_reg[10]_0 ,
    aclk,
    \Q_reg_reg[0] ,
    m_axis_aclk,
    out);
  output [4:0]v1_reg;
  output [0:0]RD_PNTR_WR;
  output [4:0]v1_reg_0;
  output [5:0]v1_reg_1;
  output [1:0]WR_PNTR_RD;
  output [4:0]v1_reg_2;
  input [9:0]Q;
  input [9:0]\gmux.gm[4].gms.ms ;
  input [10:0]\gnxpm_cdc.rd_pntr_gc_reg[10]_0 ;
  input [8:0]\gmux.gm[5].gms.ms ;
  input [10:0]\gnxpm_cdc.wr_pntr_gc_reg[10]_0 ;
  input aclk;
  input \Q_reg_reg[0] ;
  input m_axis_aclk;
  input out;

  wire [9:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]RD_PNTR_WR;
  wire [1:0]WR_PNTR_RD;
  wire aclk;
  wire [9:0]bin2gray;
  wire [9:0]\gmux.gm[4].gms.ms ;
  wire [8:0]\gmux.gm[5].gms.ms ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ;
  wire [10:0]\gnxpm_cdc.rd_pntr_gc_reg[10]_0 ;
  wire [10:0]\gnxpm_cdc.wr_pntr_gc_reg[10]_0 ;
  wire gray2bin0;
  wire m_axis_aclk;
  wire out;
  wire [10:0]rd_pntr_gc;
  wire [9:0]rd_pntr_wr;
  wire [10:0]\rd_q[1]_54 ;
  wire [10:0]\rd_q[2]_56 ;
  wire [10:0]\rd_q[3]_58 ;
  wire [10:10]\rd_q[4]_60 ;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire [5:0]v1_reg_1;
  wire [4:0]v1_reg_2;
  wire [10:0]wr_pntr_gc;
  wire [10:2]wr_pntr_rd;
  wire [10:0]\wr_q[1]_53 ;
  wire [10:0]\wr_q[2]_55 ;
  wire [10:0]\wr_q[3]_57 ;
  wire [10:10]\wr_q[4]_59 ;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(rd_pntr_wr[0]),
        .I1(Q[0]),
        .I2(rd_pntr_wr[1]),
        .I3(Q[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(rd_pntr_wr[0]),
        .I1(\gmux.gm[4].gms.ms [0]),
        .I2(rd_pntr_wr[1]),
        .I3(\gmux.gm[4].gms.ms [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(WR_PNTR_RD[0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [0]),
        .I2(WR_PNTR_RD[1]),
        .I3(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(rd_pntr_wr[2]),
        .I1(Q[2]),
        .I2(rd_pntr_wr[3]),
        .I3(Q[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(rd_pntr_wr[2]),
        .I1(\gmux.gm[4].gms.ms [2]),
        .I2(rd_pntr_wr[3]),
        .I3(\gmux.gm[4].gms.ms [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(wr_pntr_rd[2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [2]),
        .I2(wr_pntr_rd[3]),
        .I3(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(wr_pntr_rd[2]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(wr_pntr_rd[3]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(rd_pntr_wr[4]),
        .I1(Q[4]),
        .I2(rd_pntr_wr[5]),
        .I3(Q[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(rd_pntr_wr[4]),
        .I1(\gmux.gm[4].gms.ms [4]),
        .I2(rd_pntr_wr[5]),
        .I3(\gmux.gm[4].gms.ms [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(wr_pntr_rd[4]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [4]),
        .I2(wr_pntr_rd[5]),
        .I3(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(wr_pntr_rd[4]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(wr_pntr_rd[5]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg_2[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(rd_pntr_wr[6]),
        .I1(Q[6]),
        .I2(rd_pntr_wr[7]),
        .I3(Q[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(rd_pntr_wr[6]),
        .I1(\gmux.gm[4].gms.ms [6]),
        .I2(rd_pntr_wr[7]),
        .I3(\gmux.gm[4].gms.ms [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(wr_pntr_rd[6]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [6]),
        .I2(wr_pntr_rd[7]),
        .I3(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(wr_pntr_rd[6]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(wr_pntr_rd[7]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg_2[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(rd_pntr_wr[8]),
        .I1(Q[8]),
        .I2(rd_pntr_wr[9]),
        .I3(Q[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(rd_pntr_wr[8]),
        .I1(\gmux.gm[4].gms.ms [8]),
        .I2(rd_pntr_wr[9]),
        .I3(\gmux.gm[4].gms.ms [9]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(wr_pntr_rd[8]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [8]),
        .I2(wr_pntr_rd[9]),
        .I3(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [9]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(wr_pntr_rd[8]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(wr_pntr_rd[9]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__5 
       (.I0(wr_pntr_rd[10]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [10]),
        .O(v1_reg_1[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__6 
       (.I0(wr_pntr_rd[10]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .O(v1_reg_2[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(\wr_q[1]_53 ),
        .Q(wr_pntr_gc),
        .m_axis_aclk(m_axis_aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_27 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(\rd_q[1]_54 ),
        .Q(rd_pntr_gc),
        .\Q_reg_reg[10]_0 (\Q_reg_reg[0] ),
        .aclk(aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_28 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(\wr_q[2]_55 ),
        .\Q_reg_reg[10]_0 (\wr_q[1]_53 ),
        .m_axis_aclk(m_axis_aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_29 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(\rd_q[2]_56 ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[10]_0 (\rd_q[1]_54 ),
        .aclk(aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_30 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\wr_q[3]_57 ),
        .\Q_reg_reg[10]_0 (\wr_q[2]_55 ),
        .m_axis_aclk(m_axis_aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_31 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.D(\rd_q[3]_58 ),
        .\Q_reg_reg[10]_0 (\rd_q[2]_56 ),
        .\Q_reg_reg[10]_1 (\Q_reg_reg[0] ),
        .aclk(aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_32 \gnxpm_cdc.gsync_stage[4].rd_stg_inst 
       (.D(\wr_q[3]_57 ),
        .\Q_reg_reg[0]_0 (out),
        .\Q_reg_reg[10]_0 ({gray2bin0,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10 }),
        .m_axis_aclk(m_axis_aclk),
        .out(\wr_q[4]_59 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_33 \gnxpm_cdc.gsync_stage[4].wr_stg_inst 
       (.D(\rd_q[3]_58 ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[10]_0 ({\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10 }),
        .aclk(aclk),
        .out(\rd_q[4]_60 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10 ),
        .Q(rd_pntr_wr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\rd_q[4]_60 ),
        .Q(RD_PNTR_WR));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9 ),
        .Q(rd_pntr_wr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8 ),
        .Q(rd_pntr_wr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7 ),
        .Q(rd_pntr_wr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6 ),
        .Q(rd_pntr_wr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ),
        .Q(rd_pntr_wr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4 ),
        .Q(rd_pntr_wr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3 ),
        .Q(rd_pntr_wr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2 ),
        .Q(rd_pntr_wr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1 ),
        .Q(rd_pntr_wr[9]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [0]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [4]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [5]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [6]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [7]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[7]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [8]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[8]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [9]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [8]),
        .O(\gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[9]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [10]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [9]),
        .O(\gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc_reg[10]_0 [10]),
        .Q(rd_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ),
        .Q(rd_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ),
        .Q(rd_pntr_gc[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10 ),
        .Q(WR_PNTR_RD[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\wr_q[4]_59 ),
        .Q(wr_pntr_rd[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9 ),
        .Q(WR_PNTR_RD[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8 ),
        .Q(wr_pntr_rd[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7 ),
        .Q(wr_pntr_rd[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6 ),
        .Q(wr_pntr_rd[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5 ),
        .Q(wr_pntr_rd[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4 ),
        .Q(wr_pntr_rd[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3 ),
        .Q(wr_pntr_rd[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2 ),
        .Q(wr_pntr_rd[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin0),
        .Q(wr_pntr_rd[9]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [1]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [0]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [2]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [1]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [3]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [2]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [4]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [3]),
        .O(bin2gray[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [5]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [4]),
        .O(bin2gray[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [6]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [5]),
        .O(bin2gray[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [7]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [6]),
        .O(bin2gray[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[7]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [8]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [7]),
        .O(bin2gray[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[8]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [9]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [8]),
        .O(bin2gray[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[9]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [10]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [9]),
        .O(bin2gray[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [10]),
        .Q(wr_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[7]),
        .Q(wr_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[8]),
        .Q(wr_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(bin2gray[9]),
        .Q(wr_pntr_gc[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_clk_x_pntrs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs_34
   (v1_reg,
    WR_PNTR_RD,
    v1_reg_0,
    v1_reg_1,
    RD_PNTR_WR,
    v1_reg_2,
    Q,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    \gnxpm_cdc.wr_pntr_gc_reg[10]_0 ,
    s_axis_aclk,
    AR,
    aclk,
    out);
  output [0:0]v1_reg;
  output [9:0]WR_PNTR_RD;
  output [0:0]v1_reg_0;
  output [4:0]v1_reg_1;
  output [0:0]RD_PNTR_WR;
  output [4:0]v1_reg_2;
  input [10:0]Q;
  input [0:0]\gmux.gm[5].gms.ms ;
  input [9:0]\gmux.gm[4].gms.ms ;
  input [9:0]\gmux.gm[4].gms.ms_0 ;
  input [10:0]\gnxpm_cdc.wr_pntr_gc_reg[10]_0 ;
  input s_axis_aclk;
  input [0:0]AR;
  input aclk;
  input out;

  wire [0:0]AR;
  wire [10:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire [9:0]WR_PNTR_RD;
  wire aclk;
  wire [9:0]bin2gray;
  wire [9:0]\gmux.gm[4].gms.ms ;
  wire [9:0]\gmux.gm[4].gms.ms_0 ;
  wire [0:0]\gmux.gm[5].gms.ms ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8 ;
  wire \gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8 ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ;
  wire [10:0]\gnxpm_cdc.wr_pntr_gc_reg[10]_0 ;
  wire gray2bin0;
  wire out;
  wire [10:0]rd_pntr_gc;
  wire [9:0]rd_pntr_wr;
  wire [10:0]\rd_q[1]_46 ;
  wire [10:0]\rd_q[2]_48 ;
  wire [10:0]\rd_q[3]_50 ;
  wire [10:10]\rd_q[4]_52 ;
  wire s_axis_aclk;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [4:0]v1_reg_1;
  wire [4:0]v1_reg_2;
  wire [10:0]wr_pntr_gc;
  wire [10:10]wr_pntr_rd;
  wire [10:0]\wr_q[1]_45 ;
  wire [10:0]\wr_q[2]_47 ;
  wire [10:0]\wr_q[3]_49 ;
  wire [10:10]\wr_q[4]_51 ;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(rd_pntr_wr[0]),
        .I1(\gmux.gm[4].gms.ms [0]),
        .I2(rd_pntr_wr[1]),
        .I3(\gmux.gm[4].gms.ms [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_wr[0]),
        .I1(\gmux.gm[4].gms.ms_0 [0]),
        .I2(rd_pntr_wr[1]),
        .I3(\gmux.gm[4].gms.ms_0 [1]),
        .O(v1_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(rd_pntr_wr[2]),
        .I1(\gmux.gm[4].gms.ms [2]),
        .I2(rd_pntr_wr[3]),
        .I3(\gmux.gm[4].gms.ms [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_wr[2]),
        .I1(\gmux.gm[4].gms.ms_0 [2]),
        .I2(rd_pntr_wr[3]),
        .I3(\gmux.gm[4].gms.ms_0 [3]),
        .O(v1_reg_2[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(rd_pntr_wr[4]),
        .I1(\gmux.gm[4].gms.ms [4]),
        .I2(rd_pntr_wr[5]),
        .I3(\gmux.gm[4].gms.ms [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_wr[4]),
        .I1(\gmux.gm[4].gms.ms_0 [4]),
        .I2(rd_pntr_wr[5]),
        .I3(\gmux.gm[4].gms.ms_0 [5]),
        .O(v1_reg_2[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(rd_pntr_wr[6]),
        .I1(\gmux.gm[4].gms.ms [6]),
        .I2(rd_pntr_wr[7]),
        .I3(\gmux.gm[4].gms.ms [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_wr[6]),
        .I1(\gmux.gm[4].gms.ms_0 [6]),
        .I2(rd_pntr_wr[7]),
        .I3(\gmux.gm[4].gms.ms_0 [7]),
        .O(v1_reg_2[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(rd_pntr_wr[8]),
        .I1(\gmux.gm[4].gms.ms [8]),
        .I2(rd_pntr_wr[9]),
        .I3(\gmux.gm[4].gms.ms [9]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_wr[8]),
        .I1(\gmux.gm[4].gms.ms_0 [8]),
        .I2(rd_pntr_wr[9]),
        .I3(\gmux.gm[4].gms.ms_0 [9]),
        .O(v1_reg_2[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(wr_pntr_rd),
        .I1(Q[10]),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(wr_pntr_rd),
        .I1(\gmux.gm[5].gms.ms ),
        .O(v1_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_46 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(\wr_q[1]_45 ),
        .Q(wr_pntr_gc),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_47 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[1]_46 ),
        .Q(rd_pntr_gc),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_48 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(\wr_q[2]_47 ),
        .\Q_reg_reg[10]_0 (\wr_q[1]_45 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_49 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[2]_48 ),
        .\Q_reg_reg[10]_0 (\rd_q[1]_46 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_50 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(\wr_q[3]_49 ),
        .\Q_reg_reg[10]_0 (\wr_q[2]_47 ),
        .aclk(aclk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_51 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[3]_50 ),
        .\Q_reg_reg[10]_0 (\rd_q[2]_48 ),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_52 \gnxpm_cdc.gsync_stage[4].rd_stg_inst 
       (.D(\wr_q[3]_49 ),
        .\Q_reg_reg[0]_0 (out),
        .\Q_reg_reg[10]_0 ({gray2bin0,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9 ,\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10 }),
        .aclk(aclk),
        .out(\wr_q[4]_51 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_53 \gnxpm_cdc.gsync_stage[4].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[3]_50 ),
        .\Q_reg_reg[10]_0 ({\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9 ,\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10 }),
        .out(\rd_q[4]_52 ),
        .s_axis_aclk(s_axis_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_10 ),
        .Q(rd_pntr_wr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[10] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_q[4]_52 ),
        .Q(RD_PNTR_WR));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_9 ),
        .Q(rd_pntr_wr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_8 ),
        .Q(rd_pntr_wr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_7 ),
        .Q(rd_pntr_wr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_6 ),
        .Q(rd_pntr_wr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ),
        .Q(rd_pntr_wr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_4 ),
        .Q(rd_pntr_wr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_3 ),
        .Q(rd_pntr_wr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[8] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_2 ),
        .Q(rd_pntr_wr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[9] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_1 ),
        .Q(rd_pntr_wr[9]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[7]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .O(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[8]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[9]_i_1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .O(\gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[10]),
        .Q(rd_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ),
        .Q(rd_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ),
        .Q(rd_pntr_gc[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_10 ),
        .Q(WR_PNTR_RD[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\wr_q[4]_51 ),
        .Q(wr_pntr_rd));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_9 ),
        .Q(WR_PNTR_RD[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_8 ),
        .Q(WR_PNTR_RD[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_7 ),
        .Q(WR_PNTR_RD[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_6 ),
        .Q(WR_PNTR_RD[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_5 ),
        .Q(WR_PNTR_RD[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_4 ),
        .Q(WR_PNTR_RD[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_3 ),
        .Q(WR_PNTR_RD[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gnxpm_cdc.gsync_stage[4].rd_stg_inst_n_2 ),
        .Q(WR_PNTR_RD[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(gray2bin0),
        .Q(WR_PNTR_RD[9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [1]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [0]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [2]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [1]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [3]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [2]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [4]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [3]),
        .O(bin2gray[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [5]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [4]),
        .O(bin2gray[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [6]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [5]),
        .O(bin2gray[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [7]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [6]),
        .O(bin2gray[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[7]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [8]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [7]),
        .O(bin2gray[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[8]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [9]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [8]),
        .O(bin2gray[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[9]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [10]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [9]),
        .O(bin2gray[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[10] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.wr_pntr_gc_reg[10]_0 [10]),
        .Q(wr_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[7]),
        .Q(wr_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[8] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[8]),
        .Q(wr_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[9] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[9]),
        .Q(wr_pntr_gc[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_clk_x_pntrs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_clk_x_pntrs__parameterized0
   (comp0,
    comp1,
    \gnxpm_cdc.rd_pntr_bin_reg[4]_0 ,
    Q,
    ram_empty_i_i_3_0,
    \gnxpm_cdc.wr_pntr_gc_reg[4]_0 ,
    s_axi_aclk,
    AR,
    aclk,
    \Q_reg_reg[0] ,
    D);
  output comp0;
  output comp1;
  output [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  input [4:0]Q;
  input [4:0]ram_empty_i_i_3_0;
  input [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4]_0 ;
  input s_axi_aclk;
  input [0:0]AR;
  input aclk;
  input \Q_reg_reg[0] ;
  input [3:0]D;

  wire [0:0]AR;
  wire [3:0]D;
  wire [4:0]Q;
  wire \Q_reg_reg[0] ;
  wire aclk;
  wire [3:0]bin2gray;
  wire comp0;
  wire comp1;
  wire \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4]_0 ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4]_0 ;
  wire gray2bin0__0;
  wire \gray2bin0_inferred__0/i__n_0 ;
  wire \gray2bin0_inferred__3/i__n_0 ;
  wire \gray2bin0_inferred__4/i__n_0 ;
  wire gray2bin0_n_0;
  wire [4:0]ram_empty_i_i_3_0;
  wire ram_empty_i_i_4_n_0;
  wire ram_empty_i_i_5_n_0;
  wire [4:0]rd_pntr_gc;
  wire [4:0]\rd_q[1]_62 ;
  wire [4:0]\rd_q[2]_64 ;
  wire s_axi_aclk;
  wire [4:0]wr_pntr_gc;
  wire [4:0]wr_pntr_rd;
  wire [4:0]\wr_q[1]_61 ;
  wire [4:0]\wr_q[2]_63 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(\wr_q[1]_61 ),
        .Q(wr_pntr_gc),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .aclk(aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_18 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(\rd_q[1]_62 ),
        .Q(rd_pntr_gc),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_19 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D({gray2bin0__0,\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_6 }),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[4]_0 (\wr_q[1]_61 ),
        .aclk(aclk),
        .out(\wr_q[2]_63 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_20 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D({\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 }),
        .\Q_reg_reg[4]_0 (\rd_q[1]_62 ),
        .out(\rd_q[2]_64 ),
        .s_axi_aclk(s_axi_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gray2bin0_inferred__3/i__n_0 ),
        .Q(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gray2bin0_inferred__4/i__n_0 ),
        .Q(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ),
        .Q(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\rd_q[2]_64 [4]),
        .Q(\gnxpm_cdc.rd_pntr_bin_reg[4]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(Q[4]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(gray2bin0_n_0),
        .Q(wr_pntr_rd[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gray2bin0_inferred__0/i__n_0 ),
        .Q(wr_pntr_rd[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_6 ),
        .Q(wr_pntr_rd[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(gray2bin0__0),
        .Q(wr_pntr_rd[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\wr_q[2]_63 [4]),
        .Q(wr_pntr_rd[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [1]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [0]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [2]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [1]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [3]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [2]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [4]),
        .I1(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [3]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.wr_pntr_gc_reg[4]_0 [4]),
        .Q(wr_pntr_gc[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    gray2bin0
       (.I0(\wr_q[2]_63 [4]),
        .I1(\wr_q[2]_63 [1]),
        .I2(\wr_q[2]_63 [0]),
        .I3(\wr_q[2]_63 [3]),
        .I4(\wr_q[2]_63 [2]),
        .O(gray2bin0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gray2bin0_inferred__0/i_ 
       (.I0(\wr_q[2]_63 [3]),
        .I1(\wr_q[2]_63 [4]),
        .I2(\wr_q[2]_63 [1]),
        .I3(\wr_q[2]_63 [2]),
        .O(\gray2bin0_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \gray2bin0_inferred__3/i_ 
       (.I0(\rd_q[2]_64 [4]),
        .I1(\rd_q[2]_64 [1]),
        .I2(\rd_q[2]_64 [0]),
        .I3(\rd_q[2]_64 [3]),
        .I4(\rd_q[2]_64 [2]),
        .O(\gray2bin0_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gray2bin0_inferred__4/i_ 
       (.I0(\rd_q[2]_64 [3]),
        .I1(\rd_q[2]_64 [4]),
        .I2(\rd_q[2]_64 [1]),
        .I3(\rd_q[2]_64 [2]),
        .O(\gray2bin0_inferred__4/i__n_0 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_i_i_2
       (.I0(wr_pntr_rd[1]),
        .I1(Q[1]),
        .I2(wr_pntr_rd[0]),
        .I3(Q[0]),
        .I4(ram_empty_i_i_4_n_0),
        .O(comp0));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_i_i_3
       (.I0(wr_pntr_rd[1]),
        .I1(ram_empty_i_i_3_0[1]),
        .I2(wr_pntr_rd[0]),
        .I3(ram_empty_i_i_3_0[0]),
        .I4(ram_empty_i_i_5_n_0),
        .O(comp1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_4
       (.I0(wr_pntr_rd[3]),
        .I1(Q[3]),
        .I2(wr_pntr_rd[2]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(wr_pntr_rd[4]),
        .O(ram_empty_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5
       (.I0(wr_pntr_rd[3]),
        .I1(ram_empty_i_i_3_0[3]),
        .I2(wr_pntr_rd[2]),
        .I3(ram_empty_i_i_3_0[2]),
        .I4(ram_empty_i_i_3_0[4]),
        .I5(wr_pntr_rd[4]),
        .O(ram_empty_i_i_5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff
   (D,
    Q,
    m_axis_aclk,
    out);
  output [10:0]D;
  input [10:0]Q;
  input m_axis_aclk;
  input out;

  wire [10:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire m_axis_aclk;
  wire out;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_27
   (D,
    Q,
    aclk,
    \Q_reg_reg[10]_0 );
  output [10:0]D;
  input [10:0]Q;
  input aclk;
  input \Q_reg_reg[10]_0 ;

  wire [10:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \Q_reg_reg[10]_0 ;
  wire aclk;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_0 ),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_28
   (D,
    \Q_reg_reg[10]_0 ,
    m_axis_aclk,
    out);
  output [10:0]D;
  input [10:0]\Q_reg_reg[10]_0 ;
  input m_axis_aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [10:0]\Q_reg_reg[10]_0 ;
  wire m_axis_aclk;
  wire out;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_29
   (D,
    \Q_reg_reg[10]_0 ,
    aclk,
    \Q_reg_reg[0]_0 );
  output [10:0]D;
  input [10:0]\Q_reg_reg[10]_0 ;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [10:0]\Q_reg_reg[10]_0 ;
  wire aclk;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[10]_0 [9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_30
   (D,
    \Q_reg_reg[10]_0 ,
    m_axis_aclk,
    out);
  output [10:0]D;
  input [10:0]\Q_reg_reg[10]_0 ;
  input m_axis_aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [10:0]\Q_reg_reg[10]_0 ;
  wire m_axis_aclk;
  wire out;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_31
   (D,
    \Q_reg_reg[10]_0 ,
    aclk,
    \Q_reg_reg[10]_1 );
  output [10:0]D;
  input [10:0]\Q_reg_reg[10]_0 ;
  input aclk;
  input \Q_reg_reg[10]_1 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [10:0]\Q_reg_reg[10]_0 ;
  wire \Q_reg_reg[10]_1 ;
  wire aclk;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[10]_1 ),
        .D(\Q_reg_reg[10]_0 [9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_32
   (out,
    \Q_reg_reg[10]_0 ,
    D,
    m_axis_aclk,
    \Q_reg_reg[0]_0 );
  output [0:0]out;
  output [9:0]\Q_reg_reg[10]_0 ;
  input [10:0]D;
  input m_axis_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [10:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [9:0]\Q_reg_reg[10]_0 ;
  wire \gnxpm_cdc.wr_pntr_bin[3]_i_2__0_n_0 ;
  wire m_axis_aclk;

  assign out[0] = Q_reg[10];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1__0 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(Q_reg[2]),
        .I3(\Q_reg_reg[10]_0 [4]),
        .I4(Q_reg[3]),
        .O(\Q_reg_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(\Q_reg_reg[10]_0 [4]),
        .I2(Q_reg[3]),
        .I3(Q_reg[1]),
        .O(\Q_reg_reg[10]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(\Q_reg_reg[10]_0 [4]),
        .I2(Q_reg[2]),
        .O(\Q_reg_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[6]),
        .I2(\gnxpm_cdc.wr_pntr_bin[3]_i_2__0_n_0 ),
        .I3(\Q_reg_reg[10]_0 [9]),
        .I4(Q_reg[4]),
        .I5(Q_reg[3]),
        .O(\Q_reg_reg[10]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_2__0 
       (.I0(Q_reg[8]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1__0 
       (.I0(Q_reg[4]),
        .I1(\Q_reg_reg[10]_0 [9]),
        .I2(Q_reg[8]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .I5(Q_reg[5]),
        .O(\Q_reg_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1__0 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .I2(Q_reg[6]),
        .I3(Q_reg[5]),
        .I4(Q_reg[8]),
        .I5(Q_reg[7]),
        .O(\Q_reg_reg[10]_0 [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1__0 
       (.I0(Q_reg[10]),
        .I1(Q_reg[7]),
        .I2(Q_reg[6]),
        .I3(Q_reg[9]),
        .I4(Q_reg[8]),
        .O(\Q_reg_reg[10]_0 [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[7]_i_1__0 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .I2(Q_reg[7]),
        .I3(Q_reg[8]),
        .O(\Q_reg_reg[10]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[8]_i_1__0 
       (.I0(Q_reg[10]),
        .I1(Q_reg[8]),
        .I2(Q_reg[9]),
        .O(\Q_reg_reg[10]_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[9]_i_1__0 
       (.I0(Q_reg[10]),
        .I1(Q_reg[9]),
        .O(\Q_reg_reg[10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_33
   (out,
    \Q_reg_reg[10]_0 ,
    D,
    aclk,
    \Q_reg_reg[0]_0 );
  output [0:0]out;
  output [9:0]\Q_reg_reg[10]_0 ;
  input [10:0]D;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  wire [10:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [9:0]\Q_reg_reg[10]_0 ;
  wire aclk;
  wire \gnxpm_cdc.rd_pntr_bin[3]_i_2__0_n_0 ;

  assign out[0] = Q_reg[10];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1__0 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(Q_reg[2]),
        .I3(\Q_reg_reg[10]_0 [4]),
        .I4(Q_reg[3]),
        .O(\Q_reg_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(\Q_reg_reg[10]_0 [4]),
        .I2(Q_reg[3]),
        .I3(Q_reg[1]),
        .O(\Q_reg_reg[10]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[3]),
        .I1(\Q_reg_reg[10]_0 [4]),
        .I2(Q_reg[2]),
        .O(\Q_reg_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__0 
       (.I0(Q_reg[5]),
        .I1(Q_reg[6]),
        .I2(\gnxpm_cdc.rd_pntr_bin[3]_i_2__0_n_0 ),
        .I3(\Q_reg_reg[10]_0 [9]),
        .I4(Q_reg[4]),
        .I5(Q_reg[3]),
        .O(\Q_reg_reg[10]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_2__0 
       (.I0(Q_reg[8]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1__0 
       (.I0(Q_reg[4]),
        .I1(\Q_reg_reg[10]_0 [9]),
        .I2(Q_reg[8]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .I5(Q_reg[5]),
        .O(\Q_reg_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1__0 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .I2(Q_reg[6]),
        .I3(Q_reg[5]),
        .I4(Q_reg[8]),
        .I5(Q_reg[7]),
        .O(\Q_reg_reg[10]_0 [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1__0 
       (.I0(Q_reg[10]),
        .I1(Q_reg[7]),
        .I2(Q_reg[6]),
        .I3(Q_reg[9]),
        .I4(Q_reg[8]),
        .O(\Q_reg_reg[10]_0 [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[7]_i_1__0 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .I2(Q_reg[7]),
        .I3(Q_reg[8]),
        .O(\Q_reg_reg[10]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[8]_i_1__0 
       (.I0(Q_reg[10]),
        .I1(Q_reg[8]),
        .I2(Q_reg[9]),
        .O(\Q_reg_reg[10]_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[9]_i_1__0 
       (.I0(Q_reg[10]),
        .I1(Q_reg[9]),
        .O(\Q_reg_reg[10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_46
   (D,
    Q,
    aclk,
    out);
  output [10:0]D;
  input [10:0]Q;
  input aclk;
  input out;

  wire [10:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire aclk;
  wire out;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_47
   (D,
    Q,
    s_axis_aclk,
    AR);
  output [10:0]D;
  input [10:0]Q;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [10:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire s_axis_aclk;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_48
   (D,
    \Q_reg_reg[10]_0 ,
    aclk,
    out);
  output [10:0]D;
  input [10:0]\Q_reg_reg[10]_0 ;
  input aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [10:0]\Q_reg_reg[10]_0 ;
  wire aclk;
  wire out;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_49
   (D,
    \Q_reg_reg[10]_0 ,
    s_axis_aclk,
    AR);
  output [10:0]D;
  input [10:0]\Q_reg_reg[10]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [10:0]\Q_reg_reg[10]_0 ;
  wire s_axis_aclk;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_50
   (D,
    \Q_reg_reg[10]_0 ,
    aclk,
    out);
  output [10:0]D;
  input [10:0]\Q_reg_reg[10]_0 ;
  input aclk;
  input out;

  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [10:0]\Q_reg_reg[10]_0 ;
  wire aclk;
  wire out;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\Q_reg_reg[10]_0 [9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_51
   (D,
    \Q_reg_reg[10]_0 ,
    s_axis_aclk,
    AR);
  output [10:0]D;
  input [10:0]\Q_reg_reg[10]_0 ;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [10:0]\Q_reg_reg[10]_0 ;
  wire s_axis_aclk;

  assign D[10:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[10]_0 [9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_52
   (out,
    \Q_reg_reg[10]_0 ,
    D,
    aclk,
    \Q_reg_reg[0]_0 );
  output [0:0]out;
  output [9:0]\Q_reg_reg[10]_0 ;
  input [10:0]D;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  wire [10:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [9:0]\Q_reg_reg[10]_0 ;
  wire aclk;
  wire \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ;

  assign out[0] = Q_reg[10];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(Q_reg[2]),
        .I3(\Q_reg_reg[10]_0 [4]),
        .I4(Q_reg[3]),
        .O(\Q_reg_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(\Q_reg_reg[10]_0 [4]),
        .I2(Q_reg[3]),
        .I3(Q_reg[1]),
        .O(\Q_reg_reg[10]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(\Q_reg_reg[10]_0 [4]),
        .I2(Q_reg[2]),
        .O(\Q_reg_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[6]),
        .I2(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I3(\Q_reg_reg[10]_0 [9]),
        .I4(Q_reg[4]),
        .I5(Q_reg[3]),
        .O(\Q_reg_reg[10]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_2 
       (.I0(Q_reg[8]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[4]),
        .I1(\Q_reg_reg[10]_0 [9]),
        .I2(Q_reg[8]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .I5(Q_reg[5]),
        .O(\Q_reg_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .I2(Q_reg[6]),
        .I3(Q_reg[5]),
        .I4(Q_reg[8]),
        .I5(Q_reg[7]),
        .O(\Q_reg_reg[10]_0 [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[7]),
        .I2(Q_reg[6]),
        .I3(Q_reg[9]),
        .I4(Q_reg[8]),
        .O(\Q_reg_reg[10]_0 [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[7]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .I2(Q_reg[7]),
        .I3(Q_reg[8]),
        .O(\Q_reg_reg[10]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[8]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[8]),
        .I2(Q_reg[9]),
        .O(\Q_reg_reg[10]_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[9]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[9]),
        .O(\Q_reg_reg[10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff_53
   (out,
    \Q_reg_reg[10]_0 ,
    D,
    s_axis_aclk,
    AR);
  output [0:0]out;
  output [9:0]\Q_reg_reg[10]_0 ;
  input [10:0]D;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [10:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [9:0]\Q_reg_reg[10]_0 ;
  wire \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ;
  wire s_axis_aclk;

  assign out[0] = Q_reg[10];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[10] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[10]),
        .Q(Q_reg[10]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[6] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[7] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[8] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[8]),
        .Q(Q_reg[8]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[9] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(Q_reg[2]),
        .I3(\Q_reg_reg[10]_0 [4]),
        .I4(Q_reg[3]),
        .O(\Q_reg_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(\Q_reg_reg[10]_0 [4]),
        .I2(Q_reg[3]),
        .I3(Q_reg[1]),
        .O(\Q_reg_reg[10]_0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(\Q_reg_reg[10]_0 [4]),
        .I2(Q_reg[2]),
        .O(\Q_reg_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[5]),
        .I1(Q_reg[6]),
        .I2(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I3(\Q_reg_reg[10]_0 [9]),
        .I4(Q_reg[4]),
        .I5(Q_reg[3]),
        .O(\Q_reg_reg[10]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_2 
       (.I0(Q_reg[8]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[4]),
        .I1(\Q_reg_reg[10]_0 [9]),
        .I2(Q_reg[8]),
        .I3(Q_reg[7]),
        .I4(Q_reg[6]),
        .I5(Q_reg[5]),
        .O(\Q_reg_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .I2(Q_reg[6]),
        .I3(Q_reg[5]),
        .I4(Q_reg[8]),
        .I5(Q_reg[7]),
        .O(\Q_reg_reg[10]_0 [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[7]),
        .I2(Q_reg[6]),
        .I3(Q_reg[9]),
        .I4(Q_reg[8]),
        .O(\Q_reg_reg[10]_0 [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[7]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .I2(Q_reg[7]),
        .I3(Q_reg[8]),
        .O(\Q_reg_reg[10]_0 [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[8]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[8]),
        .I2(Q_reg[9]),
        .O(\Q_reg_reg[10]_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[9]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[9]),
        .O(\Q_reg_reg[10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0
   (D,
    Q,
    aclk,
    \Q_reg_reg[0]_0 );
  output [4:0]D;
  input [4:0]Q;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_18
   (D,
    Q,
    s_axi_aclk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire s_axi_aclk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_19
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    aclk,
    \Q_reg_reg[0]_0 );
  output [4:0]out;
  output [1:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input aclk;
  input \Q_reg_reg[0]_0 ;

  wire [1:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1__1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synchronizer_ff" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synchronizer_ff__parameterized0_20
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    s_axi_aclk,
    AR);
  output [4:0]out;
  output [1:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [1:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire s_axi_aclk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[2]),
        .I2(Q_reg[3]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1__1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .O(D[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth
   (s_axis_2_tready,
    ap_fifo_iarg_2_empty_n,
    ap_fifo_iarg_2_dout,
    s_axis_aclk,
    aclk,
    out,
    S_AXIS_TDATA,
    s_axis_2_tlast,
    AR,
    ap_fifo_iarg_2_read,
    s_axis_2_tvalid);
  output s_axis_2_tready;
  output ap_fifo_iarg_2_empty_n;
  output [63:0]ap_fifo_iarg_2_dout;
  input s_axis_aclk;
  input aclk;
  input out;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;
  input [0:0]AR;
  input ap_fifo_iarg_2_read;
  input s_axis_2_tvalid;

  wire [0:0]AR;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.AR(AR),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .ap_fifo_iarg_2_dout(ap_fifo_iarg_2_dout),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized0
   (empty_fwft_i_reg,
    E,
    ap_fifo_oarg_0_full_n,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ,
    \goreg_bm.dout_i_reg[64] ,
    ap_done_0,
    ap_done_1,
    ap_start_i_reg,
    \SAME_WIDTH_GEN.axis_last_reg ,
    m_axis_0_tready_0,
    empty_fwft_i_reg_0,
    \goreg_bm.dout_i_reg[65] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ,
    \goreg_bm.dout_i_reg[64]_0 ,
    rd_en,
    m_axis_0_tready_1,
    aclk,
    m_axis_aclk,
    out,
    Q,
    DIADI,
    \gic0.gc0.count_d1_reg[0] ,
    tap_0_vld,
    ap_fifo_oarg_0_write,
    state,
    ap_done,
    ap_start_one_shot,
    \dout_reg[15] ,
    axis_state__0,
    \SAME_WIDTH_GEN.apply_sw_length_reg ,
    mb_oarg_rdy_i,
    fifo_din_vld,
    \SAME_WIDTH_GEN.axis_last_reg_0 ,
    axis_beat_end,
    \SAME_WIDTH_GEN.axis_last_reg_1 ,
    m_axis_0_tlast,
    m_axis_0_tready,
    \SAME_WIDTH_GEN.axis_data_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ,
    \dout_reg[15]_0 ,
    xd_sw_length_vld,
    empty_i,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 );
  output empty_fwft_i_reg;
  output [0:0]E;
  output ap_fifo_oarg_0_full_n;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  output [64:0]\goreg_bm.dout_i_reg[64] ;
  output ap_done_0;
  output ap_done_1;
  output ap_start_i_reg;
  output \SAME_WIDTH_GEN.axis_last_reg ;
  output m_axis_0_tready_0;
  output empty_fwft_i_reg_0;
  output \goreg_bm.dout_i_reg[65] ;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  output \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  output [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  output rd_en;
  output m_axis_0_tready_1;
  input aclk;
  input m_axis_aclk;
  input out;
  input [63:0]Q;
  input [0:0]DIADI;
  input \gic0.gc0.count_d1_reg[0] ;
  input tap_0_vld;
  input ap_fifo_oarg_0_write;
  input [1:0]state;
  input ap_done;
  input ap_start_one_shot;
  input [0:0]\dout_reg[15] ;
  input [1:0]axis_state__0;
  input \SAME_WIDTH_GEN.apply_sw_length_reg ;
  input [0:0]mb_oarg_rdy_i;
  input fifo_din_vld;
  input \SAME_WIDTH_GEN.axis_last_reg_0 ;
  input axis_beat_end;
  input \SAME_WIDTH_GEN.axis_last_reg_1 ;
  input m_axis_0_tlast;
  input m_axis_0_tready;
  input \SAME_WIDTH_GEN.axis_data_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  input \dout_reg[15]_0 ;
  input xd_sw_length_vld;
  input empty_i;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;

  wire [0:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  wire [63:0]Q;
  wire \SAME_WIDTH_GEN.apply_sw_length_reg ;
  wire \SAME_WIDTH_GEN.axis_data_reg[0] ;
  wire \SAME_WIDTH_GEN.axis_last_reg ;
  wire \SAME_WIDTH_GEN.axis_last_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_last_reg_1 ;
  wire aclk;
  wire ap_done;
  wire ap_done_0;
  wire ap_done_1;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire ap_start_i_reg;
  wire ap_start_one_shot;
  wire axis_beat_end;
  wire [1:0]axis_state__0;
  wire [0:0]\dout_reg[15] ;
  wire \dout_reg[15]_0 ;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_i;
  wire fifo_din_vld;
  wire \gic0.gc0.count_d1_reg[0] ;
  wire [64:0]\goreg_bm.dout_i_reg[64] ;
  wire [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  wire \goreg_bm.dout_i_reg[65] ;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_0_tready_0;
  wire m_axis_0_tready_1;
  wire m_axis_aclk;
  wire [0:0]mb_oarg_rdy_i;
  wire out;
  wire rd_en;
  wire [1:0]state;
  wire tap_0_vld;
  wire xd_sw_length_vld;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.DIADI(DIADI),
        .E(E),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ),
        .Q(Q),
        .\SAME_WIDTH_GEN.apply_sw_length_reg (\SAME_WIDTH_GEN.apply_sw_length_reg ),
        .\SAME_WIDTH_GEN.axis_data_reg[0] (\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .\SAME_WIDTH_GEN.axis_last_reg (\SAME_WIDTH_GEN.axis_last_reg ),
        .\SAME_WIDTH_GEN.axis_last_reg_0 (\SAME_WIDTH_GEN.axis_last_reg_0 ),
        .\SAME_WIDTH_GEN.axis_last_reg_1 (\SAME_WIDTH_GEN.axis_last_reg_1 ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_0(ap_done_0),
        .ap_done_1(ap_done_1),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_start_i_reg(ap_start_i_reg),
        .ap_start_one_shot(ap_start_one_shot),
        .axis_beat_end(axis_beat_end),
        .axis_state__0(axis_state__0),
        .\dout_reg[15] (\dout_reg[15] ),
        .\dout_reg[15]_0 (\dout_reg[15]_0 ),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_i(empty_i),
        .fifo_din_vld(fifo_din_vld),
        .\gic0.gc0.count_d1_reg[0] (\gic0.gc0.count_d1_reg[0] ),
        .\goreg_bm.dout_i_reg[64] (\goreg_bm.dout_i_reg[64] ),
        .\goreg_bm.dout_i_reg[64]_0 (\goreg_bm.dout_i_reg[64]_0 ),
        .\goreg_bm.dout_i_reg[65] (\goreg_bm.dout_i_reg[65] ),
        .m_axis_0_tlast(m_axis_0_tlast),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_0_tready_0(m_axis_0_tready_0),
        .m_axis_0_tready_1(m_axis_0_tready_1),
        .m_axis_aclk(m_axis_aclk),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .out(out),
        .rd_en(rd_en),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .xd_sw_length_vld(xd_sw_length_vld));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth__parameterized1
   (out,
    ram_full_fb_i_reg,
    empty_fwft_i_reg,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    mb_pop_ok,
    E,
    prmry_in_xored,
    ap_start_i,
    empty_fwft_i_reg_0,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    empty_fwft_i_reg_1,
    aclk,
    \gpr1.dout_i_reg[0] ,
    s_axi_aclk,
    AR,
    state__0,
    run_continous_reg,
    iarg_mask,
    mb_iarg_rdy_i,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ,
    \iarg_mask_reg[1] ,
    global_start__2,
    \gic0.gc0.count_reg[4] ,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    host_cmd_data);
  output out;
  output ram_full_fb_i_reg;
  output empty_fwft_i_reg;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output mb_pop_ok;
  output [0:0]E;
  output prmry_in_xored;
  output ap_start_i;
  output empty_fwft_i_reg_0;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  output empty_fwft_i_reg_1;
  input aclk;
  input \gpr1.dout_i_reg[0] ;
  input s_axi_aclk;
  input [0:0]AR;
  input [2:0]state__0;
  input run_continous_reg;
  input [1:0]iarg_mask;
  input [1:0]mb_iarg_rdy_i;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  input \iarg_mask_reg[1] ;
  input global_start__2;
  input [0:0]\gic0.gc0.count_reg[4] ;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input [17:0]host_cmd_data;

  wire [0:0]AR;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire aclk;
  wire ap_start_i;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire empty_fwft_i_reg_1;
  wire [0:0]\gic0.gc0.count_reg[4] ;
  wire global_start__2;
  wire \gpr1.dout_i_reg[0] ;
  wire [17:0]host_cmd_data;
  wire [1:0]iarg_mask;
  wire \iarg_mask_reg[1] ;
  wire [1:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire prmry_in_xored;
  wire ram_full_fb_i_reg;
  wire run_continous_reg;
  wire s_axi_aclk;
  wire [2:0]state__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.AR(AR),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[2] (\FSM_sequential_state_reg[2] ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ),
        .\NEW_INTRO.next_rd_gray_reg[0] (\NEW_INTRO.next_rd_gray_reg[0] ),
        .\NEW_INTRO.next_rd_gray_reg[0]_0 (\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .aclk(aclk),
        .ap_start_i(ap_start_i),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .empty_fwft_i_reg_0(empty_fwft_i_reg_0),
        .empty_fwft_i_reg_1(empty_fwft_i_reg_1),
        .\gic0.gc0.count_reg[4] (\gic0.gc0.count_reg[4] ),
        .global_start__2(global_start__2),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .host_cmd_data(host_cmd_data),
        .iarg_mask(iarg_mask),
        .\iarg_mask_reg[1] (\iarg_mask_reg[1] ),
        .mb_iarg_rdy_i(mb_iarg_rdy_i),
        .mb_pop_ok(mb_pop_ok),
        .out(out),
        .prmry_in_xored(prmry_in_xored),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .run_continous_reg(run_continous_reg),
        .s_axi_aclk(s_axi_aclk),
        .state__0(state__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
   (ap_fifo_iarg_2_dout,
    s_axis_aclk,
    aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    S_AXIS_TDATA,
    s_axis_2_tlast,
    \goreg_bm.dout_i_reg[63]_0 );
  output [63:0]ap_fifo_iarg_2_dout;
  input s_axis_aclk;
  input aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]S_AXIS_TDATA;
  input s_axis_2_tlast;
  input [0:0]\goreg_bm.dout_i_reg[63]_0 ;

  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]E;
  wire [63:0]S_AXIS_TDATA;
  wire aclk;
  wire [63:0]ap_fifo_iarg_2_dout;
  wire [63:0]doutb;
  wire [0:0]\goreg_bm.dout_i_reg[63]_0 ;
  wire out;
  wire s_axis_2_tlast;
  wire s_axis_aclk;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .E(E),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .aclk(aclk),
        .out(out),
        .s_axis_2_tlast(s_axis_2_tlast),
        .s_axis_aclk(s_axis_aclk),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[0]),
        .Q(ap_fifo_iarg_2_dout[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[10]),
        .Q(ap_fifo_iarg_2_dout[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[11]),
        .Q(ap_fifo_iarg_2_dout[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[12]),
        .Q(ap_fifo_iarg_2_dout[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[13]),
        .Q(ap_fifo_iarg_2_dout[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[14]),
        .Q(ap_fifo_iarg_2_dout[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[15]),
        .Q(ap_fifo_iarg_2_dout[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[16]),
        .Q(ap_fifo_iarg_2_dout[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[17]),
        .Q(ap_fifo_iarg_2_dout[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[18]),
        .Q(ap_fifo_iarg_2_dout[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[19]),
        .Q(ap_fifo_iarg_2_dout[19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[1]),
        .Q(ap_fifo_iarg_2_dout[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[20]),
        .Q(ap_fifo_iarg_2_dout[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[21]),
        .Q(ap_fifo_iarg_2_dout[21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[22]),
        .Q(ap_fifo_iarg_2_dout[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[23]),
        .Q(ap_fifo_iarg_2_dout[23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[24]),
        .Q(ap_fifo_iarg_2_dout[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[25]),
        .Q(ap_fifo_iarg_2_dout[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[26]),
        .Q(ap_fifo_iarg_2_dout[26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[27]),
        .Q(ap_fifo_iarg_2_dout[27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[28]),
        .Q(ap_fifo_iarg_2_dout[28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[29]),
        .Q(ap_fifo_iarg_2_dout[29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[2]),
        .Q(ap_fifo_iarg_2_dout[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[30]),
        .Q(ap_fifo_iarg_2_dout[30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[31]),
        .Q(ap_fifo_iarg_2_dout[31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[32]),
        .Q(ap_fifo_iarg_2_dout[32]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[33]),
        .Q(ap_fifo_iarg_2_dout[33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[34]),
        .Q(ap_fifo_iarg_2_dout[34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[35]),
        .Q(ap_fifo_iarg_2_dout[35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[36]),
        .Q(ap_fifo_iarg_2_dout[36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[37]),
        .Q(ap_fifo_iarg_2_dout[37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[38]),
        .Q(ap_fifo_iarg_2_dout[38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[39]),
        .Q(ap_fifo_iarg_2_dout[39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[3]),
        .Q(ap_fifo_iarg_2_dout[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[40]),
        .Q(ap_fifo_iarg_2_dout[40]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[41]),
        .Q(ap_fifo_iarg_2_dout[41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[42]),
        .Q(ap_fifo_iarg_2_dout[42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[43]),
        .Q(ap_fifo_iarg_2_dout[43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[44]),
        .Q(ap_fifo_iarg_2_dout[44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[45]),
        .Q(ap_fifo_iarg_2_dout[45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[46]),
        .Q(ap_fifo_iarg_2_dout[46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[47]),
        .Q(ap_fifo_iarg_2_dout[47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[48]),
        .Q(ap_fifo_iarg_2_dout[48]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[49]),
        .Q(ap_fifo_iarg_2_dout[49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[4]),
        .Q(ap_fifo_iarg_2_dout[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[50]),
        .Q(ap_fifo_iarg_2_dout[50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[51]),
        .Q(ap_fifo_iarg_2_dout[51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[52]),
        .Q(ap_fifo_iarg_2_dout[52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[53]),
        .Q(ap_fifo_iarg_2_dout[53]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[54]),
        .Q(ap_fifo_iarg_2_dout[54]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[55]),
        .Q(ap_fifo_iarg_2_dout[55]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[56]),
        .Q(ap_fifo_iarg_2_dout[56]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[57]),
        .Q(ap_fifo_iarg_2_dout[57]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[58]),
        .Q(ap_fifo_iarg_2_dout[58]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[59]),
        .Q(ap_fifo_iarg_2_dout[59]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[5]),
        .Q(ap_fifo_iarg_2_dout[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[60]),
        .Q(ap_fifo_iarg_2_dout[60]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[61]),
        .Q(ap_fifo_iarg_2_dout[61]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[62]),
        .Q(ap_fifo_iarg_2_dout[62]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[63]),
        .Q(ap_fifo_iarg_2_dout[63]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[6]),
        .Q(ap_fifo_iarg_2_dout[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[7]),
        .Q(ap_fifo_iarg_2_dout[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[8]),
        .Q(ap_fifo_iarg_2_dout[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\goreg_bm.dout_i_reg[63]_0 ),
        .D(doutb[9]),
        .Q(ap_fifo_iarg_2_dout[9]),
        .R(out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0
   (\SAME_WIDTH_GEN.axis_last_reg ,
    \goreg_bm.dout_i_reg[65]_0 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    \goreg_bm.dout_i_reg[64]_0 ,
    \goreg_bm.dout_i_reg[64]_1 ,
    rd_en,
    aclk,
    m_axis_aclk,
    E,
    tmp_ram_rd_en,
    out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    Q,
    DIADI,
    tap_0_vld,
    ap_done,
    state,
    \SAME_WIDTH_GEN.axis_last_reg_0 ,
    axis_beat_end,
    \SAME_WIDTH_GEN.axis_last_reg_1 ,
    \SAME_WIDTH_GEN.axis_last_reg_2 ,
    m_axis_0_tlast,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ,
    axis_state__0,
    \dout_reg[15] ,
    \dout_reg[15]_0 ,
    \dout_reg[15]_1 ,
    xd_sw_length_vld,
    empty_i,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_3 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_4 ,
    m_axis_0_tready,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_5 ,
    \goreg_bm.dout_i_reg[65]_1 );
  output \SAME_WIDTH_GEN.axis_last_reg ;
  output \goreg_bm.dout_i_reg[65]_0 ;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  output [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  output [64:0]\goreg_bm.dout_i_reg[64]_1 ;
  output rd_en;
  input aclk;
  input m_axis_aclk;
  input [0:0]E;
  input tmp_ram_rd_en;
  input out;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [63:0]Q;
  input [0:0]DIADI;
  input tap_0_vld;
  input ap_done;
  input [1:0]state;
  input \SAME_WIDTH_GEN.axis_last_reg_0 ;
  input axis_beat_end;
  input \SAME_WIDTH_GEN.axis_last_reg_1 ;
  input \SAME_WIDTH_GEN.axis_last_reg_2 ;
  input m_axis_0_tlast;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  input [1:0]axis_state__0;
  input \dout_reg[15] ;
  input [0:0]\dout_reg[15]_0 ;
  input \dout_reg[15]_1 ;
  input xd_sw_length_vld;
  input empty_i;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_3 ;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_4 ;
  input m_axis_0_tready;
  input \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_5 ;
  input [0:0]\goreg_bm.dout_i_reg[65]_1 ;

  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2_n_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3_n_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4_n_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_5_n_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_3 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_4 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_5 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ;
  wire [63:0]Q;
  wire \SAME_WIDTH_GEN.axis_last_i_2_n_0 ;
  wire \SAME_WIDTH_GEN.axis_last_reg ;
  wire \SAME_WIDTH_GEN.axis_last_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_last_reg_1 ;
  wire \SAME_WIDTH_GEN.axis_last_reg_2 ;
  wire aclk;
  wire ap_done;
  wire axis_beat_end;
  wire [1:0]axis_state__0;
  wire \dout_reg[15] ;
  wire [0:0]\dout_reg[15]_0 ;
  wire \dout_reg[15]_1 ;
  wire [65:0]doutb;
  wire empty_i;
  wire [65:65]fifo_dout;
  wire [0:0]\goreg_bm.dout_i_reg[64]_0 ;
  wire [64:0]\goreg_bm.dout_i_reg[64]_1 ;
  wire \goreg_bm.dout_i_reg[65]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[65]_1 ;
  wire m_axis_0_tlast;
  wire m_axis_0_tready;
  wire m_axis_aclk;
  wire out;
  wire rd_en;
  wire [1:0]state;
  wire tap_0_vld;
  wire tmp_ram_rd_en;
  wire xd_sw_length_vld;

  LUT6 #(
    .INIT(64'h888888FF8F8F8F00)) 
    \FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_1 
       (.I0(axis_beat_end),
        .I1(\FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2_n_0 ),
        .I2(axis_state__0[1]),
        .I3(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3_n_0 ),
        .I4(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4_n_0 ),
        .I5(axis_state__0[0]),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2 
       (.I0(fifo_dout),
        .I1(axis_state__0[1]),
        .I2(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_5 ),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h282828FF28282800)) 
    \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_1 
       (.I0(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1]_0 ),
        .I1(axis_beat_end),
        .I2(fifo_dout),
        .I3(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3_n_0 ),
        .I4(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4_n_0 ),
        .I5(axis_state__0[1]),
        .O(\goreg_bm.dout_i_reg[65]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3 
       (.I0(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_5_n_0 ),
        .I1(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .I2(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_0 ),
        .I3(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_1 ),
        .I4(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_2 ),
        .I5(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_3 ),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8080808088888088)) 
    \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4 
       (.I0(fifo_dout),
        .I1(axis_state__0[0]),
        .I2(axis_state__0[1]),
        .I3(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0]_4 ),
        .I4(m_axis_0_tready),
        .I5(\dout_reg[15]_1 ),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000B0)) 
    \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_5 
       (.I0(xd_sw_length_vld),
        .I1(\dout_reg[15]_0 ),
        .I2(\goreg_bm.dout_i_reg[64]_1 [64]),
        .I3(\dout_reg[15]_1 ),
        .I4(axis_state__0[0]),
        .I5(axis_state__0[1]),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFFFFFAEA0000)) 
    \SAME_WIDTH_GEN.axis_last_i_1 
       (.I0(\SAME_WIDTH_GEN.axis_last_i_2_n_0 ),
        .I1(\SAME_WIDTH_GEN.axis_last_reg_0 ),
        .I2(axis_beat_end),
        .I3(\SAME_WIDTH_GEN.axis_last_reg_1 ),
        .I4(\SAME_WIDTH_GEN.axis_last_reg_2 ),
        .I5(m_axis_0_tlast),
        .O(\SAME_WIDTH_GEN.axis_last_reg ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \SAME_WIDTH_GEN.axis_last_i_2 
       (.I0(\dout_reg[15]_0 ),
        .I1(fifo_dout),
        .I2(axis_state__0[1]),
        .I3(axis_state__0[0]),
        .O(\SAME_WIDTH_GEN.axis_last_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    din_rdy_i_i_4
       (.I0(axis_state__0[1]),
        .I1(axis_state__0[0]),
        .I2(\goreg_bm.dout_i_reg[64]_1 [64]),
        .I3(\dout_reg[15]_0 ),
        .I4(\dout_reg[15]_1 ),
        .I5(xd_sw_length_vld),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h000000000080FFFF)) 
    \dout[15]_i_1 
       (.I0(\dout_reg[15] ),
        .I1(\goreg_bm.dout_i_reg[64]_1 [64]),
        .I2(\dout_reg[15]_0 ),
        .I3(\dout_reg[15]_1 ),
        .I4(xd_sw_length_vld),
        .I5(empty_i),
        .O(\goreg_bm.dout_i_reg[64]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .ap_done(ap_done),
        .m_axis_aclk(m_axis_aclk),
        .out(out),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[0]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[10]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[11]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[12]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[13]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[14]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[15]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[16]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[17]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[18]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[19]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[1]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[20]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[21]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[22]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[23]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[24]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[25]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[26]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[27]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[28]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[29]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[2]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[30]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[31]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[32]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [32]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[33]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[34]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[35]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[36]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[37]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[38]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[39]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[3]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[40]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [40]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[41]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[42]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[43]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[44]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[45]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[46]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[47]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[48]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [48]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[49]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[4]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[50]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[51]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[52]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[53]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [53]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[54]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [54]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[55]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [55]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[56]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [56]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[57]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [57]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[58]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [58]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[59]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [59]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[5]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[60]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [60]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[61]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [61]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[62]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [62]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[63]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [63]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[64] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[64]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [64]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[65] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[65]),
        .Q(fifo_dout),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[6]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[7]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[8]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(m_axis_aclk),
        .CE(\goreg_bm.dout_i_reg[65]_1 ),
        .D(doutb[9]),
        .Q(\goreg_bm.dout_i_reg[64]_1 [9]),
        .R(out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1
   (empty_fwft_i_reg,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    mb_pop_ok,
    E,
    \goreg_dm.dout_i_reg[16]_0 ,
    empty_fwft_i_reg_0,
    \NEW_INTRO.next_rd_gray_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    state__0,
    out,
    run_continous_reg,
    iarg_mask,
    mb_iarg_rdy_i,
    \gpr1.dout_i_reg[0] ,
    \iarg_mask_reg[1] ,
    \NEW_INTRO.next_rd_gray_reg[0]_0 ,
    \FSM_sequential_state_reg[2]_0 ,
    s_axi_aclk,
    \gpr1.dout_i_reg[1] ,
    host_cmd_data,
    \gpr1.dout_i_reg[1]_0 ,
    Q,
    \gpr1.dout_i_reg[0]_0 ,
    aclk,
    \goreg_dm.dout_i_reg[19]_0 );
  output empty_fwft_i_reg;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output mb_pop_ok;
  output [0:0]E;
  output \goreg_dm.dout_i_reg[16]_0 ;
  output empty_fwft_i_reg_0;
  output \NEW_INTRO.next_rd_gray_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  input [2:0]state__0;
  input out;
  input run_continous_reg;
  input [1:0]iarg_mask;
  input [1:0]mb_iarg_rdy_i;
  input \gpr1.dout_i_reg[0] ;
  input \iarg_mask_reg[1] ;
  input \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  input \FSM_sequential_state_reg[2]_0 ;
  input s_axi_aclk;
  input [0:0]\gpr1.dout_i_reg[1] ;
  input [17:0]host_cmd_data;
  input [4:0]\gpr1.dout_i_reg[1]_0 ;
  input [4:0]Q;
  input [0:0]\gpr1.dout_i_reg[0]_0 ;
  input aclk;
  input [0:0]\goreg_dm.dout_i_reg[19]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \NEW_INTRO.empty_n_i_3__0_n_0 ;
  wire \NEW_INTRO.next_rd_gray_reg[0] ;
  wire \NEW_INTRO.next_rd_gray_reg[0]_0 ;
  wire \NEW_INTRO.rd_pntr[1]_i_3_n_0 ;
  wire [4:0]Q;
  wire aclk;
  wire [19:0]command;
  wire empty_fwft_i_reg;
  wire empty_fwft_i_reg_0;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \goreg_dm.dout_i_reg[16]_0 ;
  wire [0:0]\goreg_dm.dout_i_reg[19]_0 ;
  wire \gpr1.dout_i_reg[0] ;
  wire [0:0]\gpr1.dout_i_reg[0]_0 ;
  wire [0:0]\gpr1.dout_i_reg[1] ;
  wire [4:0]\gpr1.dout_i_reg[1]_0 ;
  wire [17:0]host_cmd_data;
  wire [1:0]iarg_mask;
  wire \iarg_mask[1]_i_2_n_0 ;
  wire \iarg_mask[1]_i_3_n_0 ;
  wire \iarg_mask_reg[1] ;
  wire [1:0]mb_iarg_rdy_i;
  wire mb_pop_ok;
  wire out;
  wire run_continous_i_2_n_0;
  wire run_continous_i_3_n_0;
  wire run_continous_reg;
  wire s_axi_aclk;
  wire [2:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00FF4000)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(state__0[2]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h2222222222220222)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(run_continous_reg),
        .I1(out),
        .I2(command[16]),
        .I3(command[18]),
        .I4(command[17]),
        .I5(command[19]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000110)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(out),
        .I1(command[16]),
        .I2(command[17]),
        .I3(command[18]),
        .I4(command[19]),
        .I5(state__0[1]),
        .O(empty_fwft_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_2 
       (.I0(command[16]),
        .I1(command[18]),
        .I2(command[17]),
        .I3(command[19]),
        .O(\goreg_dm.dout_i_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_3 
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h2000200000220000)) 
    \NEW_INTRO.empty_n_i_2 
       (.I0(mb_iarg_rdy_i[0]),
        .I1(state__0[2]),
        .I2(iarg_mask[0]),
        .I3(state__0[0]),
        .I4(\NEW_INTRO.empty_n_i_3__0_n_0 ),
        .I5(state__0[1]),
        .O(mb_pop_ok));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \NEW_INTRO.empty_n_i_3__0 
       (.I0(command[19]),
        .I1(command[0]),
        .I2(command[18]),
        .I3(command[16]),
        .I4(command[17]),
        .I5(out),
        .O(\NEW_INTRO.empty_n_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \NEW_INTRO.next_rd_gray[0]_i_1 
       (.I0(mb_pop_ok),
        .I1(\NEW_INTRO.next_rd_gray_reg[0]_0 ),
        .O(\NEW_INTRO.next_rd_gray_reg[0] ));
  LUT6 #(
    .INIT(64'h2000200000220000)) 
    \NEW_INTRO.rd_pntr[1]_i_1 
       (.I0(mb_iarg_rdy_i[1]),
        .I1(state__0[2]),
        .I2(iarg_mask[1]),
        .I3(state__0[0]),
        .I4(\NEW_INTRO.rd_pntr[1]_i_3_n_0 ),
        .I5(state__0[1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \NEW_INTRO.rd_pntr[1]_i_3 
       (.I0(command[19]),
        .I1(command[1]),
        .I2(command[18]),
        .I3(command[16]),
        .I4(command[17]),
        .I5(out),
        .O(\NEW_INTRO.rd_pntr[1]_i_3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem \gdm.dm_gen.dm 
       (.Q(Q),
        .aclk(aclk),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[19]_0 ({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 }),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_1 (\gpr1.dout_i_reg[1]_0 ),
        .host_cmd_data(host_cmd_data),
        .s_axi_aclk(s_axi_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[19]_0 ),
        .CLR(\gpr1.dout_i_reg[0] ),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(command[0]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[19]_0 ),
        .CLR(\gpr1.dout_i_reg[0] ),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(command[16]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[19]_0 ),
        .CLR(\gpr1.dout_i_reg[0] ),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(command[17]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[19]_0 ),
        .CLR(\gpr1.dout_i_reg[0] ),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(command[18]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[19]_0 ),
        .CLR(\gpr1.dout_i_reg[0] ),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(command[19]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\goreg_dm.dout_i_reg[19]_0 ),
        .CLR(\gpr1.dout_i_reg[0] ),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(command[1]));
  LUT6 #(
    .INIT(64'h00000000FF01FF00)) 
    \iarg_mask[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(\iarg_mask[1]_i_2_n_0 ),
        .I3(iarg_mask[0]),
        .I4(command[0]),
        .I5(\iarg_mask[1]_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FF01FF00)) 
    \iarg_mask[1]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(\iarg_mask[1]_i_2_n_0 ),
        .I3(iarg_mask[1]),
        .I4(command[1]),
        .I5(\iarg_mask[1]_i_3_n_0 ),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \iarg_mask[1]_i_2 
       (.I0(state__0[1]),
        .I1(out),
        .I2(command[18]),
        .I3(command[16]),
        .I4(command[17]),
        .I5(command[19]),
        .O(\iarg_mask[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEAEAEAEAE)) 
    \iarg_mask[1]_i_3 
       (.I0(\gpr1.dout_i_reg[0] ),
        .I1(\iarg_mask_reg[1] ),
        .I2(state__0[0]),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .I5(run_continous_i_3_n_0),
        .O(\iarg_mask[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF07F700000404)) 
    run_continous_i_1
       (.I0(out),
        .I1(run_continous_i_2_n_0),
        .I2(state__0[0]),
        .I3(run_continous_i_3_n_0),
        .I4(\FSM_sequential_state_reg[2] ),
        .I5(run_continous_reg),
        .O(empty_fwft_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    run_continous_i_2
       (.I0(command[19]),
        .I1(command[18]),
        .I2(command[16]),
        .I3(command[17]),
        .I4(out),
        .O(run_continous_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    run_continous_i_3
       (.I0(command[18]),
        .I1(command[16]),
        .I2(command[17]),
        .I3(command[19]),
        .I4(run_continous_reg),
        .I5(out),
        .O(run_continous_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
   (v1_reg,
    Q,
    \gc0.count_d1_reg[10]_0 ,
    WR_PNTR_RD,
    E,
    m_axis_aclk,
    \gc0.count_d1_reg[10]_1 );
  output [0:0]v1_reg;
  output [8:0]Q;
  output [10:0]\gc0.count_d1_reg[10]_0 ;
  input [1:0]WR_PNTR_RD;
  input [0:0]E;
  input m_axis_aclk;
  input \gc0.count_d1_reg[10]_1 ;

  wire [0:0]E;
  wire [8:0]Q;
  wire [1:0]WR_PNTR_RD;
  wire \gc0.count[10]_i_2__0_n_0 ;
  wire \gc0.count[6]_i_2_n_0 ;
  wire [10:0]\gc0.count_d1_reg[10]_0 ;
  wire \gc0.count_d1_reg[10]_1 ;
  wire m_axis_aclk;
  wire [10:0]plusOp__5;
  wire [1:0]rd_pntr_plus1;
  wire [0:0]v1_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__5[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gc0.count[10]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(\gc0.count[10]_i_2__0_n_0 ),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(plusOp__5[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[10]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\gc0.count[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q[0]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .O(plusOp__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(plusOp__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__0 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(plusOp__5[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gc0.count[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gc0.count[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gc0.count[6]_i_2 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(\gc0.count[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \gc0.count[7]_i_1__0 
       (.I0(\gc0.count[10]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(plusOp__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gc0.count[8]_i_1__0 
       (.I0(Q[4]),
        .I1(\gc0.count[10]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(plusOp__5[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \gc0.count[9]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\gc0.count[10]_i_2__0_n_0 ),
        .I3(Q[4]),
        .I4(Q[7]),
        .O(plusOp__5[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(rd_pntr_plus1[0]),
        .Q(\gc0.count_d1_reg[10]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[8]),
        .Q(\gc0.count_d1_reg[10]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(rd_pntr_plus1[1]),
        .Q(\gc0.count_d1_reg[10]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[0]),
        .Q(\gc0.count_d1_reg[10]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[1]),
        .Q(\gc0.count_d1_reg[10]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[2]),
        .Q(\gc0.count_d1_reg[10]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[3]),
        .Q(\gc0.count_d1_reg[10]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[4]),
        .Q(\gc0.count_d1_reg[10]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[5]),
        .Q(\gc0.count_d1_reg[10]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[6]),
        .Q(\gc0.count_d1_reg[10]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(Q[7]),
        .Q(\gc0.count_d1_reg[10]_0 [9]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_axis_aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .PRE(\gc0.count_d1_reg[10]_1 ),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[10]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[2]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[3]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[4]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[5]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[6]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[7]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[8]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(m_axis_aclk),
        .CE(E),
        .CLR(\gc0.count_d1_reg[10]_1 ),
        .D(plusOp__5[9]),
        .Q(Q[7]));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(WR_PNTR_RD[1]),
        .I3(WR_PNTR_RD[0]),
        .O(v1_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_43
   (Q,
    v1_reg,
    \gc0.count_d1_reg[10]_0 ,
    v1_reg_0,
    WR_PNTR_RD,
    E,
    aclk,
    out);
  output [0:0]Q;
  output [4:0]v1_reg;
  output [10:0]\gc0.count_d1_reg[10]_0 ;
  output [4:0]v1_reg_0;
  input [9:0]WR_PNTR_RD;
  input [0:0]E;
  input aclk;
  input out;

  wire [0:0]E;
  wire [0:0]Q;
  wire [9:0]WR_PNTR_RD;
  wire aclk;
  wire \gc0.count[10]_i_2_n_0 ;
  wire [10:0]\gc0.count_d1_reg[10]_0 ;
  wire out;
  wire [10:0]plusOp__2;
  wire [9:0]rd_pntr_plus1;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[10]_i_1 
       (.I0(rd_pntr_plus1[8]),
        .I1(rd_pntr_plus1[6]),
        .I2(\gc0.count[10]_i_2_n_0 ),
        .I3(rd_pntr_plus1[7]),
        .I4(rd_pntr_plus1[9]),
        .I5(Q),
        .O(plusOp__2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[10]_i_2 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(rd_pntr_plus1[4]),
        .O(\gc0.count[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[10]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[10]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[7]),
        .O(plusOp__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gc0.count[10]_i_2_n_0 ),
        .I2(rd_pntr_plus1[7]),
        .I3(rd_pntr_plus1[8]),
        .O(plusOp__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[9]_i_1 
       (.I0(rd_pntr_plus1[7]),
        .I1(\gc0.count[10]_i_2_n_0 ),
        .I2(rd_pntr_plus1[6]),
        .I3(rd_pntr_plus1[8]),
        .I4(rd_pntr_plus1[9]),
        .O(plusOp__2[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[0]),
        .Q(\gc0.count_d1_reg[10]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(Q),
        .Q(\gc0.count_d1_reg[10]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[1]),
        .Q(\gc0.count_d1_reg[10]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[2]),
        .Q(\gc0.count_d1_reg[10]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[3]),
        .Q(\gc0.count_d1_reg[10]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[4]),
        .Q(\gc0.count_d1_reg[10]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[5]),
        .Q(\gc0.count_d1_reg[10]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[6]),
        .Q(\gc0.count_d1_reg[10]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[7]),
        .Q(\gc0.count_d1_reg[10]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[8]),
        .Q(\gc0.count_d1_reg[10]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(rd_pntr_plus1[9]),
        .Q(\gc0.count_d1_reg[10]_0 [9]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(out),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[10]),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[4]),
        .Q(rd_pntr_plus1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[5]),
        .Q(rd_pntr_plus1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[6]),
        .Q(rd_pntr_plus1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[7]),
        .Q(rd_pntr_plus1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[8]),
        .Q(rd_pntr_plus1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(aclk),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[9]),
        .Q(rd_pntr_plus1[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\gc0.count_d1_reg[10]_0 [0]),
        .I1(WR_PNTR_RD[0]),
        .I2(\gc0.count_d1_reg[10]_0 [1]),
        .I3(WR_PNTR_RD[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(WR_PNTR_RD[1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\gc0.count_d1_reg[10]_0 [2]),
        .I1(WR_PNTR_RD[2]),
        .I2(\gc0.count_d1_reg[10]_0 [3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\gc0.count_d1_reg[10]_0 [4]),
        .I1(WR_PNTR_RD[4]),
        .I2(\gc0.count_d1_reg[10]_0 [5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(rd_pntr_plus1[5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\gc0.count_d1_reg[10]_0 [6]),
        .I1(WR_PNTR_RD[6]),
        .I2(\gc0.count_d1_reg[10]_0 [7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(rd_pntr_plus1[7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(\gc0.count_d1_reg[10]_0 [8]),
        .I1(WR_PNTR_RD[8]),
        .I2(\gc0.count_d1_reg[10]_0 [9]),
        .I3(WR_PNTR_RD[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[8]),
        .I1(WR_PNTR_RD[8]),
        .I2(rd_pntr_plus1[9]),
        .I3(WR_PNTR_RD[9]),
        .O(v1_reg_0[4]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0
   (Q,
    D,
    \gc0.count_d1_reg[4]_0 ,
    E,
    aclk,
    \gc0.count_reg[1]_0 );
  output [4:0]Q;
  output [3:0]D;
  output [4:0]\gc0.count_d1_reg[4]_0 ;
  input [0:0]E;
  input aclk;
  input \gc0.count_reg[1]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire aclk;
  wire [4:0]\gc0.count_d1_reg[4]_0 ;
  wire \gc0.count_reg[1]_0 ;
  wire [4:0]plusOp__4;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(Q[0]),
        .Q(\gc0.count_d1_reg[4]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(Q[1]),
        .Q(\gc0.count_d1_reg[4]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(Q[2]),
        .Q(\gc0.count_d1_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(Q[3]),
        .Q(\gc0.count_d1_reg[4]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(Q[4]),
        .Q(\gc0.count_d1_reg[4]_0 [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(\gc0.count_reg[1]_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(plusOp__4[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(plusOp__4[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(plusOp__4[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\gc0.count_reg[1]_0 ),
        .D(plusOp__4[4]),
        .Q(Q[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[4]_0 [1]),
        .I1(\gc0.count_d1_reg[4]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[4]_0 [2]),
        .I1(\gc0.count_d1_reg[4]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[4]_0 [3]),
        .I1(\gc0.count_d1_reg[4]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[4]_0 [4]),
        .I1(\gc0.count_d1_reg[4]_0 [3]),
        .O(D[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
   (out,
    ram_empty_fb_i_reg,
    E,
    prmry_in_xored,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    ram_empty_fb_i_reg_0,
    ap_start_i,
    empty_fwft_i_reg_0,
    aclk,
    \gpregsm1.user_valid_reg_0 ,
    state__0,
    \FSM_sequential_state_reg[1] ,
    \gpregsm1.curr_fwft_state_reg[1]_1 ,
    comp0,
    comp1,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ,
    \goreg_dm.dout_i_reg[19] ,
    global_start__2,
    \FSM_sequential_state_reg[1]_0 );
  output out;
  output ram_empty_fb_i_reg;
  output [0:0]E;
  output prmry_in_xored;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  output [0:0]ram_empty_fb_i_reg_0;
  output ap_start_i;
  output empty_fwft_i_reg_0;
  input aclk;
  input \gpregsm1.user_valid_reg_0 ;
  input [2:0]state__0;
  input \FSM_sequential_state_reg[1] ;
  input \gpregsm1.curr_fwft_state_reg[1]_1 ;
  input comp0;
  input comp1;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  input \goreg_dm.dout_i_reg[19] ;
  input global_start__2;
  input \FSM_sequential_state_reg[1]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire ap_start_i;
  wire comp0;
  wire comp1;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_0;
  wire \gc0.count_d1[4]_i_2_n_0 ;
  wire global_start__2;
  wire \goreg_dm.dout_i_reg[19] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_1 ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire [1:0]next_fwft_state;
  wire prmry_in_xored;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire [2:0]state__0;
  (* DONT_TOUCH *) wire user_valid;

  assign out = empty_fwft_i;
  LUT6 #(
    .INIT(64'h0300FFFF080C0000)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(empty_fwft_i),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(state__0[1]),
        .O(empty_fwft_i_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA9AAAAAAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_i_1__2 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ),
        .I1(empty_fwft_i),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ),
        .I4(state__0[0]),
        .I5(\goreg_dm.dout_i_reg[19] ),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(\gc0.count_d1[4]_i_2_n_0 ),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\gpregsm1.user_valid_reg_0 ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\gpregsm1.user_valid_reg_0 ),
        .Q(aempty_fwft_i));
  LUT6 #(
    .INIT(64'h1000101000000000)) 
    ap_start_i_i_1
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(empty_fwft_i),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(global_start__2),
        .O(ap_start_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(\gc0.count_d1[4]_i_2_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\gpregsm1.user_valid_reg_0 ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(\gc0.count_d1[4]_i_2_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\gpregsm1.user_valid_reg_0 ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\gpregsm1.user_valid_reg_0 ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[4]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .I1(\gc0.count_d1[4]_i_2_n_0 ),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg_0));
  LUT5 #(
    .INIT(32'h00000051)) 
    \gc0.count_d1[4]_i_2 
       (.I0(empty_fwft_i),
        .I1(state__0[0]),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .O(\gc0.count_d1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h222222222A2A222A)) 
    \goreg_dm.dout_i[19]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(empty_fwft_i),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(\goreg_dm.dout_i_reg[19] ),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4555)) 
    \gpr1.dout_i[19]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .I1(\gc0.count_d1[4]_i_2_n_0 ),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(\gc0.count_d1[4]_i_2_n_0 ),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(\gc0.count_d1[4]_i_2_n_0 ),
        .I2(curr_fwft_state[0]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.user_valid_reg_0 ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.user_valid_reg_0 ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.user_valid_reg_0 ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT6 #(
    .INIT(64'hFFFF4555FFFF0000)) 
    ram_empty_i_i_1__1
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .I1(\gc0.count_d1[4]_i_2_n_0 ),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(comp0),
        .I5(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_24
   (out,
    empty_fwft_i_reg_0,
    tmp_ram_rd_en,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ,
    empty_fwft_i_reg_1,
    m_axis_0_tready_0,
    E,
    m_axis_0_tready_1,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    m_axis_aclk,
    \gpregsm1.curr_fwft_state_reg[1]_1 ,
    aempty_fwft_i_reg_0,
    \SAME_WIDTH_GEN.apply_sw_length_reg ,
    Q,
    axis_state__0,
    \SAME_WIDTH_GEN.apply_sw_length_reg_0 ,
    m_axis_0_tready,
    \SAME_WIDTH_GEN.axis_data_reg[0] );
  output [0:0]out;
  output empty_fwft_i_reg_0;
  output tmp_ram_rd_en;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  output empty_fwft_i_reg_1;
  output m_axis_0_tready_0;
  output [0:0]E;
  output m_axis_0_tready_1;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  input m_axis_aclk;
  input \gpregsm1.curr_fwft_state_reg[1]_1 ;
  input aempty_fwft_i_reg_0;
  input [0:0]\SAME_WIDTH_GEN.apply_sw_length_reg ;
  input [0:0]Q;
  input [1:0]axis_state__0;
  input \SAME_WIDTH_GEN.apply_sw_length_reg_0 ;
  input m_axis_0_tready;
  input \SAME_WIDTH_GEN.axis_data_reg[0] ;

  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  wire [0:0]Q;
  wire [0:0]\SAME_WIDTH_GEN.apply_sw_length_reg ;
  wire \SAME_WIDTH_GEN.apply_sw_length_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_data_reg[0] ;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire aempty_fwft_i_reg_0;
  wire [1:0]axis_state__0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dout_rdy__1;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire empty_fwft_i_reg_1;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_1 ;
  wire m_axis_0_tready;
  wire m_axis_0_tready_0;
  wire m_axis_0_tready_1;
  wire m_axis_aclk;
  wire [1:0]next_fwft_state;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty_fwft_i_reg_0 = empty_fwft_i;
  assign out[0] = curr_fwft_state[1];
  LUT4 #(
    .INIT(16'hFF0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(curr_fwft_state[1]),
        .I1(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .I2(aempty_fwft_i_reg_0),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .O(tmp_ram_rd_en));
  LUT6 #(
    .INIT(64'hAAAA2022FFFFFFFF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(axis_state__0[0]),
        .I1(empty_fwft_i),
        .I2(m_axis_0_tready),
        .I3(\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .I4(axis_state__0[1]),
        .I5(curr_fwft_state[0]),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ));
  LUT6 #(
    .INIT(64'h2622262200002622)) 
    \FSM_sequential_SAME_WIDTH_GEN.axis_state[1]_i_6 
       (.I0(axis_state__0[1]),
        .I1(axis_state__0[0]),
        .I2(empty_fwft_i),
        .I3(\SAME_WIDTH_GEN.apply_sw_length_reg_0 ),
        .I4(\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .I5(m_axis_0_tready),
        .O(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \SAME_WIDTH_GEN.apply_sw_length_i_1 
       (.I0(\SAME_WIDTH_GEN.apply_sw_length_reg ),
        .I1(empty_fwft_i),
        .I2(Q),
        .I3(axis_state__0[0]),
        .I4(axis_state__0[1]),
        .I5(\SAME_WIDTH_GEN.apply_sw_length_reg_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ));
  LUT5 #(
    .INIT(32'h00BB0BFF)) 
    \SAME_WIDTH_GEN.axis_beat_cnt[0]_i_1 
       (.I0(m_axis_0_tready),
        .I1(\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .I2(empty_fwft_i),
        .I3(axis_state__0[0]),
        .I4(axis_state__0[1]),
        .O(m_axis_0_tready_0));
  LUT2 #(
    .INIT(4'hB)) 
    \SAME_WIDTH_GEN.axis_data[63]_i_2 
       (.I0(m_axis_0_tready),
        .I1(\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .O(m_axis_0_tready_1));
  LUT5 #(
    .INIT(32'h34FF3434)) 
    \SAME_WIDTH_GEN.axis_vld_i_1 
       (.I0(empty_fwft_i),
        .I1(axis_state__0[0]),
        .I2(axis_state__0[1]),
        .I3(m_axis_0_tready),
        .I4(\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .O(empty_fwft_i_reg_1));
  LUT5 #(
    .INIT(32'hF8E0A0F0)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(aempty_fwft_i_reg_0),
        .I1(dout_rdy__1),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  LUT5 #(
    .INIT(32'hAAFB0000)) 
    aempty_fwft_fb_i_i_2
       (.I0(axis_state__0[1]),
        .I1(\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .I2(m_axis_0_tready),
        .I3(empty_fwft_i),
        .I4(axis_state__0[0]),
        .O(dout_rdy__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_i_i_1__1
       (.I0(dout_rdy__1),
        .I1(empty_fwft_fb_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(dout_rdy__1),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .Q(empty_fwft_i));
  LUT3 #(
    .INIT(8'h0D)) 
    \gc0.count_d1[10]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .I2(aempty_fwft_i_reg_0),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hDDFD555500000000)) 
    \goreg_bm.dout_i[65]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(axis_state__0[1]),
        .I2(m_axis_0_tready_1),
        .I3(empty_fwft_i),
        .I4(axis_state__0[0]),
        .I5(curr_fwft_state[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hAEAEAAAEEEEEEEEE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(axis_state__0[1]),
        .I3(m_axis_0_tready_1),
        .I4(empty_fwft_i),
        .I5(axis_state__0[0]),
        .O(next_fwft_state[0]));
  LUT3 #(
    .INIT(8'h2F)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] ),
        .I2(aempty_fwft_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axis_aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_41
   (out,
    tmp_ram_rd_en,
    E,
    ram_empty_fb_i_reg,
    ap_fifo_iarg_2_empty_n,
    aclk,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    ap_fifo_iarg_2_read,
    \gpregsm1.curr_fwft_state_reg[1]_1 );
  output [1:0]out;
  output tmp_ram_rd_en;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output ap_fifo_iarg_2_empty_n;
  input aclk;
  input \gpregsm1.curr_fwft_state_reg[1]_0 ;
  input ap_fifo_iarg_2_read;
  input \gpregsm1.curr_fwft_state_reg[1]_1 ;

  wire [0:0]E;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1]_1 ;
  wire [1:0]next_fwft_state;
  wire [0:0]ram_empty_fb_i_reg;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .I1(ap_fifo_iarg_2_read),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(ap_fifo_iarg_2_read),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .Q(aempty_fwft_i));
  LUT1 #(
    .INIT(2'h1)) 
    ap_fifo_iarg_2_empty_n_INST_0
       (.I0(empty_fwft_i),
        .O(ap_fifo_iarg_2_empty_n));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__0
       (.I0(ap_fifo_iarg_2_read),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(ap_fifo_iarg_2_read),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[10]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .I1(ap_fifo_iarg_2_read),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[63]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(ap_fifo_iarg_2_read),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(ap_fifo_iarg_2_read),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(ap_fifo_iarg_2_read),
        .I2(curr_fwft_state[0]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_1 ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .CLR(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
   (out,
    tmp_ram_rd_en,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ,
    empty_fwft_i_reg,
    m_axis_0_tready_0,
    E,
    m_axis_0_tready_1,
    \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ,
    \gc0.count_reg[10] ,
    \gc0.count_d1_reg[10] ,
    v1_reg,
    ram_empty_fb_i_reg,
    m_axis_aclk,
    \gc0.count_d1_reg[10]_0 ,
    \SAME_WIDTH_GEN.apply_sw_length_reg ,
    Q,
    axis_state__0,
    \SAME_WIDTH_GEN.apply_sw_length_reg_0 ,
    m_axis_0_tready,
    \SAME_WIDTH_GEN.axis_data_reg[0] ,
    WR_PNTR_RD);
  output out;
  output tmp_ram_rd_en;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  output empty_fwft_i_reg;
  output m_axis_0_tready_0;
  output [0:0]E;
  output m_axis_0_tready_1;
  output \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  output [8:0]\gc0.count_reg[10] ;
  output [10:0]\gc0.count_d1_reg[10] ;
  input [5:0]v1_reg;
  input [4:0]ram_empty_fb_i_reg;
  input m_axis_aclk;
  input \gc0.count_d1_reg[10]_0 ;
  input [0:0]\SAME_WIDTH_GEN.apply_sw_length_reg ;
  input [0:0]Q;
  input [1:0]axis_state__0;
  input \SAME_WIDTH_GEN.apply_sw_length_reg_0 ;
  input m_axis_0_tready;
  input \SAME_WIDTH_GEN.axis_data_reg[0] ;
  input [1:0]WR_PNTR_RD;

  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ;
  wire [0:0]Q;
  wire [0:0]\SAME_WIDTH_GEN.apply_sw_length_reg ;
  wire \SAME_WIDTH_GEN.apply_sw_length_reg_0 ;
  wire \SAME_WIDTH_GEN.axis_data_reg[0] ;
  wire [1:0]WR_PNTR_RD;
  wire [1:0]axis_state__0;
  wire [0:0]\c1/v1_reg ;
  wire empty_fb_i;
  wire empty_fwft_i_reg;
  wire [10:0]\gc0.count_d1_reg[10] ;
  wire \gc0.count_d1_reg[10]_0 ;
  wire [8:0]\gc0.count_reg[10] ;
  wire \gr1.gr1_int.rfwft_n_0 ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire m_axis_0_tready;
  wire m_axis_0_tready_0;
  wire m_axis_0_tready_1;
  wire m_axis_aclk;
  wire out;
  wire [4:0]ram_empty_fb_i_reg;
  wire ram_rd_en;
  wire tmp_ram_rd_en;
  wire [5:0]v1_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_24 \gr1.gr1_int.rfwft 
       (.E(E),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[0] (\gr1.gr1_int.rfwft_n_3 ),
        .\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] (\FSM_sequential_SAME_WIDTH_GEN.axis_state_reg[1] ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d4_reg[0] ),
        .Q(Q),
        .\SAME_WIDTH_GEN.apply_sw_length_reg (\SAME_WIDTH_GEN.apply_sw_length_reg ),
        .\SAME_WIDTH_GEN.apply_sw_length_reg_0 (\SAME_WIDTH_GEN.apply_sw_length_reg_0 ),
        .\SAME_WIDTH_GEN.axis_data_reg[0] (\SAME_WIDTH_GEN.axis_data_reg[0] ),
        .aempty_fwft_i_reg_0(empty_fb_i),
        .axis_state__0(axis_state__0),
        .empty_fwft_i_reg_0(out),
        .empty_fwft_i_reg_1(empty_fwft_i_reg),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (ram_rd_en),
        .\gpregsm1.curr_fwft_state_reg[1]_1 (\gc0.count_d1_reg[10]_0 ),
        .m_axis_0_tready(m_axis_0_tready),
        .m_axis_0_tready_0(m_axis_0_tready_0),
        .m_axis_0_tready_1(m_axis_0_tready_1),
        .m_axis_aclk(m_axis_aclk),
        .out(\gr1.gr1_int.rfwft_n_0 ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as \gras.rsts 
       (.m_axis_aclk(m_axis_aclk),
        .out(empty_fb_i),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_1(\gr1.gr1_int.rfwft_n_3 ),
        .ram_empty_fb_i_reg_2(\gr1.gr1_int.rfwft_n_0 ),
        .ram_empty_i_reg_0(\gc0.count_d1_reg[10]_0 ),
        .v1_reg(v1_reg),
        .v1_reg_0(\c1/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr rpntr
       (.E(ram_rd_en),
        .Q(\gc0.count_reg[10] ),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[10]_0 (\gc0.count_d1_reg[10] ),
        .\gc0.count_d1_reg[10]_1 (\gc0.count_d1_reg[10]_0 ),
        .m_axis_aclk(m_axis_aclk),
        .v1_reg(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_35
   (Q,
    tmp_ram_rd_en,
    \gc0.count_d1_reg[10] ,
    E,
    ap_fifo_iarg_2_empty_n,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    aclk,
    out,
    ap_fifo_iarg_2_read,
    WR_PNTR_RD);
  output [0:0]Q;
  output tmp_ram_rd_en;
  output [10:0]\gc0.count_d1_reg[10] ;
  output [0:0]E;
  output ap_fifo_iarg_2_empty_n;
  input [0:0]ram_empty_fb_i_reg;
  input [0:0]ram_empty_fb_i_reg_0;
  input aclk;
  input out;
  input ap_fifo_iarg_2_read;
  input [9:0]WR_PNTR_RD;

  wire [0:0]E;
  wire [0:0]Q;
  wire [9:0]WR_PNTR_RD;
  wire aclk;
  wire ap_fifo_iarg_2_empty_n;
  wire ap_fifo_iarg_2_read;
  wire [4:0]\c0/v1_reg ;
  wire [4:0]\c1/v1_reg ;
  wire empty_fb_i;
  wire [10:0]\gc0.count_d1_reg[10] ;
  wire \gr1.gr1_int.rfwft_n_0 ;
  wire out;
  wire [0:0]p_0_in;
  wire [0:0]ram_empty_fb_i_reg;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire ram_rd_en;
  wire tmp_ram_rd_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_41 \gr1.gr1_int.rfwft 
       (.E(E),
        .aclk(aclk),
        .ap_fifo_iarg_2_empty_n(ap_fifo_iarg_2_empty_n),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (out),
        .\gpregsm1.curr_fwft_state_reg[1]_1 (empty_fb_i),
        .out({\gr1.gr1_int.rfwft_n_0 ,p_0_in}),
        .ram_empty_fb_i_reg(ram_rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_42 \gras.rsts 
       (.aclk(aclk),
        .ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .out(empty_fb_i),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_2({\gr1.gr1_int.rfwft_n_0 ,p_0_in}),
        .ram_empty_i_reg_0(out),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_43 rpntr
       (.E(ram_rd_en),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .aclk(aclk),
        .\gc0.count_d1_reg[10]_0 (\gc0.count_d1_reg[10] ),
        .out(out),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0
   (out,
    E,
    prmry_in_xored,
    Q,
    \gpregsm1.curr_fwft_state_reg[1] ,
    D,
    \gc0.count_d1_reg[4] ,
    ap_start_i,
    empty_fwft_i_reg,
    aclk,
    \gc0.count_reg[1] ,
    state__0,
    \FSM_sequential_state_reg[1] ,
    comp0,
    comp1,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ,
    \goreg_dm.dout_i_reg[19] ,
    global_start__2,
    \FSM_sequential_state_reg[1]_0 );
  output out;
  output [0:0]E;
  output prmry_in_xored;
  output [4:0]Q;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  output [3:0]D;
  output [4:0]\gc0.count_d1_reg[4] ;
  output ap_start_i;
  output empty_fwft_i_reg;
  input aclk;
  input \gc0.count_reg[1] ;
  input [2:0]state__0;
  input \FSM_sequential_state_reg[1] ;
  input comp0;
  input comp1;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  input \goreg_dm.dout_i_reg[19] ;
  input global_start__2;
  input \FSM_sequential_state_reg[1]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ;
  wire [4:0]Q;
  wire aclk;
  wire ap_start_i;
  wire comp0;
  wire comp1;
  wire empty_fb_i;
  wire empty_fwft_i_reg;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_reg[1] ;
  wire global_start__2;
  wire \goreg_dm.dout_i_reg[19] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \gr1.gr1_int.rfwft_n_1 ;
  wire out;
  wire prmry_in_xored;
  wire ram_rd_en;
  wire [2:0]state__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1]_0 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_reg_0 ),
        .aclk(aclk),
        .ap_start_i(ap_start_i),
        .comp0(comp0),
        .comp1(comp1),
        .empty_fwft_i_reg_0(empty_fwft_i_reg),
        .global_start__2(global_start__2),
        .\goreg_dm.dout_i_reg[19] (\goreg_dm.dout_i_reg[19] ),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[1]_1 (empty_fb_i),
        .\gpregsm1.user_valid_reg_0 (\gc0.count_reg[1] ),
        .out(out),
        .prmry_in_xored(prmry_in_xored),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_1 ),
        .ram_empty_fb_i_reg_0(ram_rd_en),
        .state__0(state__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0 \gras.rsts 
       (.aclk(aclk),
        .out(empty_fb_i),
        .ram_empty_fb_i_reg_0(\gc0.count_reg[1] ),
        .ram_empty_i_reg_0(\gr1.gr1_int.rfwft_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0 rpntr
       (.D(D),
        .E(ram_rd_en),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[4]_0 (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[1]_0 (\gc0.count_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
   (out,
    v1_reg,
    v1_reg_0,
    ram_empty_fb_i_reg_0,
    m_axis_aclk,
    ram_empty_i_reg_0,
    ram_empty_fb_i_reg_1,
    ram_empty_fb_i_reg_2);
  output out;
  input [5:0]v1_reg;
  input [0:0]v1_reg_0;
  input [4:0]ram_empty_fb_i_reg_0;
  input m_axis_aclk;
  input ram_empty_i_reg_0;
  input ram_empty_fb_i_reg_1;
  input [0:0]ram_empty_fb_i_reg_2;

  wire c1_n_0;
  wire comp0;
  wire m_axis_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire [4:0]ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire [0:0]ram_empty_fb_i_reg_2;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [5:0]v1_reg;
  wire [0:0]v1_reg_0;

  assign out = ram_empty_fb_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25 c0
       (.comp0(comp0),
        .v1_reg(v1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26 c1
       (.comp0(comp0),
        .\gpregsm1.curr_fwft_state_reg[1] (c1_n_0),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_1),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_2),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(ram_empty_i_reg_0),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axis_aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(ram_empty_i_reg_0),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_42
   (out,
    v1_reg,
    ram_empty_fb_i_reg_0,
    v1_reg_0,
    ram_empty_fb_i_reg_1,
    aclk,
    ram_empty_i_reg_0,
    ap_fifo_iarg_2_read,
    ram_empty_fb_i_reg_2);
  output out;
  input [4:0]v1_reg;
  input [0:0]ram_empty_fb_i_reg_0;
  input [4:0]v1_reg_0;
  input [0:0]ram_empty_fb_i_reg_1;
  input aclk;
  input ram_empty_i_reg_0;
  input ap_fifo_iarg_2_read;
  input [1:0]ram_empty_fb_i_reg_2;

  wire aclk;
  wire ap_fifo_iarg_2_read;
  wire c0_n_0;
  wire comp1;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire [0:0]ram_empty_fb_i_reg_1;
  wire [1:0]ram_empty_fb_i_reg_2;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;

  assign out = ram_empty_fb_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_44 c0
       (.ap_fifo_iarg_2_read(ap_fifo_iarg_2_read),
        .comp1(comp1),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(c0_n_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_2),
        .v1_reg(v1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_45 c1
       (.comp1(comp1),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_1),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(ram_empty_i_reg_0),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(ram_empty_i_reg_0),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0
   (out,
    ram_empty_i_reg_0,
    aclk,
    ram_empty_fb_i_reg_0);
  output out;
  input ram_empty_i_reg_0;
  input aclk;
  input ram_empty_fb_i_reg_0;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_i_reg_0),
        .PRE(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_i_reg_0),
        .PRE(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
   (Q,
    v1_reg,
    v1_reg_0,
    \gic0.gc0.count_d1_reg[9]_0 ,
    \gic0.gc0.count_d2_reg[10]_0 ,
    RD_PNTR_WR,
    E,
    aclk,
    \gic0.gc0.count_d1_reg[0]_0 );
  output [9:0]Q;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output [9:0]\gic0.gc0.count_d1_reg[9]_0 ;
  output [10:0]\gic0.gc0.count_d2_reg[10]_0 ;
  input [0:0]RD_PNTR_WR;
  input [0:0]E;
  input aclk;
  input \gic0.gc0.count_d1_reg[0]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire aclk;
  wire \gic0.gc0.count[10]_i_2__0_n_0 ;
  wire \gic0.gc0.count_d1_reg[0]_0 ;
  wire [9:0]\gic0.gc0.count_d1_reg[9]_0 ;
  wire [10:0]\gic0.gc0.count_d2_reg[10]_0 ;
  wire [10:0]plusOp__3;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [10:10]wr_pntr_plus1;
  wire [10:10]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[10]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\gic0.gc0.count[10]_i_2__0_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(wr_pntr_plus2),
        .O(plusOp__3[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc0.count[10]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gic0.gc0.count[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[6]_i_1__0 
       (.I0(\gic0.gc0.count[10]_i_2__0_n_0 ),
        .I1(Q[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[7]_i_1__0 
       (.I0(\gic0.gc0.count[10]_i_2__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\gic0.gc0.count[10]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(plusOp__3[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[9]_i_1__0 
       (.I0(Q[7]),
        .I1(\gic0.gc0.count[10]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(plusOp__3[9]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(\gic0.gc0.count_d1_reg[0]_0 ),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(wr_pntr_plus2),
        .Q(wr_pntr_plus1));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[1]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[2]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[3]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[4]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[5]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[6]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[7]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[8]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(Q[9]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [0]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(wr_pntr_plus1),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [1]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [2]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [3]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [4]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [5]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [6]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [7]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [8]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(\gic0.gc0.count_d1_reg[9]_0 [9]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[10]),
        .Q(wr_pntr_plus2));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__3[1]),
        .PRE(\gic0.gc0.count_d1_reg[0]_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(aclk),
        .CE(E),
        .CLR(\gic0.gc0.count_d1_reg[0]_0 ),
        .D(plusOp__3[9]),
        .Q(Q[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__3 
       (.I0(wr_pntr_plus1),
        .I1(RD_PNTR_WR),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__4 
       (.I0(wr_pntr_plus2),
        .I1(RD_PNTR_WR),
        .O(v1_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_38
   (Q,
    v1_reg,
    v1_reg_0,
    \gic0.gc0.count_d1_reg[9]_0 ,
    \gic0.gc0.count_d2_reg[10]_0 ,
    RD_PNTR_WR,
    E,
    s_axis_aclk,
    AR);
  output [9:0]Q;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output [9:0]\gic0.gc0.count_d1_reg[9]_0 ;
  output [10:0]\gic0.gc0.count_d2_reg[10]_0 ;
  input [0:0]RD_PNTR_WR;
  input [0:0]E;
  input s_axis_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire \gic0.gc0.count[10]_i_2_n_0 ;
  wire [9:0]\gic0.gc0.count_d1_reg[9]_0 ;
  wire [10:0]\gic0.gc0.count_d2_reg[10]_0 ;
  wire [10:0]plusOp__1;
  wire s_axis_aclk;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [10:10]wr_pntr_plus1;
  wire [10:10]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[10]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\gic0.gc0.count[10]_i_2_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(wr_pntr_plus2),
        .O(plusOp__1[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc0.count[10]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gic0.gc0.count[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[6]_i_1 
       (.I0(\gic0.gc0.count[10]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[7]_i_1 
       (.I0(\gic0.gc0.count[10]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gic0.gc0.count[10]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(plusOp__1[8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[9]_i_1 
       (.I0(Q[7]),
        .I1(\gic0.gc0.count[10]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(plusOp__1[9]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2),
        .Q(wr_pntr_plus1));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[8]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[9]),
        .Q(\gic0.gc0.count_d1_reg[9]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [0]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [1]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [2]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [3]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [4]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [5]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [6]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [7]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [8]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[9]_0 [9]),
        .Q(\gic0.gc0.count_d2_reg[10]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[10]),
        .Q(wr_pntr_plus2));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(s_axis_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[9]),
        .Q(Q[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(wr_pntr_plus1),
        .I1(RD_PNTR_WR),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(wr_pntr_plus2),
        .I1(RD_PNTR_WR),
        .O(v1_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0
   (\gnxpm_cdc.rd_pntr_bin_reg[0] ,
    Q,
    ram_full_i_reg,
    \gic0.gc0.count_reg[4]_0 ,
    s_axi_aclk,
    AR);
  output \gnxpm_cdc.rd_pntr_bin_reg[0] ;
  output [4:0]Q;
  input [4:0]ram_full_i_reg;
  input [0:0]\gic0.gc0.count_reg[4]_0 ;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  wire [0:0]\gic0.gc0.count_reg[4]_0 ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[0] ;
  wire [4:0]plusOp__6;
  wire ram_full_i1;
  wire ram_full_i_i_2_n_0;
  wire ram_full_i_i_4_n_0;
  wire [4:0]ram_full_i_reg;
  wire s_axi_aclk;
  wire [4:0]wr_pntr_plus1;
  wire [4:0]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__6[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__1 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1__1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__6[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(wr_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(wr_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(wr_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(wr_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(wr_pntr_plus1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus1[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus1[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(wr_pntr_plus1[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(plusOp__6[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .D(plusOp__6[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(plusOp__6[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(plusOp__6[3]),
        .Q(wr_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gic0.gc0.count_reg[4]_0 ),
        .CLR(AR),
        .D(plusOp__6[4]),
        .Q(wr_pntr_plus2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_full_i_i_1__1
       (.I0(ram_full_i_i_2_n_0),
        .I1(ram_full_i_reg[0]),
        .I2(wr_pntr_plus1[0]),
        .I3(ram_full_i_reg[1]),
        .I4(wr_pntr_plus1[1]),
        .I5(ram_full_i1),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2
       (.I0(wr_pntr_plus1[3]),
        .I1(ram_full_i_reg[3]),
        .I2(wr_pntr_plus1[2]),
        .I3(ram_full_i_reg[2]),
        .I4(ram_full_i_reg[4]),
        .I5(wr_pntr_plus1[4]),
        .O(ram_full_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_full_i_i_3
       (.I0(ram_full_i_i_4_n_0),
        .I1(ram_full_i_reg[0]),
        .I2(wr_pntr_plus2[0]),
        .I3(ram_full_i_reg[1]),
        .I4(wr_pntr_plus2[1]),
        .I5(\gic0.gc0.count_reg[4]_0 ),
        .O(ram_full_i1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_4
       (.I0(wr_pntr_plus2[3]),
        .I1(ram_full_i_reg[3]),
        .I2(wr_pntr_plus2[2]),
        .I3(ram_full_i_reg[2]),
        .I4(ram_full_i_reg[4]),
        .I5(wr_pntr_plus2[4]),
        .O(ram_full_i_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
   (E,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[1] ,
    Q,
    \gic0.gc0.count_d1_reg[9] ,
    ap_fifo_oarg_0_full_n,
    ap_done_0,
    ap_done_1,
    ap_start_i_reg,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ,
    \gic0.gc0.count_d2_reg[10] ,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    aclk,
    \gic0.gc0.count_d1_reg[0] ,
    tap_0_vld,
    ap_fifo_oarg_0_write,
    state,
    ap_done,
    ap_start_one_shot,
    RD_PNTR_WR,
    mb_oarg_rdy_i,
    fifo_din_vld,
    DIADI);
  output [0:0]E;
  output [0:0]\FSM_sequential_SAME_WIDTH_GEN.state_reg[1] ;
  output [9:0]Q;
  output [9:0]\gic0.gc0.count_d1_reg[9] ;
  output ap_fifo_oarg_0_full_n;
  output ap_done_0;
  output ap_done_1;
  output ap_start_i_reg;
  output \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  output [10:0]\gic0.gc0.count_d2_reg[10] ;
  input [4:0]\gmux.gm[5].gms.ms ;
  input [4:0]\gmux.gm[5].gms.ms_0 ;
  input aclk;
  input \gic0.gc0.count_d1_reg[0] ;
  input tap_0_vld;
  input ap_fifo_oarg_0_write;
  input [1:0]state;
  input ap_done;
  input ap_start_one_shot;
  input [0:0]RD_PNTR_WR;
  input [0:0]mb_oarg_rdy_i;
  input fifo_din_vld;
  input [0:0]DIADI;

  wire [0:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  wire [0:0]\FSM_sequential_SAME_WIDTH_GEN.state_reg[1] ;
  wire [9:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire aclk;
  wire ap_done;
  wire ap_done_0;
  wire ap_done_1;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire ap_start_i_reg;
  wire ap_start_one_shot;
  wire [5:5]\c1/v1_reg ;
  wire [5:5]\c2/v1_reg ;
  wire fifo_din_vld;
  wire \gic0.gc0.count_d1_reg[0] ;
  wire [9:0]\gic0.gc0.count_d1_reg[9] ;
  wire [10:0]\gic0.gc0.count_d2_reg[10] ;
  wire [4:0]\gmux.gm[5].gms.ms ;
  wire [4:0]\gmux.gm[5].gms.ms_0 ;
  wire [0:0]mb_oarg_rdy_i;
  wire [1:0]state;
  wire tap_0_vld;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as \gwas.wsts 
       (.DIADI(DIADI),
        .E(E),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] (\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ),
        .\FSM_sequential_SAME_WIDTH_GEN.state_reg[1] (\FSM_sequential_SAME_WIDTH_GEN.state_reg[1] ),
        .aclk(aclk),
        .ap_done(ap_done),
        .ap_done_0(ap_done_0),
        .ap_done_1(ap_done_1),
        .ap_fifo_oarg_0_full_n(ap_fifo_oarg_0_full_n),
        .ap_fifo_oarg_0_write(ap_fifo_oarg_0_write),
        .ap_start_i_reg(ap_start_i_reg),
        .ap_start_one_shot(ap_start_one_shot),
        .fifo_din_vld(fifo_din_vld),
        .\gmux.gm[5].gms.ms (\gmux.gm[5].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .mb_oarg_rdy_i(mb_oarg_rdy_i),
        .ram_full_i_reg_0(\gic0.gc0.count_d1_reg[0] ),
        .state(state),
        .tap_0_vld(tap_0_vld),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr wpntr
       (.E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .aclk(aclk),
        .\gic0.gc0.count_d1_reg[0]_0 (\gic0.gc0.count_d1_reg[0] ),
        .\gic0.gc0.count_d1_reg[9]_0 (\gic0.gc0.count_d1_reg[9] ),
        .\gic0.gc0.count_d2_reg[10]_0 (\gic0.gc0.count_d2_reg[10] ),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_36
   (s_axis_2_tready,
    E,
    Q,
    \gic0.gc0.count_d1_reg[9] ,
    \gic0.gc0.count_d2_reg[10] ,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    s_axis_aclk,
    AR,
    s_axis_2_tvalid,
    RD_PNTR_WR);
  output s_axis_2_tready;
  output [0:0]E;
  output [9:0]Q;
  output [9:0]\gic0.gc0.count_d1_reg[9] ;
  output [10:0]\gic0.gc0.count_d2_reg[10] ;
  input [4:0]\gmux.gm[5].gms.ms ;
  input [4:0]\gmux.gm[5].gms.ms_0 ;
  input s_axis_aclk;
  input [0:0]AR;
  input s_axis_2_tvalid;
  input [0:0]RD_PNTR_WR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire [5:5]\c1/v1_reg ;
  wire [5:5]\c2/v1_reg ;
  wire [9:0]\gic0.gc0.count_d1_reg[9] ;
  wire [10:0]\gic0.gc0.count_d2_reg[10] ;
  wire [4:0]\gmux.gm[5].gms.ms ;
  wire [4:0]\gmux.gm[5].gms.ms_0 ;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_37 \gwas.wsts 
       (.AR(AR),
        .E(E),
        .\gmux.gm[5].gms.ms (\gmux.gm[5].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .s_axis_2_tready(s_axis_2_tready),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_38 wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .\gic0.gc0.count_d1_reg[9]_0 (\gic0.gc0.count_d1_reg[9] ),
        .\gic0.gc0.count_d2_reg[10]_0 (\gic0.gc0.count_d2_reg[10] ),
        .s_axis_aclk(s_axis_aclk),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0
   (ram_full_fb_i_reg,
    Q,
    s_axi_aclk,
    AR,
    ram_full_i_reg,
    \gic0.gc0.count_reg[4] );
  output ram_full_fb_i_reg;
  output [4:0]Q;
  input s_axi_aclk;
  input [0:0]AR;
  input [4:0]ram_full_i_reg;
  input [0:0]\gic0.gc0.count_reg[4] ;

  wire [0:0]AR;
  wire [4:0]Q;
  wire [0:0]\gic0.gc0.count_reg[4] ;
  wire ram_full_fb_i_reg;
  wire [4:0]ram_full_i_reg;
  wire s_axi_aclk;
  wire wpntr_n_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0 \gwas.wsts 
       (.AR(AR),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_i_reg_0(wpntr_n_0),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0 wpntr
       (.AR(AR),
        .Q(Q),
        .\gic0.gc0.count_reg[4]_0 (\gic0.gc0.count_reg[4] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[0] (wpntr_n_0),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
   (E,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[1] ,
    ap_fifo_oarg_0_full_n,
    ap_done_0,
    ap_done_1,
    ap_start_i_reg,
    \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ,
    \gmux.gm[5].gms.ms ,
    v1_reg,
    \gmux.gm[5].gms.ms_0 ,
    v1_reg_0,
    aclk,
    ram_full_i_reg_0,
    tap_0_vld,
    ap_fifo_oarg_0_write,
    state,
    ap_done,
    ap_start_one_shot,
    mb_oarg_rdy_i,
    fifo_din_vld,
    DIADI);
  output [0:0]E;
  output [0:0]\FSM_sequential_SAME_WIDTH_GEN.state_reg[1] ;
  output ap_fifo_oarg_0_full_n;
  output ap_done_0;
  output ap_done_1;
  output ap_start_i_reg;
  output \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  input [4:0]\gmux.gm[5].gms.ms ;
  input [0:0]v1_reg;
  input [4:0]\gmux.gm[5].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input aclk;
  input ram_full_i_reg_0;
  input tap_0_vld;
  input ap_fifo_oarg_0_write;
  input [1:0]state;
  input ap_done;
  input ap_start_one_shot;
  input [0:0]mb_oarg_rdy_i;
  input fifo_din_vld;
  input [0:0]DIADI;

  wire [0:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_SAME_WIDTH_GEN.state[1]_i_2_n_0 ;
  wire \FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ;
  wire [0:0]\FSM_sequential_SAME_WIDTH_GEN.state_reg[1] ;
  wire \SAME_WIDTH_GEN.ap_arg_rqt_i_2_n_0 ;
  wire aclk;
  wire ap_done;
  wire ap_done_0;
  wire ap_done_1;
  wire ap_fifo_oarg_0_full_n;
  wire ap_fifo_oarg_0_write;
  wire ap_start_i_reg;
  wire ap_start_one_shot;
  wire c1_n_0;
  wire comp2;
  wire fifo_din_vld;
  wire [4:0]\gmux.gm[5].gms.ms ;
  wire [4:0]\gmux.gm[5].gms.ms_0 ;
  wire [0:0]mb_oarg_rdy_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire [1:0]state;
  wire tap_0_vld;
  wire tap_0_we1__0;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

  LUT6 #(
    .INIT(64'h0000000028282808)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(tap_0_vld),
        .I1(state[1]),
        .I2(state[0]),
        .I3(ap_done),
        .I4(ap_fifo_oarg_0_write),
        .I5(ram_full_fb_i),
        .O(E));
  LUT5 #(
    .INIT(32'h00FFA800)) 
    \FSM_sequential_SAME_WIDTH_GEN.state[1]_i_1 
       (.I0(state[0]),
        .I1(ap_fifo_oarg_0_write),
        .I2(ram_full_i),
        .I3(\FSM_sequential_SAME_WIDTH_GEN.state[1]_i_2_n_0 ),
        .I4(state[1]),
        .O(\FSM_sequential_SAME_WIDTH_GEN.state_reg[0] ));
  LUT6 #(
    .INIT(64'h003FFFAA003F00AA)) 
    \FSM_sequential_SAME_WIDTH_GEN.state[1]_i_2 
       (.I0(ap_start_one_shot),
        .I1(tap_0_vld),
        .I2(ram_full_i),
        .I3(state[0]),
        .I4(state[1]),
        .I5(ap_done),
        .O(\FSM_sequential_SAME_WIDTH_GEN.state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBF0F000000)) 
    \SAME_WIDTH_GEN.ap_arg_rqt_i_1 
       (.I0(\SAME_WIDTH_GEN.ap_arg_rqt_i_2_n_0 ),
        .I1(ap_done),
        .I2(state[0]),
        .I3(state[1]),
        .I4(tap_0_we1__0),
        .I5(mb_oarg_rdy_i),
        .O(ap_done_1));
  LUT2 #(
    .INIT(4'h1)) 
    \SAME_WIDTH_GEN.ap_arg_rqt_i_2 
       (.I0(ap_fifo_oarg_0_write),
        .I1(ram_full_i),
        .O(\SAME_WIDTH_GEN.ap_arg_rqt_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \SAME_WIDTH_GEN.ap_arg_rqt_i_3 
       (.I0(ram_full_i),
        .I1(tap_0_vld),
        .O(tap_0_we1__0));
  LUT5 #(
    .INIT(32'h04440000)) 
    \SAME_WIDTH_GEN.tap_0[63]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(tap_0_vld),
        .I3(ram_full_i),
        .I4(ap_fifo_oarg_0_write),
        .O(\FSM_sequential_SAME_WIDTH_GEN.state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFF3FF00002222)) 
    \SAME_WIDTH_GEN.tap_0_start_i_1 
       (.I0(ap_start_one_shot),
        .I1(state[0]),
        .I2(ram_full_i),
        .I3(fifo_din_vld),
        .I4(state[1]),
        .I5(DIADI),
        .O(ap_start_i_reg));
  LUT6 #(
    .INIT(64'hFFFFF0DF00C000C0)) 
    \SAME_WIDTH_GEN.tap_0_vld_i_1 
       (.I0(ap_done),
        .I1(ap_fifo_oarg_0_write),
        .I2(state[0]),
        .I3(state[1]),
        .I4(ram_full_i),
        .I5(tap_0_vld),
        .O(ap_done_0));
  LUT4 #(
    .INIT(16'h1555)) 
    ap_fifo_oarg_0_full_n_INST_0
       (.I0(state[1]),
        .I1(ram_full_i),
        .I2(tap_0_vld),
        .I3(state[0]),
        .O(ap_fifo_oarg_0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare c1
       (.E(E),
        .\SAME_WIDTH_GEN.tap_0_vld_reg (c1_n_0),
        .comp2(comp2),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms ),
        .v1_reg(v1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_23 c2
       (.comp2(comp2),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(ram_full_i_reg_0),
        .D(c1_n_0),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(ram_full_i_reg_0),
        .D(c1_n_0),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_37
   (s_axis_2_tready,
    E,
    \gmux.gm[5].gms.ms ,
    v1_reg,
    \gmux.gm[5].gms.ms_0 ,
    v1_reg_0,
    s_axis_aclk,
    AR,
    s_axis_2_tvalid);
  output s_axis_2_tready;
  output [0:0]E;
  input [4:0]\gmux.gm[5].gms.ms ;
  input [0:0]v1_reg;
  input [4:0]\gmux.gm[5].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input s_axis_aclk;
  input [0:0]AR;
  input s_axis_2_tvalid;

  wire [0:0]AR;
  wire [0:0]E;
  wire c1_n_0;
  wire comp2;
  wire [4:0]\gmux.gm[5].gms.ms ;
  wire [4:0]\gmux.gm[5].gms.ms_0 ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_axis_2_tready;
  wire s_axis_2_tvalid;
  wire s_axis_aclk;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(s_axis_2_tvalid),
        .I1(ram_full_fb_i),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39 c1
       (.comp2(comp2),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms ),
        .out(ram_full_fb_i),
        .s_axis_2_tvalid(s_axis_2_tvalid),
        .s_axis_2_tvalid_0(c1_n_0),
        .v1_reg(v1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_40 c2
       (.comp2(comp2),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(c1_n_0),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(c1_n_0),
        .Q(ram_full_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_2_tready_INST_0
       (.I0(ram_full_i),
        .O(s_axis_2_tready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0
   (ram_full_fb_i_reg_0,
    ram_full_i_reg_0,
    s_axi_aclk,
    AR);
  output ram_full_fb_i_reg_0;
  input ram_full_i_reg_0;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire s_axi_aclk;

  assign ram_full_fb_i_reg_0 = ram_full_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_i_reg_0),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_full_i_reg_0),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
