verilog xil_defaultlib --include "../../../../sram_sip.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../sram_sip.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../sram_sip.srcs/sources_1/bd/system/ip/system_processing_system7_0_1" \
"../../../bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v" \
"../../../bd/system/ipshared/504e/hdl/sram_control_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/504e/src/sram_ctrl.v" \
"../../../bd/system/ipshared/504e/hdl/sram_control_v1_0.v" \
"../../../bd/system/ip/system_sram_control_0_0/sim/system_sram_control_0_0.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
