[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NoReducTypespec/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 204
LIB: work
FILE: ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv
n<> u<203> t<Top_level_rule> c<1> l<1:1> el<31:1>
  n<> u<1> t<Null_rule> p<203> s<202> l<1:1>
  n<> u<202> t<Source_text> p<203> c<39> l<1:1> el<30:10>
    n<> u<39> t<Description> p<202> c<38> s<128> l<1:1> el<7:11>
      n<> u<38> t<Package_declaration> p<39> c<2> l<1:1> el<7:11>
        n<> u<2> t<PACKAGE> p<38> s<3> l<1:1> el<1:8>
        n<axi_pkg> u<3> t<StringConst> p<38> s<36> l<1:9> el<1:16>
        n<> u<36> t<Package_item> p<38> c<35> s<37> l<2:3> el<6:16>
          n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:3> el<6:16>
            n<> u<34> t<Data_declaration> p<35> c<33> l<2:3> el<6:16>
              n<> u<33> t<Type_declaration> p<34> c<31> l<2:3> el<6:16>
                n<> u<31> t<Data_type> p<33> c<5> s<32> l<2:11> el<6:4>
                  n<> u<5> t<Struct_union> p<31> c<4> s<6> l<2:11> el<2:17>
                    n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
                  n<> u<6> t<Packed_keyword> p<31> s<14> l<2:18> el<2:24>
                  n<> u<14> t<Struct_union_member> p<31> c<10> s<22> l<3:5> el<3:31>
                    n<> u<10> t<Data_type_or_void> p<14> c<9> s<13> l<3:5> el<3:17>
                      n<> u<9> t<Data_type> p<10> c<7> l<3:5> el<3:17>
                        n<> u<7> t<IntegerAtomType_Int> p<9> s<8> l<3:5> el<3:8>
                        n<> u<8> t<Signing_Unsigned> p<9> l<3:9> el<3:17>
                    n<> u<13> t<List_of_variable_decl_assignments> p<14> c<12> l<3:20> el<3:30>
                      n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<3:20> el<3:30>
                        n<NoSlvPorts> u<11> t<StringConst> p<12> l<3:20> el<3:30>
                  n<> u<22> t<Struct_union_member> p<31> c<18> s<30> l<4:5> el<4:31>
                    n<> u<18> t<Data_type_or_void> p<22> c<17> s<21> l<4:5> el<4:17>
                      n<> u<17> t<Data_type> p<18> c<15> l<4:5> el<4:17>
                        n<> u<15> t<IntegerAtomType_Int> p<17> s<16> l<4:5> el<4:8>
                        n<> u<16> t<Signing_Unsigned> p<17> l<4:9> el<4:17>
                    n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<4:20> el<4:30>
                      n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<4:20> el<4:30>
                        n<NoMstPorts> u<19> t<StringConst> p<20> l<4:20> el<4:30>
                  n<> u<30> t<Struct_union_member> p<31> c<26> l<5:5> el<5:33>
                    n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<5:5> el<5:17>
                      n<> u<25> t<Data_type> p<26> c<23> l<5:5> el<5:17>
                        n<> u<23> t<IntegerAtomType_Int> p<25> s<24> l<5:5> el<5:8>
                        n<> u<24> t<Signing_Unsigned> p<25> l<5:9> el<5:17>
                    n<> u<29> t<List_of_variable_decl_assignments> p<30> c<28> l<5:20> el<5:32>
                      n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<5:20> el<5:32>
                        n<AxiAddrWidth> u<27> t<StringConst> p<28> l<5:20> el<5:32>
                n<xbar_cfg_t> u<32> t<StringConst> p<33> l<6:5> el<6:15>
        n<> u<37> t<ENDPACKAGE> p<38> l<7:1> el<7:11>
    n<> u<128> t<Description> p<202> c<127> s<170> l<9:1> el<16:10>
      n<> u<127> t<Module_declaration> p<128> c<125> l<9:1> el<16:10>
        n<> u<125> t<Module_nonansi_header> p<127> c<40> s<126> l<9:1> el<15:3>
          n<module> u<40> t<Module_keyword> p<125> s<41> l<9:1> el<9:7>
          n<axi_xbar> u<41> t<StringConst> p<125> s<123> l<9:8> el<9:16>
          n<> u<123> t<Parameter_port_list> p<125> c<58> s<124> l<10:1> el<14:2>
            n<> u<58> t<Parameter_port_declaration> p<123> c<57> s<72> l<11:3> el<11:75>
              n<> u<57> t<Parameter_declaration> p<58> c<47> l<11:3> el<11:75>
                n<> u<47> t<Data_type_or_implicit> p<57> c<46> s<56> l<11:13> el<11:32>
                  n<axi_pkg::xbar_cfg_t> u<46> t<Data_type> p<47> c<44> l<11:13> el<11:32>
                    n<> u<44> t<Class_scope> p<46> c<43> s<45> l<11:13> el<11:22>
                      n<> u<43> t<Class_type> p<44> c<42> l<11:13> el<11:20>
                        n<axi_pkg> u<42> t<StringConst> p<43> l<11:13> el<11:20>
                    n<xbar_cfg_t> u<45> t<StringConst> p<46> l<11:22> el<11:32>
                n<> u<56> t<List_of_param_assignments> p<57> c<55> l<11:33> el<11:75>
                  n<> u<55> t<Param_assignment> p<56> c<48> l<11:33> el<11:75>
                    n<Cfg> u<48> t<StringConst> p<55> s<54> l<11:33> el<11:36>
                    n<> u<54> t<Constant_param_expression> p<55> c<53> l<11:73> el<11:75>
                      n<> u<53> t<Constant_mintypmax_expression> p<54> c<52> l<11:73> el<11:75>
                        n<> u<52> t<Constant_expression> p<53> c<51> l<11:73> el<11:75>
                          n<> u<51> t<Constant_primary> p<52> c<50> l<11:73> el<11:75>
                            n<> u<50> t<Primary_literal> p<51> c<49> l<11:73> el<11:75>
                              n<> u<49> t<Number_Tick0> p<50> l<11:73> el<11:75>
            n<> u<72> t<Parameter_port_declaration> p<123> c<71> s<122> l<12:3> el<12:35>
              n<> u<71> t<Parameter_declaration> p<72> c<59> l<12:3> el<12:35>
                n<> u<59> t<Data_type_or_implicit> p<71> s<70> l<12:13> el<12:13>
                n<> u<70> t<List_of_param_assignments> p<71> c<69> l<12:13> el<12:35>
                  n<> u<69> t<Param_assignment> p<70> c<60> l<12:13> el<12:35>
                    n<DEBUG> u<60> t<StringConst> p<69> s<68> l<12:13> el<12:18>
                    n<> u<68> t<Constant_param_expression> p<69> c<67> l<12:21> el<12:35>
                      n<> u<67> t<Constant_mintypmax_expression> p<68> c<66> l<12:21> el<12:35>
                        n<> u<66> t<Constant_expression> p<67> c<65> l<12:21> el<12:35>
                          n<> u<65> t<Constant_primary> p<66> c<61> l<12:21> el<12:35>
                            n<Cfg> u<61> t<StringConst> p<65> s<64> l<12:21> el<12:24>
                            n<> u<64> t<Constant_select> p<65> c<62> l<12:24> el<12:35>
                              n<NoSlvPorts> u<62> t<StringConst> p<64> s<63> l<12:25> el<12:35>
                              n<> u<63> t<Constant_bit_select> p<64> l<12:35> el<12:35>
            n<> u<122> t<Parameter_port_declaration> p<123> c<121> l<13:3> el<13:75>
              n<> u<121> t<Parameter_declaration> p<122> c<111> l<13:3> el<13:75>
                n<> u<111> t<Data_type_or_implicit> p<121> c<110> s<120> l<13:13> el<13:57>
                  n<> u<110> t<Data_type> p<111> c<73> l<13:13> el<13:57>
                    n<> u<73> t<IntVec_TypeBit> p<110> s<91> l<13:13> el<13:16>
                    n<> u<91> t<Packed_dimension> p<110> c<90> s<109> l<13:17> el<13:37>
                      n<> u<90> t<Constant_range> p<91> c<85> l<13:18> el<13:36>
                        n<> u<85> t<Constant_expression> p<90> c<79> s<89> l<13:18> el<13:34>
                          n<> u<79> t<Constant_expression> p<85> c<78> s<84> l<13:18> el<13:32>
                            n<> u<78> t<Constant_primary> p<79> c<74> l<13:18> el<13:32>
                              n<Cfg> u<74> t<StringConst> p<78> s<77> l<13:18> el<13:21>
                              n<> u<77> t<Constant_select> p<78> c<75> l<13:21> el<13:32>
                                n<NoSlvPorts> u<75> t<StringConst> p<77> s<76> l<13:22> el<13:32>
                                n<> u<76> t<Constant_bit_select> p<77> l<13:32> el<13:32>
                          n<> u<84> t<BinOp_Minus> p<85> s<83> l<13:32> el<13:33>
                          n<> u<83> t<Constant_expression> p<85> c<82> l<13:33> el<13:34>
                            n<> u<82> t<Constant_primary> p<83> c<81> l<13:33> el<13:34>
                              n<> u<81> t<Primary_literal> p<82> c<80> l<13:33> el<13:34>
                                n<1> u<80> t<IntConst> p<81> l<13:33> el<13:34>
                        n<> u<89> t<Constant_expression> p<90> c<88> l<13:35> el<13:36>
                          n<> u<88> t<Constant_primary> p<89> c<87> l<13:35> el<13:36>
                            n<> u<87> t<Primary_literal> p<88> c<86> l<13:35> el<13:36>
                              n<0> u<86> t<IntConst> p<87> l<13:35> el<13:36>
                    n<> u<109> t<Packed_dimension> p<110> c<108> l<13:37> el<13:57>
                      n<> u<108> t<Constant_range> p<109> c<103> l<13:38> el<13:56>
                        n<> u<103> t<Constant_expression> p<108> c<97> s<107> l<13:38> el<13:54>
                          n<> u<97> t<Constant_expression> p<103> c<96> s<102> l<13:38> el<13:52>
                            n<> u<96> t<Constant_primary> p<97> c<92> l<13:38> el<13:52>
                              n<Cfg> u<92> t<StringConst> p<96> s<95> l<13:38> el<13:41>
                              n<> u<95> t<Constant_select> p<96> c<93> l<13:41> el<13:52>
                                n<NoMstPorts> u<93> t<StringConst> p<95> s<94> l<13:42> el<13:52>
                                n<> u<94> t<Constant_bit_select> p<95> l<13:52> el<13:52>
                          n<> u<102> t<BinOp_Minus> p<103> s<101> l<13:52> el<13:53>
                          n<> u<101> t<Constant_expression> p<103> c<100> l<13:53> el<13:54>
                            n<> u<100> t<Constant_primary> p<101> c<99> l<13:53> el<13:54>
                              n<> u<99> t<Primary_literal> p<100> c<98> l<13:53> el<13:54>
                                n<1> u<98> t<IntConst> p<99> l<13:53> el<13:54>
                        n<> u<107> t<Constant_expression> p<108> c<106> l<13:55> el<13:56>
                          n<> u<106> t<Constant_primary> p<107> c<105> l<13:55> el<13:56>
                            n<> u<105> t<Primary_literal> p<106> c<104> l<13:55> el<13:56>
                              n<0> u<104> t<IntConst> p<105> l<13:55> el<13:56>
                n<> u<120> t<List_of_param_assignments> p<121> c<119> l<13:58> el<13:75>
                  n<> u<119> t<Param_assignment> p<120> c<112> l<13:58> el<13:75>
                    n<Connectivity> u<112> t<StringConst> p<119> s<118> l<13:58> el<13:70>
                    n<> u<118> t<Constant_param_expression> p<119> c<117> l<13:73> el<13:75>
                      n<> u<117> t<Constant_mintypmax_expression> p<118> c<116> l<13:73> el<13:75>
                        n<> u<116> t<Constant_expression> p<117> c<115> l<13:73> el<13:75>
                          n<> u<115> t<Constant_primary> p<116> c<114> l<13:73> el<13:75>
                            n<> u<114> t<Primary_literal> p<115> c<113> l<13:73> el<13:75>
                              n<> u<113> t<Number_Tick1> p<114> l<13:73> el<13:75>
          n<> u<124> t<List_of_ports> p<125> l<14:3> el<15:2>
        n<> u<126> t<ENDMODULE> p<127> l<16:1> el<16:10>
    n<> u<170> t<Description> p<202> c<169> s<201> l<18:1> el<24:11>
      n<> u<169> t<Package_declaration> p<170> c<129> l<18:1> el<24:11>
        n<> u<129> t<PACKAGE> p<169> s<130> l<18:1> el<18:8>
        n<cheshire_pkg> u<130> t<StringConst> p<169> s<167> l<18:9> el<18:21>
        n<> u<167> t<Package_item> p<169> c<166> s<168> l<19:3> el<23:5>
          n<> u<166> t<Package_or_generate_item_declaration> p<167> c<165> l<19:3> el<23:5>
            n<> u<165> t<Local_parameter_declaration> p<166> c<136> l<19:3> el<23:4>
              n<> u<136> t<Data_type_or_implicit> p<165> c<135> s<164> l<19:14> el<19:33>
                n<axi_pkg::xbar_cfg_t> u<135> t<Data_type> p<136> c<133> l<19:14> el<19:33>
                  n<> u<133> t<Class_scope> p<135> c<132> s<134> l<19:14> el<19:23>
                    n<> u<132> t<Class_type> p<133> c<131> l<19:14> el<19:21>
                      n<axi_pkg> u<131> t<StringConst> p<132> l<19:14> el<19:21>
                  n<xbar_cfg_t> u<134> t<StringConst> p<135> l<19:23> el<19:33>
              n<> u<164> t<List_of_param_assignments> p<165> c<163> l<19:34> el<23:4>
                n<> u<163> t<Param_assignment> p<164> c<137> l<19:34> el<23:4>
                  n<AxiXbarCfg> u<137> t<StringConst> p<163> s<162> l<19:34> el<19:44>
                  n<> u<162> t<Constant_param_expression> p<163> c<161> l<19:47> el<23:4>
                    n<> u<161> t<Constant_mintypmax_expression> p<162> c<160> l<19:47> el<23:4>
                      n<> u<160> t<Constant_expression> p<161> c<159> l<19:47> el<23:4>
                        n<> u<159> t<Constant_primary> p<160> c<158> l<19:47> el<23:4>
                          n<> u<158> t<Constant_assignment_pattern_expression> p<159> c<157> l<19:47> el<23:4>
                            n<> u<157> t<Assignment_pattern_expression> p<158> c<156> l<19:47> el<23:4>
                              n<> u<156> t<Assignment_pattern> p<157> c<139> l<19:47> el<23:4>
                                n<> u<139> t<Structure_pattern_key> p<156> c<138> s<143> l<20:5> el<20:15>
                                  n<NoSlvPorts> u<138> t<StringConst> p<139> l<20:5> el<20:15>
                                n<> u<143> t<Expression> p<156> c<142> s<145> l<20:25> el<20:26>
                                  n<> u<142> t<Primary> p<143> c<141> l<20:25> el<20:26>
                                    n<> u<141> t<Primary_literal> p<142> c<140> l<20:25> el<20:26>
                                      n<5> u<140> t<IntConst> p<141> l<20:25> el<20:26>
                                n<> u<145> t<Structure_pattern_key> p<156> c<144> s<149> l<21:5> el<21:15>
                                  n<NoMstPorts> u<144> t<StringConst> p<145> l<21:5> el<21:15>
                                n<> u<149> t<Expression> p<156> c<148> s<151> l<21:25> el<21:26>
                                  n<> u<148> t<Primary> p<149> c<147> l<21:25> el<21:26>
                                    n<> u<147> t<Primary_literal> p<148> c<146> l<21:25> el<21:26>
                                      n<5> u<146> t<IntConst> p<147> l<21:25> el<21:26>
                                n<> u<151> t<Structure_pattern_key> p<156> c<150> s<155> l<22:5> el<22:17>
                                  n<AxiAddrWidth> u<150> t<StringConst> p<151> l<22:5> el<22:17>
                                n<> u<155> t<Expression> p<156> c<154> l<22:25> el<22:27>
                                  n<> u<154> t<Primary> p<155> c<153> l<22:25> el<22:27>
                                    n<> u<153> t<Primary_literal> p<154> c<152> l<22:25> el<22:27>
                                      n<48> u<152> t<IntConst> p<153> l<22:25> el<22:27>
        n<> u<168> t<ENDPACKAGE> p<169> l<24:1> el<24:11>
    n<> u<201> t<Description> p<202> c<200> l<26:1> el<30:10>
      n<> u<200> t<Module_declaration> p<201> c<178> l<26:1> el<30:10>
        n<> u<178> t<Module_nonansi_header> p<200> c<171> s<198> l<26:1> el<26:52>
          n<module> u<171> t<Module_keyword> p<178> s<172> l<26:1> el<26:7>
          n<cheshire_soc> u<172> t<StringConst> p<178> s<175> l<26:8> el<26:20>
          n<> u<175> t<Package_import_declaration> p<178> c<174> s<176> l<26:21> el<26:44>
            n<> u<174> t<Package_import_item> p<175> c<173> l<26:28> el<26:43>
              n<cheshire_pkg> u<173> t<StringConst> p<174> l<26:28> el<26:40>
          n<> u<176> t<Parameter_port_list> p<178> s<177> l<26:45> el<26:48>
          n<> u<177> t<List_of_ports> p<178> l<26:49> el<26:51>
        n<> u<198> t<Module_item> p<200> c<197> s<199> l<27:3> el<29:19>
          n<> u<197> t<Non_port_module_item> p<198> c<196> l<27:3> el<29:19>
            n<> u<196> t<Module_or_generate_item> p<197> c<195> l<27:3> el<29:19>
              n<> u<195> t<Module_instantiation> p<196> c<179> l<27:3> el<29:19>
                n<axi_xbar> u<179> t<StringConst> p<195> s<189> l<27:3> el<27:11>
                n<> u<189> t<Parameter_value_assignment> p<195> c<188> s<194> l<27:12> el<29:4>
                  n<> u<188> t<List_of_parameter_assignments> p<189> c<187> l<28:5> el<28:54>
                    n<> u<187> t<Named_parameter_assignment> p<188> c<180> l<28:5> el<28:54>
                      n<Cfg> u<180> t<StringConst> p<187> s<186> l<28:6> el<28:9>
                      n<> u<186> t<Param_expression> p<187> c<185> l<28:23> el<28:33>
                        n<> u<185> t<Mintypmax_expression> p<186> c<184> l<28:23> el<28:33>
                          n<> u<184> t<Expression> p<185> c<183> l<28:23> el<28:33>
                            n<> u<183> t<Primary> p<184> c<182> l<28:23> el<28:33>
                              n<> u<182> t<Primary_literal> p<183> c<181> l<28:23> el<28:33>
                                n<AxiXbarCfg> u<181> t<StringConst> p<182> l<28:23> el<28:33>
                n<> u<194> t<Hierarchical_instance> p<195> c<191> l<29:5> el<29:18>
                  n<> u<191> t<Name_of_instance> p<194> c<190> s<193> l<29:5> el<29:15>
                    n<i_axi_xbar> u<190> t<StringConst> p<191> l<29:5> el<29:15>
                  n<> u<193> t<List_of_port_connections> p<194> c<192> l<29:17> el<29:17>
                    n<> u<192> t<Ordered_port_connection> p<193> l<29:17> el<29:17>
        n<> u<199> t<ENDMODULE> p<200> l<30:1> el<30:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:1:1: No timescale set for "axi_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:9:1: No timescale set for "axi_xbar".
[WRN:PA0205] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:18:1: No timescale set for "cheshire_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:26:1: No timescale set for "cheshire_soc".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:9:1: Compile module "work@axi_xbar".
[INF:CP0303] ${SURELOG_DIR}/tests/NoReducTypespec/dut.sv:26:1: Compile module "work@cheshire_soc".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            1
Constant                                              16
Design                                                 1
HierPath                                               3
ImportTypespec                                         1
IntTypespec                                            3
Module                                                 2
ModuleTypespec                                         1
Operation                                              5
Package                                                2
ParamAssign                                            4
Parameter                                              4
Range                                                  2
RefModule                                              1
RefObj                                                 6
RefTypespec                                           16
StringTypespec                                         9
StructTypespec                                         1
TaggedPattern                                          9
TypespecMember                                         3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NoReducTypespec/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: axi_pkg (axi_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:axi_pkg
  |vpiTypedef:
  \_StructTypespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiParent:
    \_Package: axi_pkg (axi_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
    |vpiName:axi_pkg::xbar_cfg_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (NoSlvPorts), line:3:20, endln:3:30
      |vpiParent:
      \_StructTypespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:NoSlvPorts
      |vpiTypespec:
      \_RefTypespec: (axi_pkg::xbar_cfg_t::NoSlvPorts), line:3:5, endln:3:17
        |vpiParent:
        \_TypespecMember: (NoSlvPorts), line:3:20, endln:3:30
        |vpiFullName:axi_pkg::xbar_cfg_t::NoSlvPorts
        |vpiActual:
        \_IntTypespec: , line:3:5, endln:3:17
    |vpiTypespecMember:
    \_TypespecMember: (NoMstPorts), line:4:20, endln:4:30
      |vpiParent:
      \_StructTypespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:NoMstPorts
      |vpiTypespec:
      \_RefTypespec: (axi_pkg::xbar_cfg_t::NoMstPorts), line:4:5, endln:4:17
        |vpiParent:
        \_TypespecMember: (NoMstPorts), line:4:20, endln:4:30
        |vpiFullName:axi_pkg::xbar_cfg_t::NoMstPorts
        |vpiActual:
        \_IntTypespec: , line:4:5, endln:4:17
    |vpiTypespecMember:
    \_TypespecMember: (AxiAddrWidth), line:5:20, endln:5:32
      |vpiParent:
      \_StructTypespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
      |vpiName:AxiAddrWidth
      |vpiTypespec:
      \_RefTypespec: (axi_pkg::xbar_cfg_t::AxiAddrWidth), line:5:5, endln:5:17
        |vpiParent:
        \_TypespecMember: (AxiAddrWidth), line:5:20, endln:5:32
        |vpiFullName:axi_pkg::xbar_cfg_t::AxiAddrWidth
        |vpiActual:
        \_IntTypespec: , line:5:5, endln:5:17
  |vpiTypedef:
  \_IntTypespec: , line:3:5, endln:3:17
    |vpiParent:
    \_Package: axi_pkg (axi_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiTypedef:
  \_IntTypespec: , line:4:5, endln:4:17
    |vpiParent:
    \_Package: axi_pkg (axi_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiTypedef:
  \_IntTypespec: , line:5:5, endln:5:17
    |vpiParent:
    \_Package: axi_pkg (axi_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:1:1, endln:7:11
  |vpiImportTypespec:
  \_StructTypespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
  |vpiImportTypespec:
  \_IntTypespec: , line:3:5, endln:3:17
  |vpiImportTypespec:
  \_IntTypespec: , line:4:5, endln:4:17
  |vpiImportTypespec:
  \_IntTypespec: , line:5:5, endln:5:17
  |vpiDefName:axi_pkg
|vpiAllPackages:
\_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:cheshire_pkg
  |vpiParameter:
  \_Parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:23:4
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiTypespec:
    \_RefTypespec: (cheshire_pkg::AxiXbarCfg::axi_pkg::xbar_cfg_t), line:19:14, endln:19:33
      |vpiParent:
      \_Parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:23:4
      |vpiName:axi_pkg::xbar_cfg_t
      |vpiFullName:cheshire_pkg::AxiXbarCfg::axi_pkg::xbar_cfg_t
      |vpiActual:
      \_StructTypespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiLocalParam:1
    |vpiName:AxiXbarCfg
    |vpiFullName:cheshire_pkg::AxiXbarCfg
  |vpiParamAssign:
  \_ParamAssign: , line:19:34, endln:23:4
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiRhs:
    \_Operation: , line:19:47, endln:23:4
      |vpiParent:
      \_ParamAssign: , line:19:34, endln:23:4
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:20:5, endln:20:26
        |vpiParent:
        \_Operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_Constant: , line:20:25, endln:20:26
          |vpiParent:
          \_TaggedPattern: , line:20:5, endln:20:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (cheshire_pkg::NoSlvPorts), line:20:5, endln:20:15
          |vpiParent:
          \_TaggedPattern: , line:20:5, endln:20:26
          |vpiName:NoSlvPorts
          |vpiFullName:cheshire_pkg::NoSlvPorts
          |vpiActual:
          \_StringTypespec: (NoSlvPorts), line:20:5, endln:20:15
      |vpiOperand:
      \_TaggedPattern: , line:21:5, endln:21:26
        |vpiParent:
        \_Operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_Constant: , line:21:25, endln:21:26
          |vpiParent:
          \_TaggedPattern: , line:21:5, endln:21:26
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (cheshire_pkg::NoMstPorts), line:21:5, endln:21:15
          |vpiParent:
          \_TaggedPattern: , line:21:5, endln:21:26
          |vpiName:NoMstPorts
          |vpiFullName:cheshire_pkg::NoMstPorts
          |vpiActual:
          \_StringTypespec: (NoMstPorts), line:21:5, endln:21:15
      |vpiOperand:
      \_TaggedPattern: , line:22:5, endln:22:27
        |vpiParent:
        \_Operation: , line:19:47, endln:23:4
        |vpiPattern:
        \_Constant: , line:22:25, endln:22:27
          |vpiParent:
          \_TaggedPattern: , line:22:5, endln:22:27
          |vpiDecompile:48
          |vpiSize:64
          |UINT:48
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (cheshire_pkg::AxiAddrWidth), line:22:5, endln:22:17
          |vpiParent:
          \_TaggedPattern: , line:22:5, endln:22:27
          |vpiName:AxiAddrWidth
          |vpiFullName:cheshire_pkg::AxiAddrWidth
          |vpiActual:
          \_StringTypespec: (AxiAddrWidth), line:22:5, endln:22:17
    |vpiLhs:
    \_Parameter: (cheshire_pkg::AxiXbarCfg), line:19:34, endln:23:4
  |vpiTypedef:
  \_StringTypespec: (NoSlvPorts), line:20:5, endln:20:15
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:NoSlvPorts
  |vpiTypedef:
  \_StringTypespec: (NoMstPorts), line:21:5, endln:21:15
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:NoMstPorts
  |vpiTypedef:
  \_StringTypespec: (AxiAddrWidth), line:22:5, endln:22:17
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:AxiAddrWidth
  |vpiTypedef:
  \_StringTypespec: (NoSlvPorts), line:20:5, endln:20:15
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:NoSlvPorts
  |vpiTypedef:
  \_StringTypespec: (NoMstPorts), line:21:5, endln:21:15
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:NoMstPorts
  |vpiTypedef:
  \_StringTypespec: (AxiAddrWidth), line:22:5, endln:22:17
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:AxiAddrWidth
  |vpiTypedef:
  \_StringTypespec: (NoSlvPorts), line:20:5, endln:20:15
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:NoSlvPorts
  |vpiTypedef:
  \_StringTypespec: (NoMstPorts), line:21:5, endln:21:15
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:NoMstPorts
  |vpiTypedef:
  \_StringTypespec: (AxiAddrWidth), line:22:5, endln:22:17
    |vpiParent:
    \_Package: cheshire_pkg (cheshire_pkg), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:18:1, endln:24:11
    |vpiName:AxiAddrWidth
  |vpiImportTypespec:
  \_StringTypespec: (NoSlvPorts), line:20:5, endln:20:15
  |vpiImportTypespec:
  \_StringTypespec: (NoMstPorts), line:21:5, endln:21:15
  |vpiImportTypespec:
  \_StringTypespec: (AxiAddrWidth), line:22:5, endln:22:17
  |vpiImportTypespec:
  \_StringTypespec: (NoSlvPorts), line:20:5, endln:20:15
  |vpiImportTypespec:
  \_StringTypespec: (NoMstPorts), line:21:5, endln:21:15
  |vpiImportTypespec:
  \_StringTypespec: (AxiAddrWidth), line:22:5, endln:22:17
  |vpiImportTypespec:
  \_StringTypespec: (NoSlvPorts), line:20:5, endln:20:15
  |vpiImportTypespec:
  \_StringTypespec: (NoMstPorts), line:21:5, endln:21:15
  |vpiImportTypespec:
  \_StringTypespec: (AxiAddrWidth), line:22:5, endln:22:17
  |vpiDefName:cheshire_pkg
|vpiAllModules:
\_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@axi_xbar
  |vpiParameter:
  \_Parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:75
    |vpiParent:
    \_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@axi_xbar.Cfg.axi_pkg::xbar_cfg_t), line:11:13, endln:11:32
      |vpiParent:
      \_Parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:75
      |vpiName:axi_pkg::xbar_cfg_t
      |vpiFullName:work@axi_xbar.Cfg.axi_pkg::xbar_cfg_t
      |vpiActual:
      \_StructTypespec: (axi_pkg::xbar_cfg_t), line:2:11, endln:6:4
    |vpiName:Cfg
    |vpiFullName:work@axi_xbar.Cfg
  |vpiParameter:
  \_Parameter: (work@axi_xbar.DEBUG), line:12:13, endln:12:35
    |vpiParent:
    \_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiName:DEBUG
    |vpiFullName:work@axi_xbar.DEBUG
  |vpiParameter:
  \_Parameter: (work@axi_xbar.Connectivity), line:13:58, endln:13:75
    |vpiParent:
    \_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |BIN:1
    |vpiTypespec:
    \_RefTypespec: (work@axi_xbar.Connectivity), line:13:13, endln:13:57
      |vpiParent:
      \_Parameter: (work@axi_xbar.Connectivity), line:13:58, endln:13:75
      |vpiFullName:work@axi_xbar.Connectivity
      |vpiActual:
      \_BitTypespec: , line:13:13, endln:13:57
    |vpiName:Connectivity
    |vpiFullName:work@axi_xbar.Connectivity
  |vpiParamAssign:
  \_ParamAssign: , line:11:33, endln:11:75
    |vpiParent:
    \_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiRhs:
    \_Constant: , line:11:73, endln:11:75
      |vpiParent:
      \_ParamAssign: , line:11:33, endln:11:75
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:75
  |vpiParamAssign:
  \_ParamAssign: , line:12:13, endln:12:35
    |vpiParent:
    \_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiRhs:
    \_HierPath: (Cfg.NoSlvPorts), line:12:24, endln:12:35
      |vpiParent:
      \_ParamAssign: , line:12:13, endln:12:35
      |vpiActual:
      \_RefObj: (Cfg), line:12:24, endln:12:35
        |vpiParent:
        \_HierPath: (Cfg.NoSlvPorts), line:12:24, endln:12:35
        |vpiName:Cfg
        |vpiActual:
        \_Parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:75
      |vpiActual:
      \_RefObj: (NoSlvPorts), line:12:25, endln:12:35
        |vpiParent:
        \_HierPath: (Cfg.NoSlvPorts), line:12:24, endln:12:35
        |vpiName:NoSlvPorts
        |vpiActual:
        \_TypespecMember: (NoSlvPorts), line:3:20, endln:3:30
      |vpiName:Cfg.NoSlvPorts
    |vpiLhs:
    \_Parameter: (work@axi_xbar.DEBUG), line:12:13, endln:12:35
  |vpiParamAssign:
  \_ParamAssign: , line:13:58, endln:13:75
    |vpiParent:
    \_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiRhs:
    \_Constant: , line:13:73, endln:13:75
      |vpiParent:
      \_ParamAssign: , line:13:58, endln:13:75
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@axi_xbar.Connectivity), line:13:58, endln:13:75
  |vpiTypedef:
  \_BitTypespec: , line:13:13, endln:13:57
    |vpiParent:
    \_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
    |vpiRange:
    \_Range: , line:13:17, endln:13:37
      |vpiParent:
      \_BitTypespec: , line:13:13, endln:13:57
      |vpiLeftRange:
      \_Operation: , line:13:18, endln:13:34
        |vpiParent:
        \_Range: , line:13:17, endln:13:37
        |vpiOpType:11
        |vpiOperand:
        \_HierPath: (Cfg.NoSlvPorts), line:13:21, endln:13:32
          |vpiParent:
          \_Operation: , line:13:18, endln:13:34
          |vpiActual:
          \_RefObj: (Cfg), line:13:21, endln:13:32
            |vpiParent:
            \_HierPath: (Cfg.NoSlvPorts), line:13:21, endln:13:32
            |vpiName:Cfg
            |vpiActual:
            \_Parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:75
          |vpiActual:
          \_RefObj: (NoSlvPorts), line:13:22, endln:13:32
            |vpiParent:
            \_HierPath: (Cfg.NoSlvPorts), line:13:21, endln:13:32
            |vpiName:NoSlvPorts
            |vpiActual:
            \_TypespecMember: (NoSlvPorts), line:3:20, endln:3:30
          |vpiName:Cfg.NoSlvPorts
        |vpiOperand:
        \_Constant: , line:13:33, endln:13:34
          |vpiParent:
          \_Operation: , line:13:18, endln:13:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:35, endln:13:36
        |vpiParent:
        \_Range: , line:13:17, endln:13:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:13:37, endln:13:57
      |vpiParent:
      \_BitTypespec: , line:13:13, endln:13:57
      |vpiLeftRange:
      \_Operation: , line:13:38, endln:13:54
        |vpiParent:
        \_Range: , line:13:37, endln:13:57
        |vpiOpType:11
        |vpiOperand:
        \_HierPath: (Cfg.NoMstPorts), line:13:41, endln:13:52
          |vpiParent:
          \_Operation: , line:13:38, endln:13:54
          |vpiActual:
          \_RefObj: (Cfg), line:13:41, endln:13:52
            |vpiParent:
            \_HierPath: (Cfg.NoMstPorts), line:13:41, endln:13:52
            |vpiName:Cfg
            |vpiActual:
            \_Parameter: (work@axi_xbar.Cfg), line:11:33, endln:11:75
          |vpiActual:
          \_RefObj: (NoMstPorts), line:13:42, endln:13:52
            |vpiParent:
            \_HierPath: (Cfg.NoMstPorts), line:13:41, endln:13:52
            |vpiName:NoMstPorts
            |vpiActual:
            \_TypespecMember: (NoMstPorts), line:4:20, endln:4:30
          |vpiName:Cfg.NoMstPorts
        |vpiOperand:
        \_Constant: , line:13:53, endln:13:54
          |vpiParent:
          \_Operation: , line:13:38, endln:13:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:55, endln:13:56
        |vpiParent:
        \_Range: , line:13:37, endln:13:57
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_BitTypespec: , line:13:13, endln:13:57
  |vpiDefName:work@axi_xbar
|vpiAllModules:
\_Module: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@cheshire_soc
  |vpiTypedef:
  \_ImportTypespec: (cheshire_pkg), line:26:28, endln:26:43
    |vpiParent:
    \_Module: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiName:cheshire_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:26:28, endln:26:43
      |vpiParent:
      \_ImportTypespec: (cheshire_pkg), line:26:28, endln:26:43
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_ModuleTypespec: (axi_xbar), line:27:3, endln:27:11
    |vpiParent:
    \_Module: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiName:axi_xbar
  |vpiImportTypespec:
  \_ImportTypespec: (cheshire_pkg), line:26:28, endln:26:43
  |vpiImportTypespec:
  \_ModuleTypespec: (axi_xbar), line:27:3, endln:27:11
  |vpiDefName:work@cheshire_soc
  |vpiRefModule:
  \_RefModule: work@axi_xbar (i_axi_xbar), line:27:3, endln:27:11
    |vpiParent:
    \_Module: work@cheshire_soc (work@cheshire_soc), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:26:1, endln:30:10
    |vpiName:i_axi_xbar
    |vpiDefName:work@axi_xbar
    |vpiActual:
    \_Module: work@axi_xbar (work@axi_xbar), file:${SURELOG_DIR}/tests/NoReducTypespec/dut.sv, line:9:1, endln:16:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
