I 000051 55 752           1621263136368 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263136368 2021.05.17 17:52:16)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263136450 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263136450 2021.05.17 17:52:16)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263136535 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263136535 2021.05.17 17:52:16)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621263136618 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263136618 2021.05.17 17:52:16)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621263136695 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263136694 2021.05.17 17:52:16)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(3)(2)(1)(0))(_sensitivity(3)(2)(1)(6)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263239281 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263239281 2021.05.17 17:53:59)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 752           1621263278370 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263278370 2021.05.17 17:54:38)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263278455 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263278454 2021.05.17 17:54:38)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263278542 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263278541 2021.05.17 17:54:38)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621263278630 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263278629 2021.05.17 17:54:38)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621263278710 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263278710 2021.05.17 17:54:38)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(0)(2)(3)(1))(_sensitivity(0)(2)(6)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263339750 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263339749 2021.05.17 17:55:39)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263339832 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263339831 2021.05.17 17:55:39)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263339919 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263339918 2021.05.17 17:55:39)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621263340004 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263340003 2021.05.17 17:55:40)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621263340087 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263340087 2021.05.17 17:55:40)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(3)(0)(1)(2))(_sensitivity(3)(6)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263459536 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263459535 2021.05.17 17:57:39)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263459619 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263459619 2021.05.17 17:57:39)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263459706 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263459705 2021.05.17 17:57:39)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621263459790 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263459789 2021.05.17 17:57:39)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621263459871 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263459870 2021.05.17 17:57:39)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(0)(2)(1)(3))(_sensitivity(0)(2)(1)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263538086 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263538085 2021.05.17 17:58:58)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263538168 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263538167 2021.05.17 17:58:58)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263538253 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263538252 2021.05.17 17:58:58)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 3963          1621263538358 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263538357 2021.05.17 17:58:58)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(0)(1)(2)(3))(_sensitivity(6)(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263550051 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263550051 2021.05.17 17:59:10)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263550133 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263550132 2021.05.17 17:59:10)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263550218 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263550217 2021.05.17 17:59:10)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621263550302 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263550302 2021.05.17 17:59:10)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621263550429 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263550428 2021.05.17 17:59:10)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(0)(3)(2)(1))(_sensitivity(0)(3)(6)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263623591 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263623591 2021.05.17 18:00:23)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263623677 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263623676 2021.05.17 18:00:23)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263623761 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263623761 2021.05.17 18:00:23)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 3963          1621263623864 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263623863 2021.05.17 18:00:23)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(0)(1)(2)(3))(_sensitivity(6)(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263686800 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263686800 2021.05.17 18:01:26)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263686881 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263686881 2021.05.17 18:01:26)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263686967 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263686966 2021.05.17 18:01:26)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621263687051 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263687050 2021.05.17 18:01:27)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621263687130 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263687129 2021.05.17 18:01:27)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(1)(0)(3)(2))(_sensitivity(1)(6)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263737033 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263737032 2021.05.17 18:02:17)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263737115 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263737115 2021.05.17 18:02:17)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263737201 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263737201 2021.05.17 18:02:17)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 3963          1621263737306 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263737306 2021.05.17 18:02:17)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(1)(0)(2)(3))(_sensitivity(1)(6)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263748361 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263748361 2021.05.17 18:02:28)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263748446 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263748446 2021.05.17 18:02:28)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263748536 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263748536 2021.05.17 18:02:28)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 3963          1621263748634 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263748633 2021.05.17 18:02:28)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(3)(2)(1)(0))(_sensitivity(3)(2)(1)(6)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263757484 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263757484 2021.05.17 18:02:37)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263757564 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263757563 2021.05.17 18:02:37)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263757652 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263757651 2021.05.17 18:02:37)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621263757738 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263757737 2021.05.17 18:02:37)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621263757817 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263757816 2021.05.17 18:02:37)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(1)(0)(2)(3))(_sensitivity(1)(0)(2)(3)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621263799080 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621263799080 2021.05.17 18:03:19)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621263799161 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621263799161 2021.05.17 18:03:19)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621263799246 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621263799246 2021.05.17 18:03:19)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621263799333 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263799332 2021.05.17 18:03:19)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621263799411 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621263799410 2021.05.17 18:03:19)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(3)(2)(1)(0))(_sensitivity(3)(6)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 1373          1621263913263 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621263913262 2021.05.17 18:05:13)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 1373          1621264002668 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264002667 2021.05.17 18:06:42)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264003664 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264003664 2021.05.17 18:06:43)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264003745 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264003745 2021.05.17 18:06:43)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264003830 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264003829 2021.05.17 18:06:43)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264003913 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264003912 2021.05.17 18:06:43)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264003994 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264003993 2021.05.17 18:06:43)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(2)(1)(3)(0))(_sensitivity(2)(1)(6)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264086798 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264086798 2021.05.17 18:08:06)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264086883 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264086882 2021.05.17 18:08:06)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264086968 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264086968 2021.05.17 18:08:06)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264087055 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264087054 2021.05.17 18:08:07)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264087133 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264087133 2021.05.17 18:08:07)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(1)(3)(2)(0))(_sensitivity(1)(6)(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264239823 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264239822 2021.05.17 18:10:39)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264239905 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264239905 2021.05.17 18:10:39)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264239992 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264239991 2021.05.17 18:10:39)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264240076 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264240075 2021.05.17 18:10:40)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264240157 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264240156 2021.05.17 18:10:40)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(3)(0)(2)(1))(_sensitivity(3)(0)(2)(6)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264391792 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264391792 2021.05.17 18:13:11)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264391888 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264391887 2021.05.17 18:13:11)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264391971 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264391970 2021.05.17 18:13:11)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 3963          1621264392073 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264392073 2021.05.17 18:13:12)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(0)(2)(3)(1))(_sensitivity(0)(6)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264395787 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264395786 2021.05.17 18:13:15)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264395873 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264395872 2021.05.17 18:13:15)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264395963 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264395963 2021.05.17 18:13:15)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264396049 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264396048 2021.05.17 18:13:16)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264396128 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264396127 2021.05.17 18:13:16)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(3)(1)(0)(2))(_sensitivity(3)(1)(0)(2)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264441621 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264441620 2021.05.17 18:14:01)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264441704 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264441703 2021.05.17 18:14:01)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264441788 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264441787 2021.05.17 18:14:01)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264441871 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264441870 2021.05.17 18:14:01)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264441949 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264441948 2021.05.17 18:14:01)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2)(1)(0)(3)(12))(_sensitivity(2)(6)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264465297 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264465297 2021.05.17 18:14:25)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264465378 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264465378 2021.05.17 18:14:25)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264465462 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264465461 2021.05.17 18:14:25)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264465546 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264465545 2021.05.17 18:14:25)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264465623 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264465622 2021.05.17 18:14:25)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3)(1)(0)(2)(12))(_sensitivity(3)(1)(0)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264499296 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264499295 2021.05.17 18:14:59)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264499385 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264499384 2021.05.17 18:14:59)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264499477 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264499477 2021.05.17 18:14:59)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264499563 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264499562 2021.05.17 18:14:59)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264499640 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264499639 2021.05.17 18:14:59)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(2)(0)(1)(3))(_sensitivity(2)(0)(1)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264603793 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264603792 2021.05.17 18:16:43)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264603879 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264603878 2021.05.17 18:16:43)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264603966 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264603965 2021.05.17 18:16:43)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264604056 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264604055 2021.05.17 18:16:44)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264604135 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264604134 2021.05.17 18:16:44)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(1)(0)(2)(3))(_sensitivity(1)(0)(2)(6)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264702478 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264702478 2021.05.17 18:18:22)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264702561 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264702561 2021.05.17 18:18:22)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264702652 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264702652 2021.05.17 18:18:22)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264702736 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264702735 2021.05.17 18:18:22)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264702819 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264702819 2021.05.17 18:18:22)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(1)(2)(3)(0))(_sensitivity(1)(2)(3)(6)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264787462 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264787462 2021.05.17 18:19:47)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264787546 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264787545 2021.05.17 18:19:47)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264787633 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264787632 2021.05.17 18:19:47)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264787721 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264787721 2021.05.17 18:19:47)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264787799 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264787798 2021.05.17 18:19:47)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2)(3)(1)(0)(12))(_sensitivity(2)(3)(1)(6)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264809633 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264809633 2021.05.17 18:20:09)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264809717 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264809716 2021.05.17 18:20:09)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264809802 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264809801 2021.05.17 18:20:09)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264809886 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264809885 2021.05.17 18:20:09)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264809964 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264809964 2021.05.17 18:20:09)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(1)(0)(2)(3)(12))(_sensitivity(1)(0)(6)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264853169 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264853168 2021.05.17 18:20:53)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264853251 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264853250 2021.05.17 18:20:53)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264853334 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264853333 2021.05.17 18:20:53)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264853421 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264853420 2021.05.17 18:20:53)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264853500 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264853499 2021.05.17 18:20:53)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(2)(1)(3)(0))(_sensitivity(6)(2)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621264882701 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621264882700 2021.05.17 18:21:22)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621264882782 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621264882782 2021.05.17 18:21:22)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621264882871 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621264882870 2021.05.17 18:21:22)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621264882956 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621264882955 2021.05.17 18:21:22)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621264883035 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621264883035 2021.05.17 18:21:23)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(3)(0)(1)(2))(_sensitivity(3)(0)(1)(2)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621269060186 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621269060186 2021.05.17 19:31:00)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621269060270 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621269060269 2021.05.17 19:31:00)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621269060355 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621269060355 2021.05.17 19:31:00)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621269060443 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621269060442 2021.05.17 19:31:00)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621269060523 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621269060522 2021.05.17 19:31:00)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 51 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 52 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 53 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12)(3)(0)(1)(2))(_sensitivity(3)(0)(1)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621495585487 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621495585486 2021.05.20 10:26:25)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621495585618 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621495585617 2021.05.20 10:26:25)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621495585703 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621495585702 2021.05.20 10:26:25)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621495585787 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621495585786 2021.05.20 10:26:25)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3963          1621495585881 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621495585880 2021.05.20 10:26:25)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 52 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 53 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 54 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3)(0)(1)(2)(12))(_sensitivity(3)(6)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
I 000051 55 752           1621495611251 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621495611250 2021.05.20 10:26:51)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
I 000050 55 859           1621495611336 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621495611335 2021.05.20 10:26:51)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
I 000045 55 1166          1621495611420 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621495611419 2021.05.20 10:26:51)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
I 000052 55 1373          1621495611499 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621495611498 2021.05.20 10:26:51)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
I 000052 55 3951          1621495611586 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621495611586 2021.05.20 10:26:51)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 47 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 48 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 49 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12))(_sensitivity(1)(6)(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
V 000051 55 752           1621500424106 behavioral
(_unit VHDL (reset 0 6 (behavioral 0 11 ))
  (_version v33)
  (_time 1621500424105 2021.05.20 11:47:04)
  (_source (\./src/Reset.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136361)
    (_use )
  )
  (_object
    (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RMR ~extSTD.STANDARD.BIT 0 8 (_entity (_inout ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioral 1 -1
  )
)
V 000050 55 859           1621500424230 behaviour
(_unit VHDL (stil 0 5 (behaviour 0 12 ))
  (_version v33)
  (_time 1621500424230 2021.05.20 11:47:04)
  (_source (\./src/Stil.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136444)
    (_use )
  )
  (_object
    (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ((i 0))))))
    (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behaviour 1 -1
  )
)
V 000045 55 1166          1621500424317 data
(_unit VHDL (suma 0 6 (data 0 11 ))
  (_version v33)
  (_time 1621500424317 2021.05.20 11:47:04)
  (_source (\./src/Suma.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136527)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RRM ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ((i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . data 1 -1
  )
)
V 000052 55 1373          1621500424409 behavioural
(_unit VHDL (dat 0 6 (behavioural 0 12 ))
  (_version v33)
  (_time 1621500424408 2021.05.20 11:47:04)
  (_source (\./src/Rest.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136610)
    (_use )
  )
  (_component
    (reset
      (_object
        (_port (_internal S1 ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
        (_port (_internal RMR ~extSTD.STANDARD.BIT 0 16 (_entity (_inout ))))
      )
    )
  )
  (_instantiation Reset_f 0 20 (_component reset )
    (_port
      ((S1)(S2))
      ((RMR)(RM_1))
    )
    (_use (_entity . reset)
    )
  )
  (_object
    (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal ress ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ((i 0))))))
    (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . behavioural 1 -1
  )
)
V 000052 55 3951          1621500424496 behavioural
(_unit VHDL (tonomat 0 5 (behavioural 0 14 ))
  (_version v33)
  (_time 1621500424496 2021.05.20 11:47:04)
  (_source (\./src/Tonomat.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1621263136692)
    (_use )
  )
  (_component
    (Suma
      (_object
        (_port (_internal A ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal RRM ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal S ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ((i 0))))))
      )
    )
    (dat
      (_object
        (_port (_internal S2 ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal RM_1 ~extSTD.STANDARD.BIT 0 25 (_entity (_inout ))))
        (_port (_internal ress ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Rest1 ~extSTD.STANDARD.INTEGER 0 26 (_entity (_out ))))
        (_port (_internal Eliberare ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (stil
      (_object
        (_port (_internal Rest3 ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal BB50 ~extSTD.STANDARD.INTEGER 0 32 (_entity (_out ))))
        (_port (_internal BB10 ~extSTD.STANDARD.INTEGER 0 33 (_entity (_out ))))
        (_port (_internal BB5 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Suma_f 0 47 (_component Suma )
    (_port
      ((A)(A))
      ((D)(f4))
      ((RRM)(RM))
      ((S)(S_f))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation Rest_f 0 48 (_component dat )
    (_port
      ((S2)(S_f))
      ((RM_1)(res))
      ((ress)(RM))
      ((Rest1)(Rest))
      ((Eliberare)(Eliberare_Cola))
    )
    (_use (_entity . dat)
    )
  )
  (_instantiation Rest_Alege 0 49 (_component stil )
    (_port
      ((Rest3)(Rest))
      ((BB50)(B50))
      ((BB10)(B10))
      ((BB5)(B5))
    )
    (_use (_entity . stil)
    )
  )
  (_object
    (_port (_internal f0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f3 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal f4 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_inout ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 6 (_entity (_inout ((i 0))))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Rest ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ((i 0))))))
    (_port (_internal Eliberare_Cola ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_port (_internal B50 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ((i 0))))))
    (_port (_internal B10 ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ((i 0))))))
    (_port (_internal B5 ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ((i 0))))))
    (_signal (_internal A ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal S_f ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
    (_signal (_internal res ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(12))(_sensitivity(2)(6)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . behavioural 1 -1
  )
)
