#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 19 22:17:53 2021
# Process ID: 10104
# Current directory: C:/Users/pskon/Workbench_repo/testingAssignment5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25984 C:\Users\pskon\Workbench_repo\testingAssignment5\testingAssignment5.xpr
# Log file: C:/Users/pskon/Workbench_repo/testingAssignment5/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/testingAssignment5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_6bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_6bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_comp
INFO: [VRFC 10-311] analyzing module six_bit_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_6bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_6bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_6bit_tb_behav xil_defaultlib.comp_6bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_bit_comp
Compiling module xil_defaultlib.six_bit_comp
Compiling module xil_defaultlib.comp_6bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comp_6bit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim/xsim.dir/comp_6bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 19 22:59:31 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comp_6bit_tb_behav -key {Behavioral:sim_1:Functional:comp_6bit_tb} -tclbatch {comp_6bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comp_6bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comp_6bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 789.184 ; gain = 17.184
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_6bit_tb.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_5bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_5bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5_bit
ERROR: [VRFC 10-2989] 'a' is not declared [C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:33]
ERROR: [VRFC 10-2989] 'a' is not declared [C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:34]
ERROR: [VRFC 10-2989] 'a' is not declared [C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:35]
ERROR: [VRFC 10-2865] module 'comp_5_bit' ignored due to previous errors [C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/pskon/Workbench_repo/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 23:13:19 2021...
