<stg><name>mars_kernel_0_2_node_0_stage_0</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %p_in_kk_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_in_kk_0_read

]]></Node>
<StgValue><ssdm name="p_in_kk_0_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:1 %exec_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %exec

]]></Node>
<StgValue><ssdm name="exec_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:2 %kk_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kk

]]></Node>
<StgValue><ssdm name="kk_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
._crit_edge:3 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %kk_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exec_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:4 %zext_ln32 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:5 %select_ln32 = select i1 %exec_read, i32 %zext_ln32, i32 %p_in_kk_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:6 %ret_ln35 = ret i32 %select_ln32

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
