

================================================================
== Vivado HLS Report for 'shift_reg_template'
================================================================
* Date:           Thu Apr  8 07:05:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns |   0 ns   |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        -|      -|     345|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     345|    108|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_return_0   |   9|          2|    8|         16|
    |ap_return_1   |   9|          2|    8|         16|
    |ap_return_10  |   9|          2|   32|         64|
    |ap_return_11  |   9|          2|   32|         64|
    |ap_return_2   |   9|          2|    8|         16|
    |ap_return_3   |   9|          2|    8|         16|
    |ap_return_4   |   9|          2|    8|         16|
    |ap_return_5   |   9|          2|    8|         16|
    |ap_return_6   |   9|          2|    8|         16|
    |ap_return_7   |   9|          2|    8|         16|
    |ap_return_8   |   9|          2|   32|         64|
    |ap_return_9   |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         | 108|         24|  192|        384|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_return_0_preg   |   8|   0|    8|          0|
    |ap_return_10_preg  |  32|   0|   32|          0|
    |ap_return_11_preg  |  32|   0|   32|          0|
    |ap_return_1_preg   |   8|   0|    8|          0|
    |ap_return_2_preg   |   8|   0|    8|          0|
    |ap_return_3_preg   |   8|   0|    8|          0|
    |ap_return_4_preg   |   8|   0|    8|          0|
    |ap_return_5_preg   |   8|   0|    8|          0|
    |ap_return_6_preg   |   8|   0|    8|          0|
    |ap_return_7_preg   |   8|   0|    8|          0|
    |ap_return_8_preg   |  32|   0|   32|          0|
    |ap_return_9_preg   |  32|   0|   32|          0|
    |regs_0             |  32|   0|   32|          0|
    |regs_1             |  32|   0|   32|          0|
    |regs_2             |  32|   0|   32|          0|
    |regs_9_0           |   8|   0|    8|          0|
    |regs_9_1           |   8|   0|    8|          0|
    |regs_9_2           |   8|   0|    8|          0|
    |regs_9_3           |   8|   0|    8|          0|
    |regs_9_4           |   8|   0|    8|          0|
    |regs_9_5           |   8|   0|    8|          0|
    |regs_9_6           |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 345|   0|  345|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_start      |  in |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_done       | out |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_idle       | out |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_ready      | out |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_0   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_1   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_2   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_3   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_4   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_5   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_6   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_7   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_8   | out |   32| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_9   | out |   32| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_10  | out |   32| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_11  | out |   32| ap_ctrl_hs | shift_reg_template | return value |
|din0          |  in |    8|   ap_none  |        din0        |    scalar    |
|din1          |  in |   32|   ap_none  |        din1        |    scalar    |
+--------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%din1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din1)" [Shift_Register/shift_reg_template.cpp:4]   --->   Operation 2 'read' 'din1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%din0_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din0)" [Shift_Register/shift_reg_template.cpp:4]   --->   Operation 3 'read' 'din0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%regs_9_6_load = load i8* @regs_9_6, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 4 'load' 'regs_9_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%regs_9_5_load = load i8* @regs_9_5, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 5 'load' 'regs_9_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "store i8 %regs_9_5_load, i8* @regs_9_6, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 6 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%regs_9_4_load = load i8* @regs_9_4, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 7 'load' 'regs_9_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store i8 %regs_9_4_load, i8* @regs_9_5, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 8 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%regs_9_3_load = load i8* @regs_9_3, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 9 'load' 'regs_9_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store i8 %regs_9_3_load, i8* @regs_9_4, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%regs_9_2_load = load i8* @regs_9_2, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 11 'load' 'regs_9_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i8 %regs_9_2_load, i8* @regs_9_3, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%regs_9_1_load = load i8* @regs_9_1, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 13 'load' 'regs_9_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i8 %regs_9_1_load, i8* @regs_9_2, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%regs_9_0_load = load i8* @regs_9_0, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 15 'load' 'regs_9_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i8 %regs_9_0_load, i8* @regs_9_1, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i8 %din0_read, i8* @regs_9_0, align 1" [Shift_Register/shift_reg_tmpl.h:13->Shift_Register/shift_reg_template.cpp:10]   --->   Operation 17 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%regs_2_load = load i32* @regs_2, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:11]   --->   Operation 18 'load' 'regs_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%regs_1_load = load i32* @regs_1, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:11]   --->   Operation 19 'load' 'regs_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "store i32 %regs_1_load, i32* @regs_2, align 8" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:11]   --->   Operation 20 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%regs_0_load = load i32* @regs_0, align 16" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:11]   --->   Operation 21 'load' 'regs_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "store i32 %regs_0_load, i32* @regs_1, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:11]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "store i32 %din1_read, i32* @regs_0, align 16" [Shift_Register/shift_reg_tmpl.h:13->Shift_Register/shift_reg_template.cpp:11]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } undef, i8 %din0_read, 0" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 24 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv, i8 %regs_9_0_load, 1" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 25 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_1, i8 %regs_9_1_load, 2" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 26 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_2, i8 %regs_9_2_load, 3" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 27 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_3, i8 %regs_9_3_load, 4" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 28 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_4, i8 %regs_9_4_load, 5" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 29 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_5, i8 %regs_9_5_load, 6" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 30 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_6, i8 %regs_9_6_load, 7" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 31 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_7, i32 %din1_read, 8" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 32 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_8, i32 %regs_0_load, 9" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 33 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_9, i32 %regs_1_load, 10" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 34 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_s, i32 %regs_2_load, 11" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 35 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32 } %mrv_10" [Shift_Register/shift_reg_template.cpp:12]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_9_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_9_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_9_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_9_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_9_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_9_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_9_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
din1_read     (read       ) [ 00]
din0_read     (read       ) [ 00]
regs_9_6_load (load       ) [ 00]
regs_9_5_load (load       ) [ 00]
store_ln15    (store      ) [ 00]
regs_9_4_load (load       ) [ 00]
store_ln15    (store      ) [ 00]
regs_9_3_load (load       ) [ 00]
store_ln15    (store      ) [ 00]
regs_9_2_load (load       ) [ 00]
store_ln15    (store      ) [ 00]
regs_9_1_load (load       ) [ 00]
store_ln15    (store      ) [ 00]
regs_9_0_load (load       ) [ 00]
store_ln15    (store      ) [ 00]
store_ln13    (store      ) [ 00]
regs_2_load   (load       ) [ 00]
regs_1_load   (load       ) [ 00]
store_ln15    (store      ) [ 00]
regs_0_load   (load       ) [ 00]
store_ln15    (store      ) [ 00]
store_ln13    (store      ) [ 00]
mrv           (insertvalue) [ 00]
mrv_1         (insertvalue) [ 00]
mrv_2         (insertvalue) [ 00]
mrv_3         (insertvalue) [ 00]
mrv_4         (insertvalue) [ 00]
mrv_5         (insertvalue) [ 00]
mrv_6         (insertvalue) [ 00]
mrv_7         (insertvalue) [ 00]
mrv_8         (insertvalue) [ 00]
mrv_9         (insertvalue) [ 00]
mrv_s         (insertvalue) [ 00]
mrv_10        (insertvalue) [ 00]
ret_ln12      (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regs_9_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_9_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regs_9_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_9_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regs_9_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_9_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regs_9_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_9_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regs_9_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_9_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regs_9_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_9_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regs_9_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_9_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regs_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regs_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regs_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="din1_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din1_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="din0_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din0_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="regs_9_6_load_load_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_9_6_load/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="regs_9_5_load_load_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_9_5_load/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln15_store_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="regs_9_4_load_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_9_4_load/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln15_store_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="regs_9_3_load_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_9_3_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln15_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="regs_9_2_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_9_2_load/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln15_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="regs_9_1_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_9_1_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln15_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="regs_9_0_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_9_0_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln15_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln13_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="regs_2_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_2_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="regs_1_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_1_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln15_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="regs_0_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_0_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln15_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln13_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mrv_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="192" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mrv_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="192" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mrv_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="192" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mrv_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="192" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="192" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="192" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="192" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mrv_7_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="192" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mrv_8_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="192" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mrv_9_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="192" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mrv_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="192" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mrv_10_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="192" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="24" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="26" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="30" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="36" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="96" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="86" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="76" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="66" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="56" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="46" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="42" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="30" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="126" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="116" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="112" pin="1"/><net_sink comp="208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regs_9_6 | {1 }
	Port: regs_9_5 | {1 }
	Port: regs_9_4 | {1 }
	Port: regs_9_3 | {1 }
	Port: regs_9_2 | {1 }
	Port: regs_9_1 | {1 }
	Port: regs_9_0 | {1 }
	Port: regs_2 | {1 }
	Port: regs_1 | {1 }
	Port: regs_0 | {1 }
 - Input state : 
	Port: shift_reg_template : din0 | {1 }
	Port: shift_reg_template : din1 | {1 }
	Port: shift_reg_template : regs_9_6 | {1 }
	Port: shift_reg_template : regs_9_5 | {1 }
	Port: shift_reg_template : regs_9_4 | {1 }
	Port: shift_reg_template : regs_9_3 | {1 }
	Port: shift_reg_template : regs_9_2 | {1 }
	Port: shift_reg_template : regs_9_1 | {1 }
	Port: shift_reg_template : regs_9_0 | {1 }
	Port: shift_reg_template : regs_2 | {1 }
	Port: shift_reg_template : regs_1 | {1 }
	Port: shift_reg_template : regs_0 | {1 }
  - Chain level:
	State 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_s : 10
		mrv_10 : 11
		ret_ln12 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | din1_read_read_fu_30 |
|          | din0_read_read_fu_36 |
|----------|----------------------|
|          |      mrv_fu_142      |
|          |     mrv_1_fu_148     |
|          |     mrv_2_fu_154     |
|          |     mrv_3_fu_160     |
|          |     mrv_4_fu_166     |
|insertvalue|     mrv_5_fu_172     |
|          |     mrv_6_fu_178     |
|          |     mrv_7_fu_184     |
|          |     mrv_8_fu_190     |
|          |     mrv_9_fu_196     |
|          |     mrv_s_fu_202     |
|          |     mrv_10_fu_208    |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
