Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o T:/first_lab2/test_x74_isim_beh.exe -prj T:/first_lab2/test_x74_beh.prj work.test_x74 work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "T:/first_lab2/x74_194.v" into library work
Analyzing Verilog file "T:/first_lab2/test_x74.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105112 KB
Fuse CPU Usage: 186 ms
Compiling module x74_194
Compiling module test_x74
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable T:/first_lab2/test_x74_isim_beh.exe
Fuse Memory Usage: 109704 KB
Fuse CPU Usage: 202 ms
