Loading realTime.tcl:Loading realTime.tcl: log(realTime.log.00 realTime.cmd.00) prompt utils config sdc cli commands dir
Loading FPGA commands> source /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/fpga_tcl/commands.tcl

info:    started RealTime Designer 9.3-p253 (built on: Wed Aug 11 18:33:58 PDT 2010) on Tue Mar 15 04:37:34 2011  [LIC-100]
info:    running pid 28237/28245 on ece001.ece.cmu.edu (x86_64/Linux-2.6.27.29-0.1-default)  [LIC-101]
> source /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/common_vhdl.tcl
> source /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/core.tcl
> disable_message LIB-100
> disable_message LIB-117
> disable_message LIB-125
> disable_message NL-120
> disable_message LIB-114
> disable_message LIB-106
> disable_message LIB-200
> read_library /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/XILINX.lib
> read_library /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unisim_comp.lib
> set_parameter areaOptMergePartitions true
info:    Parameter 'areaOptMergePartitions' set to 'true'  [PARAM-104]
> set_parameter genomeArea 25000
info:    Parameter 'genomeArea' set to '25000'  [PARAM-104]
> set_parameter extractSynchronousSetReset true
info:    Parameter 'extractSynchronousSetReset' set to 'true'  [PARAM-104]
> set_parameter extractEnableFromAssign true
info:    Parameter 'extractEnableFromAssign' set to 'true'  [PARAM-104]
> set_parameter shareDatapathInElaborate true
info:    Parameter 'shareDatapathInElaborate' set to 'true'  [PARAM-104]
> set_parameter datapathMergeMultiplierInCSA false
info:    Parameter 'datapathMergeMultiplierInCSA' set to 'false'  [PARAM-104]
> set_parameter replaceUndriven 0
info:    Parameter 'replaceUndriven' set to '0'  [PARAM-104]
> set_parameter extractLatchEnablesFirst true
info:    Parameter 'extractLatchEnablesFirst' set to 'true'  [PARAM-104]
> set_parameter dissolveMergeNamesSeparator /
info:    Parameter 'dissolveMergeNamesSeparator' set to '/'  [PARAM-104]
> set_parameter max_loop_limit 8192
info:    Parameter 'max_loop_limit' set to '8192'  [PARAM-104]
> set_parameter inferBinaryMux true
info:    Parameter 'inferBinaryMux' set to 'true'  [PARAM-104]
> set_parameter inferSignInv true
info:    Parameter 'inferSignInv' set to 'true'  [PARAM-104]
> set_parameter inferAddSub true
info:    Parameter 'inferAddSub' set to 'true'  [PARAM-104]
> set_parameter inferCounter true
info:    Parameter 'inferCounter' set to 'true'  [PARAM-104]
> set_parameter inferRom true
info:    Parameter 'inferRom' set to 'true'  [PARAM-104]
> set_parameter pushRamOps true
info:    Parameter 'pushRamOps' set to 'true'  [PARAM-104]
> set_parameter prepRams true
info:    Parameter 'prepRams' set to 'true'  [PARAM-104]
> set_parameter optimizeMemoryPorts true
info:    Parameter 'optimizeMemoryPorts' set to 'true'  [PARAM-104]
> set_parameter dissolveMemory 1
info:    Parameter 'dissolveMemory' set to '1'  [PARAM-104]
> set_parameter inferMemoryIfTotalBitsMoreThan 16383
info:    Parameter 'inferMemoryIfTotalBitsMoreThan' set to '16383'  [PARAM-104]
> set_parameter adjustMemoryIndex 0
info:    Parameter 'adjustMemoryIndex' set to '0'  [PARAM-104]
> set_parameter romLutToGates true
info:    Parameter 'romLutToGates' set to 'true'  [PARAM-104]
> set_parameter prepDsps true
info:    Parameter 'prepDsps' set to 'true'  [PARAM-104]
> set_parameter recognizeDsps true
info:    Parameter 'recognizeDsps' set to 'true'  [PARAM-104]
> set_parameter convertLoopToLatch true
info:    Parameter 'convertLoopToLatch' set to 'true'  [PARAM-104]
> set_parameter DspDebugLevel 1
info:    Parameter 'DspDebugLevel' set to '1'  [PARAM-104]
> set_parameter DspPreInferRegister false
info:    Parameter 'DspPreInferRegister' set to 'false'  [PARAM-104]
> set_parameter DspFlattenBeforeReinfer true
info:    Parameter 'DspFlattenBeforeReinfer' set to 'true'  [PARAM-104]
> set_parameter simplifySignExtension true
info:    Parameter 'simplifySignExtension' set to 'true'  [PARAM-104]
> set_parameter retimeLogicForRegisterInference true
info:    Parameter 'retimeLogicForRegisterInference' set to 'true'  [PARAM-104]
> set_parameter dspResource -1
info:    Parameter 'dspResource' set to '-1'  [PARAM-104]
> set_parameter doDSPResourceManagement true
info:    Parameter 'doDSPResourceManagement' set to 'true'  [PARAM-104]
> set_parameter avoidAssigns 2
info:    Parameter 'avoidAssigns' set to '2'  [PARAM-104]
> set_parameter optimizeSteps GAU
info:    Parameter 'optimizeSteps' set to 'GAU'  [PARAM-104]
> set_parameter enableTristateToMux true
info:    Parameter 'enableTristateToMux' set to 'true'  [PARAM-104]
> set_parameter finalCleanupUndriven true
info:    Parameter 'finalCleanupUndriven' set to 'true'  [PARAM-104]
> set_parameter inferMuxPart true
info:    Parameter 'inferMuxPart' set to 'true'  [PARAM-104]
> set_parameter inferRegPart true
info:    Parameter 'inferRegPart' set to 'true'  [PARAM-104]
> set_parameter muxMapLevel 3
info:    Parameter 'muxMapLevel' set to '3'  [PARAM-104]
> set_parameter recodeMuxes true
info:    Parameter 'recodeMuxes' set to 'true'  [PARAM-104]
> set_parameter muxDecompInElaborate false
info:    Parameter 'muxDecompInElaborate' set to 'false'  [PARAM-104]
> set_parameter reinferMuxLevel 3
info:    Parameter 'reinferMuxLevel' set to '3'  [PARAM-104]
> set_parameter reinferMuxWidthThreshold 8
info:    Parameter 'reinferMuxWidthThreshold' set to '8'  [PARAM-104]
> set_parameter convUMinusToAdder true
info:    Parameter 'convUMinusToAdder' set to 'true'  [PARAM-104]
> set_parameter transformUminus 3
info:    Parameter 'transformUminus' set to '3'  [PARAM-104]
> set_parameter shareDatapathUminus false
info:    Parameter 'shareDatapathUminus' set to 'false'  [PARAM-104]
> set_parameter cellOverridesModule true
info:    Parameter 'cellOverridesModule' set to 'true'  [PARAM-104]
> set_parameter dissolveMergeNamesToDfg true
info:    Parameter 'dissolveMergeNamesToDfg' set to 'true'  [PARAM-104]
> set_parameter useAbcMapping true
info:    Parameter 'useAbcMapping' set to 'true'  [PARAM-104]
> set_parameter disableAbc true
info:    Parameter 'disableAbc' set to 'true'  [PARAM-104]
> set_parameter romLutToGates false
info:    Parameter 'romLutToGates' set to 'false'  [PARAM-104]
> set_parameter datapathAddThreshold 14
info:    Parameter 'datapathAddThreshold' set to '14'  [PARAM-104]
> set_parameter datapathComparatorThreshold 14
info:    Parameter 'datapathComparatorThreshold' set to '14'  [PARAM-104]
> set_parameter datapathEqThreshold 14
info:    Parameter 'datapathEqThreshold' set to '14'  [PARAM-104]
> set_parameter allowHillClimb false
info:    Parameter 'allowHillClimb' set to 'false'  [PARAM-104]
> set_parameter collapseMuxChain 1
info:    Parameter 'collapseMuxChain' set to '1'  [PARAM-104]
> set_parameter forceExtractGenerateGenomes 1000
info:    Parameter 'forceExtractGenerateGenomes' set to '1000'  [PARAM-104]
> set_parameter decloneMultiDriverRegisters false
info:    Parameter 'decloneMultiDriverRegisters' set to 'false'  [PARAM-104]
> set_parameter lutPairBeforeUniquify true
info:    Parameter 'lutPairBeforeUniquify' set to 'true'  [PARAM-104]
> set_parameter vhdlDeferReadUntilElab true
info:    Parameter 'vhdlDeferReadUntilElab' set to 'true'  [PARAM-104]
> read_vhdl -lib UNISIM /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unisim_VCOMP.vhd
> source /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/unimacro_vhdl.tcl
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/unimacro_VCOMP.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/ADDMACC_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/ADDSUB_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/BRAM_SDP_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/BRAM_SINGLE_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/BRAM_TDP_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/COUNTER_LOAD_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/COUNTER_TC_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/EQ_COMPARE_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/FIFO_DUALCLOCK_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/FIFO_SYNC_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/MACC_MACRO.vhd
> read_vhdl -lib UNIMACRO /afs/ece/support/xilinx/xilinx.release/synth/prep/rdi/synthesis/data/unimacro/MULT_MACRO.vhd
> read_verilog -sv {
myFSM0.sv
}
> set_parameter inferMuxPart false
info:    Parameter 'inferMuxPart' set to 'false'  [PARAM-104]
> set_parameter recognizeDsps false
info:    Parameter 'recognizeDsps' set to 'false'  [PARAM-104]
> synthesize -module top
starting synthesize at 00:00:01(cpu)/0:00:04(wall) 34MB(vsz)
warning: cell BUF does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell LOOPBUF does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell IBUF does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell OBUF does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell OBUFT does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell IOBUF does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell tricell does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell INV does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell MUX1 does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
warning: cell LUT5 does not have physical information - using area from Liberty and assuming Liberty area unit of 1 sq um  [NL-134]
-------> Message [NL-134] suppressed 1107 times
info:    synthesizing module 'top' ((myFSM0.sv:74)[7])  [VLOG-400]
info:    synthesizing module 'myFSM0' ((myFSM0.sv:1)[7])  [VLOG-400]
info:    synthesizing module 'dff' ((myFSM0.sv:63)[7])  [VLOG-400]
info:    done synthesizing module 'dff' (1#3) ((myFSM0.sv:63)[7])  [VLOG-401]
info:    inferred (4 x 7) decoder from 11 constant equalities ((myFSM0.sv:12)[50], (myFSM0.sv:18)[54], (myFSM0.sv:18)[67], (myFSM0.sv:18)[80], (myFSM0.sv:18)[93], (myFSM0.sv:18)[106], (myFSM0.sv:23)[53], (myFSM0.sv:29)[54], (myFSM0.sv:29)[67], (myFSM0.sv:29)[80], (myFSM0.sv:34)[55])  [SYN-106]
warning: always_comb on 'c_move_reg' did not result in combinational logic ((myFSM0.sv:49)[15], (myFSM0.sv:51)[13], (myFSM0.sv:53)[14], (myFSM0.sv:55)[15], (myFSM0.sv:57)[15], (myFSM0.sv:59)[13])  [SYN-112]
warning: infering latch for variable 'c_move_reg' ((myFSM0.sv:49)[15], (myFSM0.sv:51)[13], (myFSM0.sv:53)[14], (myFSM0.sv:55)[15], (myFSM0.sv:57)[15], (myFSM0.sv:59)[13])  [VLOG-566]
info:    done synthesizing module 'myFSM0' (2#3) ((myFSM0.sv:1)[7])  [VLOG-401]
info:    done synthesizing module 'top' (3#3) ((myFSM0.sv:74)[7])  [VLOG-401]
finished synthesize at 00:00:02(cpu)/0:00:06(wall) 39MB(vsz)
> source /afs/ece/class/ece240/lib/sp3.tcl
> get_parameter elaborateOnly
after loading device timing info - CPU:00:00:02    WALL:00:07    MEM:165 m 
> reinfer -multi_insts
info:    dissolving instance 'fsm/ff2' of module 'dff' in module 'myFSM0'  [NL-146]
info:    dissolving instance 'fsm/ff1' of module 'dff' in module 'myFSM0'  [NL-146]
info:    dissolving instance 'fsm/ff0' of module 'dff' in module 'myFSM0'  [NL-146]
> fpga_flatten -merge_partitions false
info:    dissolving instance 'fsm' of module 'myFSM0' in module 'top'  [NL-146]
> reinfer 
> set_parameter maxDissolveSize 5000
info:    Parameter 'maxDissolveSize' set to '5000'  [PARAM-104]
> fpga_flatten -merge_partitions false
> undo_simple_enable 
> constprop 
> set_parameter enableLutMapping false
info:    Parameter 'enableLutMapping' set to 'false'  [PARAM-104]
> set_parameter disableAbc false
info:    Parameter 'disableAbc' set to 'false'  [PARAM-104]
> optimize -area
starting optimize at 00:00:02(cpu)/0:00:07(wall) 40MB(vsz)
finished optimize at 00:00:02(cpu)/0:00:07(wall) 40MB(vsz)
> set_parameter disableAbc true
info:    Parameter 'disableAbc' set to 'true'  [PARAM-104]
after optimize area - CPU:00:00:02    WALL:00:07    MEM:166 m 
> get_parameter SDCFile
> set_parameter abcOptScript {resyn2;fpga -K 0; sweep;}
info:    Parameter 'abcOptScript' set to 'resyn2;fpga -K %d; sweep;'  [PARAM-104]
> set_parameter mapFlowOption 17
info:    Parameter 'mapFlowOption' set to '17'  [PARAM-104]
after optimize timing 1 - CPU:00:00:02    WALL:00:08    MEM:166 m 
> set_parameter enableLutMapping true
info:    Parameter 'enableLutMapping' set to 'true'  [PARAM-104]
> set_parameter flattenRemoveDfg true
info:    Parameter 'flattenRemoveDfg' set to 'true'  [PARAM-104]
> fpga_flatten 
> set_parameter useAbcMapping true
info:    Parameter 'useAbcMapping' set to 'true'  [PARAM-104]
> set_parameter disableAbc false
info:    Parameter 'disableAbc' set to 'false'  [PARAM-104]
> set_parameter lutSize 4
info:    Parameter 'lutSize' set to '4'  [PARAM-104]
> lut_map 
> set_parameter disableAbc true
info:    Parameter 'disableAbc' set to 'true'  [PARAM-104]
> cleanup_netlist post_map
after techmap - CPU:00:00:02    WALL:00:08    MEM:166 m 
> report_rtl_partitions 
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------
> report_blackboxes 
Report BlackBox: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
> report_cells 
Report Cell: 
-----+----+----+-----
     |Cell|Type|Count
-----+----+----+-----
-----+----+----+-----
> report_area 
Report Instance Area: 
-----+--------+-----
     |Instance|Cells
-----+--------+-----
-----+--------+-----
> report_design_metrics 
Report Design Metrics: 
-----------------------+---
                       |   
-----------------------+---
Design Name            |top
  Total Instances      |  0
    Macros             |  0
    Pads               |  0
    Phys Only          |  0
    Blackboxes         |  0
    Cells              |  0
      Buffers/Inverters|  0
      Combinational    |  0
      Latches          |  0
      Registers        |  0
        Load-Enabled   |  0
        Clock-Gated    |  0
  Tristate Pin Count   |  0
  Bidir Pin Count      |  0
  Unconnected Drivers  |  0
  Undriven Nets        |  0
  Multidriven Nets     |  0
-----------------------+---
> report_clocks 
warning: design 'top' has no timing constraints  [TA-118]
Report Clock: 
-----+-----+--+---+------+-----------+----------+-------+------
     |Clock|WS|TNS|Period|Uncertainty|Transition|Latency|Master
-----+-----+--+---+------+-----------+----------+-------+------
-----+-----+--+---+------+-----------+----------+-------+------
> report_timing -net -max_paths 1
after report  - CPU:00:00:02    WALL:00:09    MEM:166 m 
> set_parameter maxDissolveSize 1000000
info:    Parameter 'maxDissolveSize' set to '1000000'  [PARAM-104]
Top module _50f256ef_p_NRealModS
Gen Dissolve 
> fpga_flatten 
> insert_io 
> write_edif top.edf
after netlist  - CPU:00:00:02    WALL:00:10    MEM:166 m 
