/home/rxc1028/digicdesign/project/relu_model/testbench.vhd {2 {vcom -work work -2002 -explicit -novopt /home/rxc1028/digicdesign/project/relu_model/testbench.vhd
QuestaSim-64 vcom 10.2c_6 Compiler 2013.12 Dec 17 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Compiling entity testbench
-- Compiling architecture beh of testbench
** Warning: [4] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(47): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(56): (vcom-1049) Actual for generic "N" depends on value of signal "N".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(57): (vcom-1049) Actual for generic "H" depends on value of signal "H".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(58): (vcom-1049) Actual for generic "M" depends on value of signal "M".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(59): (vcom-1049) Actual for generic "Qm" depends on value of signal "Qm".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(60): (vcom-1049) Actual for generic "Qn" depends on value of signal "Qn".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(115): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "Qn".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(115): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "Qm".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(41): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "Qm".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(41): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "Qn".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(41): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "N".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(42): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "Qm".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(42): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "Qn".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(44): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "Qm".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(44): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "Qn".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(44): (vcom-1013) Subtype of "ieee.std_logic_1164.STD_LOGIC_VECTOR" depends on value of signal "M".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(51): (vcom-1013) Type "Wtype" depends on value of signal "M".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(51): (vcom-1013) Type "Wtype" depends on value of signal "N".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(51): (vcom-1013) Type "Wtype" depends on value of signal "H".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(51): (vcom-1013) Type "Wtype" depends on value of signal "M".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(51): (vcom-1013) Type "Wtype" depends on value of signal "N".
** Warning: [9] /home/rxc1028/digicdesign/project/relu_model/testbench.vhd(51): (vcom-1013) Type "Wtype" depends on value of signal "H".

} {} {}}
