// Seed: 2550173608
`define pp_0 0
`timescale 1ps / 1ps
module module_0;
  type_4(
      1'b0, 1, 1, id_0
  );
  logic id_1 = 1;
  assign id_1 = 1;
  type_6(
      id_0 * 1'h0 - "", id_0, id_2
  );
  logic id_3;
endmodule
