<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='242' ll='462'/>
<size>272</size>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='241'>/// Scheduling unit. This is a node in the scheduling DAG.</doc>
<mbr r='llvm::SUnit::Node' o='0' t='llvm::SDNode *'/>
<mbr r='llvm::SUnit::Instr' o='64' t='llvm::MachineInstr *'/>
<mbr r='llvm::SUnit::OrigNode' o='128' t='llvm::SUnit *'/>
<mbr r='llvm::SUnit::SchedClass' o='192' t='const llvm::MCSchedClassDesc *'/>
<mbr r='llvm::SUnit::Preds' o='256' t='SmallVector&lt;llvm::SDep, 4&gt;'/>
<mbr r='llvm::SUnit::Succs' o='896' t='SmallVector&lt;llvm::SDep, 4&gt;'/>
<mbr r='llvm::SUnit::NodeNum' o='1536' t='unsigned int'/>
<mbr r='llvm::SUnit::NodeQueueId' o='1568' t='unsigned int'/>
<mbr r='llvm::SUnit::NumPreds' o='1600' t='unsigned int'/>
<mbr r='llvm::SUnit::NumSuccs' o='1632' t='unsigned int'/>
<mbr r='llvm::SUnit::NumPredsLeft' o='1664' t='unsigned int'/>
<mbr r='llvm::SUnit::NumSuccsLeft' o='1696' t='unsigned int'/>
<mbr r='llvm::SUnit::WeakPredsLeft' o='1728' t='unsigned int'/>
<mbr r='llvm::SUnit::WeakSuccsLeft' o='1760' t='unsigned int'/>
<mbr r='llvm::SUnit::NumRegDefsLeft' o='1792' t='unsigned short'/>
<mbr r='llvm::SUnit::Latency' o='1808' t='unsigned short'/>
<mbr r='llvm::SUnit::isVRegCycle' o='1824' t='bool'/>
<mbr r='llvm::SUnit::isCall' o='1825' t='bool'/>
<mbr r='llvm::SUnit::isCallOp' o='1826' t='bool'/>
<mbr r='llvm::SUnit::isTwoAddress' o='1827' t='bool'/>
<mbr r='llvm::SUnit::isCommutable' o='1828' t='bool'/>
<mbr r='llvm::SUnit::hasPhysRegUses' o='1829' t='bool'/>
<mbr r='llvm::SUnit::hasPhysRegDefs' o='1830' t='bool'/>
<mbr r='llvm::SUnit::hasPhysRegClobbers' o='1831' t='bool'/>
<mbr r='llvm::SUnit::isPending' o='1832' t='bool'/>
<mbr r='llvm::SUnit::isAvailable' o='1833' t='bool'/>
<mbr r='llvm::SUnit::isScheduled' o='1834' t='bool'/>
<mbr r='llvm::SUnit::isScheduleHigh' o='1835' t='bool'/>
<mbr r='llvm::SUnit::isScheduleLow' o='1836' t='bool'/>
<mbr r='llvm::SUnit::isCloned' o='1837' t='bool'/>
<mbr r='llvm::SUnit::isUnbuffered' o='1838' t='bool'/>
<mbr r='llvm::SUnit::hasReservedResource' o='1839' t='bool'/>
<mbr r='llvm::SUnit::SchedulingPref' o='1856' t='Sched::Preference'/>
<mbr r='llvm::SUnit::isDepthCurrent' o='1888' t='bool'/>
<mbr r='llvm::SUnit::isHeightCurrent' o='1889' t='bool'/>
<mbr r='llvm::SUnit::Depth' o='1920' t='unsigned int'/>
<mbr r='llvm::SUnit::Height' o='1952' t='unsigned int'/>
<mbr r='llvm::SUnit::TopReadyCycle' o='1984' t='unsigned int'/>
<mbr r='llvm::SUnit::BotReadyCycle' o='2016' t='unsigned int'/>
<mbr r='llvm::SUnit::CopyDstRC' o='2048' t='const llvm::TargetRegisterClass *'/>
<mbr r='llvm::SUnit::CopySrcRC' o='2112' t='const llvm::TargetRegisterClass *'/>
<fun r='_ZN4llvm5SUnitC1EPNS_6SDNodeEj'/>
<fun r='_ZN4llvm5SUnitC1EPNS_12MachineInstrEj'/>
<fun r='_ZN4llvm5SUnitC1Ev'/>
<fun r='_ZNK4llvm5SUnit14isBoundaryNodeEv'/>
<fun r='_ZN4llvm5SUnit7setNodeEPNS_6SDNodeE'/>
<fun r='_ZNK4llvm5SUnit7getNodeEv'/>
<fun r='_ZNK4llvm5SUnit7isInstrEv'/>
<fun r='_ZN4llvm5SUnit8setInstrEPNS_12MachineInstrE'/>
<fun r='_ZNK4llvm5SUnit8getInstrEv'/>
<fun r='_ZN4llvm5SUnit7addPredERKNS_4SDepEb'/>
<fun r='_ZN4llvm5SUnit14addPredBarrierEPS0_'/>
<fun r='_ZN4llvm5SUnit10removePredERKNS_4SDepE'/>
<fun r='_ZNK4llvm5SUnit8getDepthEv'/>
<fun r='_ZNK4llvm5SUnit9getHeightEv'/>
<fun r='_ZN4llvm5SUnit17setDepthToAtLeastEj'/>
<fun r='_ZN4llvm5SUnit18setHeightToAtLeastEj'/>
<fun r='_ZN4llvm5SUnit13setDepthDirtyEv'/>
<fun r='_ZN4llvm5SUnit14setHeightDirtyEv'/>
<fun r='_ZNK4llvm5SUnit6isPredEPKS0_'/>
<fun r='_ZNK4llvm5SUnit6isSuccEPKS0_'/>
<fun r='_ZNK4llvm5SUnit10isTopReadyEv'/>
<fun r='_ZNK4llvm5SUnit13isBottomReadyEv'/>
<fun r='_ZN4llvm5SUnit16biasCriticalPathEv'/>
<fun r='_ZNK4llvm5SUnit14dumpAttributesEv'/>
<fun r='_ZN4llvm5SUnit12ComputeDepthEv'/>
<fun r='_ZN4llvm5SUnit13ComputeHeightEv'/>
