Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Mon Feb 27 15:11:25 2017
| Host             : yq running 64-bit major release  (build 9200)
| Command          : 
| Design           : MIPS_CPU
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 56.506 (Junction temp exceeded!) |
| Dynamic (W)              | 55.702                           |
| Device Static (W)        | 0.804                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    21.070 |     6088 |       --- |             --- |
|   LUT as Logic           |    18.071 |     2637 |     63400 |            4.16 |
|   CARRY4                 |     2.347 |      333 |     15850 |            2.10 |
|   LUT as Distributed RAM |     0.306 |      512 |     19000 |            2.69 |
|   Register               |     0.239 |     1681 |    126800 |            1.33 |
|   F7/F8 Muxes            |     0.057 |      672 |     63400 |            1.06 |
|   BUFG                   |     0.051 |        7 |        32 |           21.88 |
|   Others                 |     0.000 |       23 |       --- |             --- |
| Signals                  |    21.245 |     4414 |       --- |             --- |
| DSPs                     |     0.843 |        3 |       240 |            1.25 |
| I/O                      |    12.544 |       20 |       210 |            9.52 |
| Static Power             |     0.804 |          |           |                 |
| Total                    |    56.506 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    43.737 |      43.174 |      0.563 |
| Vccaux    |       1.800 |     0.552 |       0.459 |      0.093 |
| Vcco33    |       3.300 |     3.550 |       3.546 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| MIPS_CPU                     |    55.702 |
|   Ex                         |     1.173 |
|     alu                      |     1.173 |
|   Ex_mem                     |     0.472 |
|   Hazardunit                 |     0.043 |
|   Id                         |     1.710 |
|     Regfile                  |     1.339 |
|     cp0                      |     0.371 |
|   Id_ex                      |    31.544 |
|   If                         |     1.627 |
|     Rom                      |     0.221 |
|   If_id                      |     3.565 |
|   Mem                        |     0.497 |
|     ram                      |     0.412 |
|       ram_reg_0_255_0_0      |     0.002 |
|       ram_reg_0_255_10_10    |     0.029 |
|       ram_reg_0_255_11_11    |    <0.001 |
|       ram_reg_0_255_12_12    |    <0.001 |
|       ram_reg_0_255_13_13    |    <0.001 |
|       ram_reg_0_255_14_14    |    <0.001 |
|       ram_reg_0_255_15_15    |    <0.001 |
|       ram_reg_0_255_16_16    |    <0.001 |
|       ram_reg_0_255_17_17    |    <0.001 |
|       ram_reg_0_255_18_18    |    <0.001 |
|       ram_reg_0_255_19_19    |    <0.001 |
|       ram_reg_0_255_1_1      |     0.028 |
|       ram_reg_0_255_20_20    |    <0.001 |
|       ram_reg_0_255_21_21    |    <0.001 |
|       ram_reg_0_255_22_22    |    <0.001 |
|       ram_reg_0_255_23_23    |    <0.001 |
|       ram_reg_0_255_24_24    |     0.001 |
|       ram_reg_0_255_25_25    |    <0.001 |
|       ram_reg_0_255_26_26    |    <0.001 |
|       ram_reg_0_255_27_27    |    <0.001 |
|       ram_reg_0_255_28_28    |    <0.001 |
|       ram_reg_0_255_29_29    |    <0.001 |
|       ram_reg_0_255_2_2      |     0.007 |
|       ram_reg_0_255_30_30    |    <0.001 |
|       ram_reg_0_255_31_31    |     0.001 |
|       ram_reg_0_255_3_3      |    <0.001 |
|       ram_reg_0_255_4_4      |    <0.001 |
|       ram_reg_0_255_5_5      |     0.001 |
|       ram_reg_0_255_6_6      |    <0.001 |
|       ram_reg_0_255_7_7      |     0.001 |
|       ram_reg_0_255_8_8      |    <0.001 |
|       ram_reg_0_255_9_9      |    <0.001 |
|       ram_reg_256_511_0_0    |     0.002 |
|       ram_reg_256_511_10_10  |     0.032 |
|       ram_reg_256_511_11_11  |    <0.001 |
|       ram_reg_256_511_12_12  |    <0.001 |
|       ram_reg_256_511_13_13  |    <0.001 |
|       ram_reg_256_511_14_14  |    <0.001 |
|       ram_reg_256_511_15_15  |    <0.001 |
|       ram_reg_256_511_16_16  |    <0.001 |
|       ram_reg_256_511_17_17  |    <0.001 |
|       ram_reg_256_511_18_18  |    <0.001 |
|       ram_reg_256_511_19_19  |    <0.001 |
|       ram_reg_256_511_1_1    |     0.032 |
|       ram_reg_256_511_20_20  |    <0.001 |
|       ram_reg_256_511_21_21  |    <0.001 |
|       ram_reg_256_511_22_22  |    <0.001 |
|       ram_reg_256_511_23_23  |    <0.001 |
|       ram_reg_256_511_24_24  |    <0.001 |
|       ram_reg_256_511_25_25  |    <0.001 |
|       ram_reg_256_511_26_26  |    <0.001 |
|       ram_reg_256_511_27_27  |    <0.001 |
|       ram_reg_256_511_28_28  |    <0.001 |
|       ram_reg_256_511_29_29  |    <0.001 |
|       ram_reg_256_511_2_2    |     0.004 |
|       ram_reg_256_511_30_30  |    <0.001 |
|       ram_reg_256_511_31_31  |     0.001 |
|       ram_reg_256_511_3_3    |    <0.001 |
|       ram_reg_256_511_4_4    |    <0.001 |
|       ram_reg_256_511_5_5    |     0.001 |
|       ram_reg_256_511_6_6    |    <0.001 |
|       ram_reg_256_511_7_7    |     0.001 |
|       ram_reg_256_511_8_8    |    <0.001 |
|       ram_reg_256_511_9_9    |    <0.001 |
|       ram_reg_512_767_0_0    |     0.002 |
|       ram_reg_512_767_10_10  |     0.033 |
|       ram_reg_512_767_11_11  |    <0.001 |
|       ram_reg_512_767_12_12  |    <0.001 |
|       ram_reg_512_767_13_13  |    <0.001 |
|       ram_reg_512_767_14_14  |    <0.001 |
|       ram_reg_512_767_15_15  |    <0.001 |
|       ram_reg_512_767_16_16  |    <0.001 |
|       ram_reg_512_767_17_17  |    <0.001 |
|       ram_reg_512_767_18_18  |    <0.001 |
|       ram_reg_512_767_19_19  |    <0.001 |
|       ram_reg_512_767_1_1    |     0.033 |
|       ram_reg_512_767_20_20  |    <0.001 |
|       ram_reg_512_767_21_21  |    <0.001 |
|       ram_reg_512_767_22_22  |    <0.001 |
|       ram_reg_512_767_23_23  |    <0.001 |
|       ram_reg_512_767_24_24  |    <0.001 |
|       ram_reg_512_767_25_25  |    <0.001 |
|       ram_reg_512_767_26_26  |    <0.001 |
|       ram_reg_512_767_27_27  |    <0.001 |
|       ram_reg_512_767_28_28  |    <0.001 |
|       ram_reg_512_767_29_29  |    <0.001 |
|       ram_reg_512_767_2_2    |     0.004 |
|       ram_reg_512_767_30_30  |    <0.001 |
|       ram_reg_512_767_31_31  |     0.001 |
|       ram_reg_512_767_3_3    |    <0.001 |
|       ram_reg_512_767_4_4    |    <0.001 |
|       ram_reg_512_767_5_5    |     0.001 |
|       ram_reg_512_767_6_6    |    <0.001 |
|       ram_reg_512_767_7_7    |     0.001 |
|       ram_reg_512_767_8_8    |    <0.001 |
|       ram_reg_512_767_9_9    |    <0.001 |
|       ram_reg_768_1023_0_0   |     0.002 |
|       ram_reg_768_1023_10_10 |     0.034 |
|       ram_reg_768_1023_11_11 |    <0.001 |
|       ram_reg_768_1023_12_12 |    <0.001 |
|       ram_reg_768_1023_13_13 |    <0.001 |
|       ram_reg_768_1023_14_14 |    <0.001 |
|       ram_reg_768_1023_15_15 |    <0.001 |
|       ram_reg_768_1023_16_16 |    <0.001 |
|       ram_reg_768_1023_17_17 |    <0.001 |
|       ram_reg_768_1023_18_18 |    <0.001 |
|       ram_reg_768_1023_19_19 |    <0.001 |
|       ram_reg_768_1023_1_1   |     0.031 |
|       ram_reg_768_1023_20_20 |    <0.001 |
|       ram_reg_768_1023_21_21 |    <0.001 |
|       ram_reg_768_1023_22_22 |    <0.001 |
|       ram_reg_768_1023_23_23 |    <0.001 |
|       ram_reg_768_1023_24_24 |    <0.001 |
|       ram_reg_768_1023_25_25 |    <0.001 |
|       ram_reg_768_1023_26_26 |    <0.001 |
|       ram_reg_768_1023_27_27 |    <0.001 |
|       ram_reg_768_1023_28_28 |    <0.001 |
|       ram_reg_768_1023_29_29 |    <0.001 |
|       ram_reg_768_1023_2_2   |     0.005 |
|       ram_reg_768_1023_30_30 |    <0.001 |
|       ram_reg_768_1023_31_31 |     0.001 |
|       ram_reg_768_1023_3_3   |     0.001 |
|       ram_reg_768_1023_4_4   |    <0.001 |
|       ram_reg_768_1023_5_5   |     0.001 |
|       ram_reg_768_1023_6_6   |    <0.001 |
|       ram_reg_768_1023_7_7   |     0.001 |
|       ram_reg_768_1023_8_8   |    <0.001 |
|       ram_reg_768_1023_9_9   |    <0.001 |
|   Mem_wb                     |     1.353 |
|   Wb                         |    <0.001 |
|   clk_divider                |     0.150 |
|   led                        |     0.506 |
+------------------------------+-----------+


