<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="theme-color" content="#3f51b5" />
    <meta
      property="og:title"
      content="High-Performance Integrated Circuits(HPIC)"
    />
    <meta property="og:description" content="Minseong Chu" />
    <meta
      property="og:image"
      content="https://sorongosdev.github.io/lab_page/img/lab-logo.jpg"
    />
    <meta property="og:url" content="https://sorongosdev.github.io/lab_page" />
    <meta property="og:type" content="website" />

    <title>HPIC</title>
    <link
      rel="icon"
      href="https://sorongosdev.github.io/lab_page/img/lab-logo-square.png"
      type="image/png"
    />

    <link
      rel="stylesheet"
      href="css/academic.min.c9df165a489683ec12fcbad781f515f3.css"
    />

    <link
      rel="stylesheet"
      href="https://fonts.googleapis.com/css?family=Montserrat:400,700|Roboto:400,400italic,700|Roboto+Mono&display=swap"
    />
    <link
      href="https://fonts.googleapis.com/css2?family=Noto+Sans+KR:wght@100..900&display=swap"
      rel="stylesheet"
    />
    <link rel="stylesheet" href="css/style.css" />
  </head>
  <body>
    <nav
      class="navbar navbar-light fixed-top navbar-expand-lg py-0 compensate-for-scrollbar"
      id="navbar-main"
    >
      <div class="container">
        <a class="navbar-brand" href="/">HPIC</a>
        <button
          type="button"
          class="navbar-toggler collapsed"
          data-toggle="collapse"
          data-target="#navbar"
          aria-controls="navbar"
          aria-expanded="false"
          aria-label="Toggle navigation"
        >
          <img
            class="navbar-toggler-icon hamburger-icon"
            src="img/hamburger-btn-svg.svg"
          />
          <!-- <span class="navbar-toggler-icon"></span> -->
        </button>

        <div class="navbar-collapse collapse" id="navbar">
          <ul class="navbar-nav mr-auto">
            <li class="nav-item">
              <a class="nav-link active" aria-current="page" href="#">Home</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#research">Research</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#experiences">Experiences</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#people">People</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#publications">Publications</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#teaching">Teaching</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#contact">Contact</a>
            </li>
          </ul>
        </div>
      </div>
    </nav>
    <span class="js-widget-page d-none"></span>

    <section class="home-section">
      <div class="container">
        <div class="row">
          <div id="profile" class="col-12 col-lg-4">
            <!-- 프로필 이미지 -->
            <img
              class="portrait"
              src="img/minseong-chu-profile-img.png"
              alt="minseong-chu-profile-img"
            />

            <!-- 프로필 이미지 아래 설명 -->
            <div class="portrait-title">
              <h2>Minseong Chu</h2>
              <h3>Assistant Professor</h3>
              <h3>
                <a href="https://www.hanyang.ac.kr/web/www/erica-campus1"
                  ><span>Hanyang University ERICA</span></a
                >
              </h3>
            </div>
            <!-- 프로필 아래 링크 아이콘 -->
            <ul class="network-icon" area-hidden="true">
              <li>
                <a
                  href="https://scholar.google.com/citations?user=9pp10QUAAAAJ&hl=en"
                >
                  <img src="img/google-scholar-svg.svg" />
                </a>
              </li>
              <li>
                <a
                  href="https://drive.google.com/file/d/1-O553iH_hAohpycfDRlX6YO07z2_3d1G/view"
                >
                  <img src="img/cv-svg.svg" />
                </a>
              </li>
              <li>
                <a href="https://www.linkedin.com/in/min-seong-choo-5b7036176/">
                  <img src="img/linkedin-svg.svg" />
                </a>
              </li>
              <li>
                <a href="https://orcid.org/0000-0002-8638-6332">
                  <img src="img/orcid-svg.svg" />
                </a>
              </li>
            </ul>
          </div>
          <div class="col-12 col-lg-8">
            <!-- 프로필 우측 설명 -->

            <p>
              I serve as a reviewer for various journals, including the IEEE
              Journal of Solid-State Circuits, IEEE Transactions on Circuits and
              Systems I/II, IEEE Transactions on Computer-Aided Design of
              Integrated Circuits and Systems, and IEEE ACCESS.
            </p>
            <p>
              We are currently recruiting <del>postdocs</del>, graduate
              students, and undergraduate interns. If you are interested in HPIC
              Design Lab, don't hesitate to get in touch with Min-Seong
              (mschoo@hanyang.ac.kr).
            </p>

            <div class="row">
              <div class="col-md-6">
                <h3>Research Interests</h3>
                <ul class="ul-interests">
                  <li><i>High-Speed Interface Design </i></li>
                  <li>
                    <i
                      >Phase-Locked Loop (PLL) and Clock and Data Recovery (CDR)
                      Circuits
                    </i>
                  </li>
                  <li><i>Injection-Locked Oscillator (ILO)</i></li>
                  <li><i>Neuromorphic Computing</i></li>
                  <li><i>In-Memory Computing (IMC)</i></li>
                  <li><i>Processing-In-Memory (PIM)</i></li>
                  <li><i>Optical Transceiver</i></li>
                  <li><i>Script-Based Design/Measurement Automation</i></li>
                </ul>
              </div>

              <div class="col-md-6">
                <h3>Education</h3>
                <ul class="ul-edu fa-ul">
                  <li class="edu-item">
                    <img
                      class="graduation-cap-icon"
                      src="img/graduation-cap-svg.svg"
                    />
                    <div class="description">
                      <p class="course">
                        Ph.D in Electrical Engineering and Computer Science,
                        2019
                      </p>

                      <p class="course">
                        Advisor:
                        <a
                          href="https://ieeexplore.ieee.org/author/37274430800"
                        >
                          Prof. Deog-Kyoon Jeong</a
                        >
                      </p>

                      <p class="course">
                        <a href="https://www.snu.ac.kr/"
                          >Seoul National University</a
                        >
                      </p>
                    </div>
                  </li>
                  <li class="edu-item">
                    <img
                      class="graduation-cap-icon"
                      src="img/graduation-cap-svg.svg"
                    />

                    <div class="description">
                      <p class="course">
                        B.S. in Electrical Engineering and Computer Science,
                        2012
                      </p>

                      <p class="course">
                        <a href="https://www.snu.ac.kr/"
                          >Seoul National University</a
                        >
                      </p>
                    </div>
                  </li>
                </ul>
              </div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="lab-policy" class="home-section wg-blank">
      <div class="container">
        <div class="row">
          <div class="col-12 col-lg-4 section-heading">
            <h1>Lab Policy</h1>
          </div>
          <div class="col-12 col-lg-8">
            <h5 id="lab-policy-desc">
              Please read before joining HPIC Design Lab.
            </h5>
            <ul>
              <li>
                Recommend working at the office with colleagues (No regulations
                on working hours).
              </li>
              <li>
                In the first year, don’t worry too much about the chores you may
                have in the funded project. Rather than being in an active
                project, make your own chip (any tiny building blocks are fine)
                work and submit your manuscript to wherever it takes; you must
                understand the entire process (or goal) in the first year.
              </li>
              <li>
                Bonus credit will be given if your manuscripts are accepted in
                the following: IEEE ISSCC/VLSI and IEEE JSSC.(another
                proceedings or journals could be added afterward.)
              </li>
              <li>
                Tutorials on necessary skills in HPIC will be given as lectures
                or recorded videos. (how to model PLL, CDR, and Transceivers in
                Verilog language, write script code for efficient simulations,
                etc.)
              </li>
            </ul>
          </div>
        </div>
      </div>
    </section>

    <section id="lab-policy" class="home-section wg-blank">
      <div class="container">
        <div class="row">
          <div class="col-12 col-lg-4 section-heading">
            <h1>News</h1>
          </div>
          <div class="col-12 col-lg-8">
            <ul class="news-ul">
              <li>
                <p class="news-date">Feb.2024</p>
                <p>
                  Welcome! S.-H. Ok and D.-H. Lee have joined the HPIC design
                  lab. as a candidate for a Master's degree.
                </p>
              </li>
              <li>
                <p class="news-date">Feb.2023</p>
                <p>
                  Welcome! D.-H. Heo and K.-R. Park have joined the HPIC design
                  lab. as a candidate for a Master's degree.
                </p>
              </li>
              <li>
                <p class="news-date">Feb.2023</p>
                <p>
                  Welcome! S.-U. Kang and K.-M. Kim have joined the HPIC design
                  lab. as a candidate for an M.S.-Ph.D.
                </p>
              </li>
              <li>
                <p class="news-date">Aug.2022</p>
                <p>
                  Welcome! J. Kim has joined the HPIC design lab. as a candidate
                  for a Master's degree.
                </p>
              </li>
              <li>
                <p class="news-date">Mar.2022</p>
                <p>HPIC Design Lab. website is open.</p>
              </li>
              <li>
                <p class="news-date">Mar.2022</p>
                <p>Professor Min-Seong Choo is appointed.</p>
              </li>
            </ul>
          </div>
        </div>
      </div>
    </section>

    <section id="lab-policy" class="home-section wg-blank">
      <div class="container">
        <div class="row">
          <div class="col-12 col-lg-4 section-heading">
            <h1>HPIC in Media</h1>
          </div>
          <div class="col-12 col-lg-8">
            <h5 class="in-media-item">
              <a
                href="https://www.newshyu.com/news/articleView.html?idxno=1008944"
              >
                "학부생 논문이 국제 학술대회에 등재... 전자공학부 학생들의
                이례적인 성과"</a
              >
            </h5>
            <h5 class="in-media-item">
              <a
                href="https://www.youtube.com/watch?v=8XNEn5FGGIY&ab_channel=%EB%8C%80%ED%95%9C%EC%A0%84%EC%9E%90%EA%B3%B5%ED%95%99%ED%9A%8CIEIE-%EA%B3%B5%EC%8B%9D%EC%B1%84%EB%84%90"
              >
                "대한전자공학회 ICT 백과사전 - 통신용 회로 및 시스템 (한양대학교
                추민성 교수)"</a
              >
            </h5>
          </div>
        </div>
      </div>
    </section>

    <section id="research" class="home-section wg-blank">
      <div class="container">
        <div class="row">
          <div class="col-12 col-lg-4 section-heading">
            <h1>Research</h1>
          </div>
          <div class="col-12 col-lg-8">
            <h5>High-Performance Integrated Circuits(HPIC)</h5>
            <p class="hpic-description">
              We focus on optimizing integrated circuits and systems for
              high-performance computing.
            </p>
            <img class="hpic-img" src="img/research-main-img.jpg" />
            <h5 class="h5-items" id="chip-gallery">Chip Gallery</h5>

            <div class="slider">
              <div class="slides">
                <div class="slide" data-src="img/2T_eDRAM_PIM.png">
                  <img src="img/2T_eDRAM_PIM.png" alt="Image 1" />
                  <p class="chip-description">
                    - 2T eDRAM PIM <br />- May (65-nm T)'24
                  </p>
                </div>
                <div class="slide" data-src="img/2T_eDRAM_PIM.png">
                  <img src="img/2T_eDRAM_PIM.png" alt="Image 1" />
                  <p class="chip-description">
                    - 2T eDRAM PIM <br />- May (65-nm T)'24
                  </p>
                </div>
                <div class="slide" data-src="img/2T_eDRAM_PIM.png">
                  <img src="img/2T_eDRAM_PIM.png" alt="Image 1" />
                  <p class="chip-description">
                    - 2T eDRAM PIM <br />- May (65-nm T)'24
                  </p>
                </div>
                <div class="slide" data-src="img/2T_eDRAM_PIM.png">
                  <img src="img/2T_eDRAM_PIM.png" alt="Image 1" />
                  <p class="chip-description">
                    - 2T eDRAM PIM <br />- May (65-nm T)'24
                  </p>
                </div>
                <div class="slide" data-src="img/2T_eDRAM_PIM.png">
                  <img src="img/2T_eDRAM_PIM.png" alt="Image 1" />
                  <p class="chip-description">
                    - 2T eDRAM PIM <br />- May (65-nm T)'24
                  </p>
                </div>
                <div class="slide" data-src="img/2T_eDRAM_PIM.png">
                  <img src="img/2T_eDRAM_PIM.png" alt="Image 1" />
                  <p class="chip-description">
                    - 2T eDRAM PIM <br />- May (65-nm T)'24
                  </p>
                </div>
              </div>
              <button class="arrow prev" onclick="prevSlide()">&#10094;</button>
              <button class="arrow next" onclick="nextSlide()">&#10095;</button>
            </div>
            <h5 class="h5-items" id="research-projects">
              Research Projects & Sponsors
            </h5>

            <ul class="research-projects-ul">
              <li>
                <i>Apr. 2024 - Mar. 2027</i><br />
                Development of High-Speed, Low-Power, and Low-Noise Clocking
                Network Systems for Optical Communication Chiplets<br />
                <span class="sponsor">
                  National Research Fund (NRF) of Korea; 우수신진연구
                </span>
              </li>
              <li>
                <i>Apr. 2022 - Dec. 2024</i><br />
                Development of low-power/high-performance 2T DRAM PIM cell,
                integrated circuits, and architecture<br />
                <span class="sponsor"
                  >National Research Fund (NRF) of Korea</span
                >
              </li>
              <li>
                <i>Sep. 2022 - Sep. 2023</i><br />
                Design Methodology of High-Performance Integrated Circuits based
                on Reinforcement Learning<br />
                <span class="sponsor">Quallitas Semiconductor</span>, completed
              </li>

              <li>
                <i>Sep. 2022 - Sep. 2023</i><br />
                Development of High PSRR Low Phase Noise Voltage-Controlled
                Oscillator (VCO)"<br />
                <span class="sponsor">ACONIC Inc.</span>, completed
              </li>
              <li>
                <i>Jul. 2022 - Feb. 2025</i><br />
                "반도체전공트랙사업"<br />
                <span class="sponsor">KIAT</span>
              </li>
              <li>
                <i>Mar. 2022 - Aug. 2027</i><br />
                BK21 (고신뢰성 에너지용 지능형 시스템반도체 교육연구단)<br />
                <span class="sponsor">Ministry of Education</span>
              </li>
              <li>
                <i>Mar. 2022 - Dec. 2025</i><br />
                AI Hardware Center (인공지능 반도체 융합연구센터)<br />
                <span class="sponsor"
                  >National Research Fund (NRF) of Korea</span
                >
              </li>
              <li>
                <i>Sep. 2022 - Feb. 2024</i><br />
                강화학습 기반 고성능 아날로그 집적회로 설계 및 측정 플랫폼
                개발<br />
                <span class="sponsor"
                  >National Research Fund (NRF) of Korea,</span
                >
                completed
              </li>
              <li>
                <i>Mar. 2022 - Feb. 2023</i><br />
                신임교원 정착연구지원사업<br />
                <span class="sponsor">HYU</span>
                , completed
              </li>
              <li>전력반도체 인력 양성센터</li>
            </ul>
          </div>
        </div>
      </div>
    </section>

    <section id="experiences" class="home-section wg-blank">
      <div class="container">
        <div class="row">
          <div class="col-12 col-lg-4 section-heading">
            <h1>Experiences</h1>
          </div>
          <div class="col-12 col-lg-8">
            <h5 id="professor">Professor</h5>
            <ul>
              <li>2022 - present: Hanyang University, Assistant Professor</li>
            </ul>

            <h5 class="h5-items" id="post-doctoral-scientist">Researcher</h5>
            <ul>
              <li>
                2020 - 2022: Columbia University, Post-Doctoral Research
                Scientist
              </li>
              <li>2019 - 2020: NASA Ames Research Center, Research Scholar</li>
              <li>
                2019: Inter-university Semiconductor Research Center (ISRC),
                Seoul National University, Post-Doctoral Researcher
              </li>
            </ul>
          </div>
        </div>
      </div>
    </section>

    <section id="people" class="home-section wg-blank">
      <div class="container">
        <div class="row">
          <div class="col-12 col-lg-4 section-heading">
            <h1>People</h1>
          </div>
          <div class="col-12 col-lg-8">
            <!-- 프로필 카드 -->

            <h5 id="phd-students">Ph.D./M.S. Students</h5>
            <ul>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/empty-profile-img.jpg" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Open Positions</h2>
                  </div>
                </div>
              </div>
            </ul>

            <h5 class="h5-items" id="ms-phd-students">M.S.-Ph.D. Candidates</h5>
            <ul>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/su-kang-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Shin-Uk Kang</h2>
                    <p>
                      <span>Research Interests</span> AI hardware design and PIM
                    </p>
                    <p>
                      <span>Tape-out Schedule</span>2023.12 (65-nm T), 2024.05
                      (28-nm T)
                    </p>
                    <p><span>Achievements</span>ICEIC'23, ICEIC'24</p>
                    <p>
                      <span>Details</span>Received a B.S. degree in the school
                      of electrical engineering at Hanyang University, Ansan,
                      South Korea. He is currently pursuing a M.S -Ph.D. degree
                      in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. His research interests
                      include artificial intelligence hardware design and
                      processing in memory (PIM).
                    </p>
                    <p><span>Email</span> ksu2068@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/km-kim-profile-img.jpg" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Kang-Min Kim</h2>
                    <p>
                      <span>Research Interests</span> Physically Unclonable
                      Function (PUF)
                    </p>
                    <p><span>Tape-out Schedule</span>2024.05 (28-nm T)</p>
                    <p>
                      <span>Details</span>Received a B.S. degree in the school
                      of electrical engineering at Hanyang University, Ansan,
                      South Korea. He is currently pursuing a M.S -Ph.D. degree
                      in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. His research interests
                      include hardware security.
                    </p>
                    <p><span>Email</span> mim455@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
            </ul>

            <h5 class="h5-items" id="ms-students">M.S. Candidates</h5>
            <ul>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/jh-kim-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Ji-Ho Kim</h2>
                    <p><span>Research Interests</span> High PSRR DPLL</p>
                    <p>
                      <span>Tape-out Schedule</span>2023.12 (65-nm T), 2023.11
                      (28-nm S)
                    </p>
                    <p>
                      <span>Details</span>Received a B.S. degree in electrical
                      engineering from Chosun University, Gwangju, South Korea.
                      He is currently pursuing a M.S. degree in the school of
                      electrical engineering at Hanyang University, Ansan, South
                      Korea. His research interests include analog and digital
                      circuit designs of phase-locked-loop (PLL).
                    </p>
                    <p><span>Email</span> wlgh654@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/dh-heo-profile-img.jpg" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Dong-Hoe Heo</h2>
                    <p>
                      <span>Research Interests</span> Wide-range PI-based CDR
                    </p>
                    <p><span>Tape-out Schedule</span>2024.06 (28-nm T)</p>
                    <p>
                      <span>Achievements</span>ICEIC'24 Best Paper Award - Gold
                      Prize
                    </p>

                    <p>
                      <span>Details</span>Received a B.S. degree in the school
                      of electrical engineering at Hanyang University, Ansan,
                      South Korea. He is currently pursuing a M.S. degree in the
                      school of electrical engineering at Hanyang University,
                      Ansan, South Korea. His research interests include clock
                      and data recovery (CDR) circuit design.
                    </p>
                    <p><span>Email</span> ehdghl97@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/kr-park-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Kyu-Ran Park</h2>
                    <p><span>Research Interests</span>High-performance DPLL</p>
                    <p><span>Tape-out Schedule</span>2023.11 (65-nm T)</p>
                    <p><span>Achievements</span>CASS Best Design Award</p>
                    <p>
                      <span>Details</span>Received a B.S. degree in electrical
                      engineering from Cheongju University, Cheongju, South
                      Korea. She is currently pursuing a M.S. degree in the
                      school of electrical engineering at Hanyang University,
                      Ansan, South Korea. She joined LX Semicon, Seoul, South
                      Korea, in 2015, where she was involved in the YPD team.
                      Her research interests include analog and digital circuit
                      designs of phase-locked-loop (PLL).
                    </p>
                    <p><span>Email</span>lan2137@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/sh-ok-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Sang-Hyun Oks</h2>
                    <p><span>Research Interests</span>CDR, PAM4 receiver</p>
                    <p>
                      <span>Tape-out Schedule</span>2024.06 (28-nm T), 2024.09
                      (40-nm T)
                    </p>
                    <p>
                      <span>Details</span>Received a B.S. degree in the school
                      of electronics and communication engineering at Hanyang
                      University, Ansan, South Korea. He is currently pursuing a
                      Master's degree in the school of electrical engineering at
                      Hanyang University, Ansan, South Korea. He joined LX
                      Semicon, Seoul, South Korea in 2016, where he was involved
                      in the LCD DDI team. His research interests include
                      digital and analog circuit design of Clock and Data
                      Recovery (CDR) and digital circuit design of PAM4 Receiver
                      with adaptive decision feedback equalizer.
                    </p>
                    <p><span>Email</span>noradlll@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/dh-lee-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Dong-Hyun Lee</h2>
                    <p>
                      <span>Research Interests</span>AI hardware design and PIM
                    </p>
                    <p><span>Tape-out Schedule</span>2024.05 (28-nm T)</p>
                    <p>
                      <span>Details</span>Received a B.S. degree in the school
                      of Electrical and Electronic Engineering at Dankook
                      University, jukjeon, South Korea. He is currently pursuing
                      a M.S. degree in the school of electrical engineering at
                      Hanyang University, Ansan, South Korea. His research
                      interests include artificial intelligence hardware design
                      and processing in memory (PIM).
                    </p>
                    <p><span>Email</span>dhlee1415@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/jh-pyeon-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Jae-Hyeon Pyeon</h2>
                    <p><span>Research Interests</span>High-performance DPLL</p>
                    <p><span>Tape-out Schedule</span>2023.07 (28-nm S)</p>
                    <p>
                      <span>Details</span>Pursuing a Bachelor's degree in the
                      school of electrical engineering at Hanyang University,
                      Ansan, South Korea. He will join the HPIC Design Lab. in
                      the fall semester of 2024. His research interests include
                      analog and digital circuit designs of phase-locked-loop
                      (PLL).
                    </p>
                    <p><span>Email</span>ccomo7004@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/empty-profile-img.jpg" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>So-Yeon Gwon</h2>
                    <p><span>Research Interests</span>Digital PIM</p>
                    <p><span>Tape-out Schedule</span>2024.07 (28-nm S)</p>
                    <p><span>Details</span>{PERSONAL DETAILS HERE}</p>
                    <p><span>Email</span>{EMAIL ADRESS}@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
            </ul>

            <h5 class="h5-items" id="ms-students">Undergraduate Researchers</h5>
            <ul>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img
                      src="https://lh6.googleusercontent.com/UR89z3t0DvL1Q1V63sO3jDuDg4ZLZkk90lJJiRh3GV6SJH74G05oIBwi5_ict2EQRt4Xtd_22Ytjrtie2E2bhOgHR4RBCInZgnvEIsBJH9tmyxfkEnx0X02F-9X6n6dNxQ=w1280"
                      alt=""
                    />
                  </div>
                  <div class="user-card-info">
                    <h2>Jae-Gun Lee</h2>
                    <p><span>Research Interests</span>DSP-based Receiver</p>
                    <p>
                      <span>Tape-out Schedule</span>2023.11 (28-nm S, 65-nm T),
                      2024.09 (40-nm T)
                    </p>
                    <p>
                      <span>Achievements</span>2023 SCCUD 구두 발표 최우수상,
                      ICEIC'24
                    </p>
                    <p>
                      <span>Details</span>Currently pursuing a Bachelor's degree
                      in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. His research interests
                      include artificial intelligence hardware design and
                      processing in memory (PIM).
                    </p>
                    <p><span>Email</span>dlworjs@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img
                      src="https://lh6.googleusercontent.com/KvYxPh7anV8oWLC0LHEIJInJ9COzbEYTAHOsGI5sUSOYlZPvtLDPZyVGpu7Fpma6wmDkSTOwNChTDIvFvWY7Uta58kkHjYTX0gtmfc9wFLHtgHXupGSkHpqzc-6Qe-ks1Q=w1280"
                      alt=""
                    />
                  </div>
                  <div class="user-card-info">
                    <h2>Min-Gwon Song</h2>
                    <p>
                      <span>Research Interests</span>PIM and design automation
                    </p>
                    <p>
                      <span>Achievements</span>2023 SCCUD 구두 발표 최우수상,
                      DAC'24
                    </p>
                    <p>
                      <span>Details</span>Currently pursuing a Bachelor's degree
                      in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. His research interests
                      include artificial intelligence hardware design and
                      processing in memory (PIM).
                    </p>
                    <p><span>Email</span>llimsg150@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img
                      src="https://lh6.googleusercontent.com/bQuVkxKbgjmdTdb5doGc7OydmZO-bBl7ahJ-zMwFrWi9cYLtsoNqwS1fR-uXT_MsNXM_DYkHS_PjWir7bPBWTYTzVH4Hmyx_OT1Zk82TMgnp2wIIqJw_8Oyn2aJ_QNwtoA=w1280"
                      alt=""
                    />
                  </div>
                  <div class="user-card-info">
                    <h2>Jee-Hyun Kwon</h2>
                    <p>
                      <span>Research Interests</span>PAM4 Receiver (DSP-based
                      Link)
                    </p>
                    <p>
                      <span>Tape-out Schedule</span>2023.07 (28-nm S), 2023.11
                      (28-nm S)
                    </p>
                    <p>
                      <span>Achievements</span>2023 SCCUD 포스터 발표 대상,
                      KCS'24
                    </p>
                    <p>
                      <span>Details</span> Currently pursuing a Bachelor's
                      degree in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. Her research interests
                      include adaptive equalizer and PAM4 receiver (DSP-based
                      Link).
                    </p>
                    <p><span>Email</span>bornin321@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/yj-byeon-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Yu-Jin Byeon</h2>
                    <p>
                      <span>Research Interests</span>Time-Interleaved SAR ADC,
                      DSP-based Receiver
                    </p>
                    <p>
                      <span>Tape-out Schedule</span>2023.07 (28-nm S), 2023.11
                      (28-nm S), 2024.06 (28-nm T)
                    </p>
                    <p>
                      <span>Achievements</span>2023 SCCUD 포스터 발표 대상,
                      KCS'24
                    </p>
                    <p>
                      <span>Details</span>Currently pursuing a Bachelor's degree
                      in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. Her research interests
                      include adaptive equalizer and PAM4 receiver (DSP-based
                      Link).
                    </p>
                    <p><span>Email</span>byj8629@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/de-lee-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Dong-Eun Lee</h2>
                    <p><span>Research Interests</span>DSP-based Transmitter</p>
                    <p>
                      <span>Tape-out Schedule</span>2023.07 (28-nm S), 2023.11
                      (28-nm S), 2024.09 (40-nm T)
                    </p>
                    <p>
                      <span>Achievements</span>2023 SCCUD 포스터 발표 대상,
                      KCS'24
                    </p>

                    <p>
                      <span>Details</span>Currently pursuing a Bachelor's degree
                      in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. Her research interests
                      include adaptive equalizers and PAM4 receiver (DSP-based
                      Link).
                    </p>
                    <p><span>Email</span>dms2021@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/sm-jin-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Seung-Mo Jin</h2>
                    <p><span>Research Interests</span>DSP-based Transmitter</p>
                    <p>
                      <span>Achievements</span>2023 SCCUD 구두 발표 최우수상,
                      ICEIC'24
                    </p>

                    <p>
                      <span>Details</span>Currently pursuing a Bachelor's degree
                      in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. His research interests
                      include artificial intelligence hardware design and
                      processing in memory (PIM).
                    </p>
                    <p><span>Email</span>victorymo@hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/ws-jung-profile-img.png" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Woo-Suk Jung</h2>
                    <p>
                      <span>Research Interests</span>AI hardware design and PIM
                      (2T DRAM)
                    </p>
                    <p><span>Tape-out Schedule</span>2024.07 (28-nm S)</p>
                    <p>
                      <span>Details</span>Currently pursuing a Bachelor's degree
                      in the school of electrical engineering at Hanyang
                      University, Ansan, South Korea. His research interests
                      include artificial intelligence hardware design and
                      processing in memory (PIM).
                    </p>
                    <p><span>Email</span>wjd5952 @hanyang.ac.kr</p>
                  </div>
                </div>
              </div>
              <div class="wrapper">
                <div class="user-card">
                  <div class="user-card-img">
                    <img src="img/empty-profile-img.jpg" alt="" />
                  </div>
                  <div class="user-card-info">
                    <h2>Open Positions. No prerequisite!</h2>
                    <p>
                      <span>Research Interests</span>
                    </p>
                    <p>
                      <span>Tape-out Schedule</span>
                    </p>
                    <p>
                      <span>Achievements</span>
                    </p>
                    <p><span>Details</span></p>
                    <p><span>Email</span></p>
                  </div>
                </div>
              </div>
            </ul>
          </div>
        </div>
      </div>
    </section>

    <section id="publications" class="home-section wg-blank">
      <div class="container">
        <div class="row">
          <div class="col-12 col-lg-4 section-heading">
            <h1>Publications</h1>
          </div>
          <div class="col-12 col-lg-8">
            <!-- 2024 -->
            <p>
              <strong
                >Radiation-Hardened Processing-In-Memory Crossbar Array With
                Hybrid Synapse Devices for Space Application </strong
              ><br />
              <span style="color: #666666">
                S.-U. Kang, J.-W. Han, <u>M.-S. Choo</u></span
              ><br />
              <em><span style="color: #770001">ICEIC</span>, 2023</em> [<a
                href="https://ieeexplore.ieee.org/abstract/document/10049920"
                >Link</a
              >]
            </p>
            <!-- 2023 -->
            <p>
              <strong
                >Direct Phase Control in Digital Phase-Locked Loop Mitigating
                Loop Delay Inside Digital Filter </strong
              ><br />
              <span style="color: #666666"> I.-W. Jang, <u>M.-S. Choo</u></span
              ><br />
              <em><span style="color: #770001">ICEIC</span>, 2023</em> [<a
                href="https://ieeexplore.ieee.org/abstract/document/10049900"
                >Link</a
              >]
            </p>
            <!-- 2022 -->
            <p>
              <strong
                >An Automated Design Methodology for Ring Voltage-Controlled
                Oscillators in Nanometer CMOS Technologies </strong
              ><br />
              <span style="color: #666666">
                D. Lee, K. Park, J. Han, <u>M.-S. Choo</u></span
              ><br />
              <em><span style="color: #770001">IEEE Access</span>, 2022</em> [<a
                href="https://ieeexplore.ieee.org/abstract/document/10002363"
                >Link</a
              >]
            </p>
            <!-- 2021 -->
            <p>
              <strong
                >A PVT Variation-Robust All-Digital Injection-Locked Clock
                Multiplier with Real-Time Offset Tracking using Time-Division
                Dual Calibration </strong
              ><br />
              <span style="color: #666666">
                <u>M.-S. Choo</u>, S. Kim, H.-G. Ko, S.-Y. Cho, K. Park, J. Lee,
                S. Shin, H. Chi, and D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Journal of Solid-State Circuits (JSSC)</span
                >, 2021</em
              >
              [<a href="https://ieeexplore.ieee.org/document/9386211">Link</a>]
            </p>
            <p>
              <strong
                >A 4-20-Gb/s 1.87-pJ/b Continuous-Rate Digital CDR Circuit With
                Unlimited Frequency Acquisition Capability in 65-nm CMOS </strong
              ><br />
              <span style="color: #666666">
                K. Park, K. Lee, S.-Y. Cho, J. Lee, J. Hwang, <u>M.-S. Choo</u>,
                and D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Journal of Solid-State Circuits (JSSC)</span
                >, 2021</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/9239394"
                >Link</a
              >]
            </p>
            <!-- 2020 -->
            <p>
              <strong
                >A 15-GHz, 17.8-mW, 213-fs Injection-Locked PLL With Maximized
                Injection Strength Using Adjustment of Phase Domain Response </strong
              ><br />
              <span style="color: #666666">
                <u>M.-S. Choo</u>, Y. Song, S.-Y. Cho, H.-G. Ko, K. Park, and
                D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Transactions on Circuits and Systems-II: Express Briefs
                  (TCAS-II)</span
                >, 2020</em
              >
              [<a
                href="https://koreascience.kr/article/JAKO202021262090393.page"
                >Link</a
              >]
            </p>
            <!-- 2019 -->
            <!-- J7 -->
            <p>
              <strong
                >A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR
                With Path Mismatch Tracking Loop in a 28-nm CMOS Technology </strong
              ><br />
              <span style="color: #666666">
                <u>M.-S. Choo</u>, K. Park, H.-G. Ko, S.-Y. Cho, K. Lee, and
                D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Journal of Solid-State Circuits (JSSC)</span
                >, 2019</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8883248"
                >Link</a
              >]
            </p>
            <!-- J6-->
            <p>
              <strong
                >A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR
                With Path Mismatch Tracking Loop in a 28-nm CMOS Technology </strong
              ><br />
              <span style="color: #666666">
                <u>M.-S. Choo</u>, K. Park, H.-G. Ko, S.-Y. Cho, K. Lee, and
                D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Journal of Solid-State Circuits (JSSC)</span
                >, 2019</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8781914"
                >Link</a
              >]
            </p>
            <!-- J5-->
            <p>
              <strong
                >A Current-Mode Digital AOT 4-Phase Buck Voltage Regulator </strong
              ><br />
              <span style="color: #666666">
                M. Choi, C.-H. Kye, J. Oh, <u>M.-S. Choo</u>, and D.-K.
                Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Solid-State Circuits Letters (SSC-L)</span
                >, 2019</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8771119"
                >Link</a
              >]
            </p>
            <!-- C6-->
            <p>
              <strong
                >A 4-to-20Gb/s 1.87 pJ/b referenceless digital CDR with
                unlimited frequency detection capability in 65nm CMOS </strong
              ><br />
              <span style="color: #666666">
                K. Park, K. Lee, S.-Y. Cho, J. Lee, J. Hwang, <u>M.-S. Choo</u>,
                and D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Symposium on VLSI Circuits (VLSIC)</span
                >, 2019</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8778157"
                >Link</a
              >]
            </p>
            <!-- C5-->
            <p>
              <strong
                >A Synthesizable Digital AOT 4-Phase Buck Voltage Regulator for
                Digital Systems with 0.0054mm2 Controller and 80ns Recovery Time </strong
              ><br />
              <span style="color: #666666">
                M. Choi, C.-H. Kye, J. Oh, <u>M.-S. Choo</u>, and D.-K.
                Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE International Solid-State Circuits Conference
                  (ISSCC)</span
                >, 2019</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8662453"
                >Link</a
              >]
            </p>
            <!-- 2018 -->
            <!-- C4-->
            <p>
              <strong
                >A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate All-Digital
                Injection-Locked Clock and Data Recovery with Maximum
                Timing-Margin Tracking Loop </strong
              ><br />
              <span style="color: #666666">
                <u>M.-S. Choo</u>, H.-G. Ko, S.-Y. Cho, K. Lee, and D.-K.
                Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Asian Solid-State Circuits Conference (A-SSCC) invited
                  to JSSC</span
                >, 2018</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8579270"
                >Link</a
              >]
            </p>
            <!-- J4-->
            <p>
              <strong
                >An optimum injection-timing tracking loop for 5-GHz,
                1.13-mW/GHz RO-based injection-locked PLL with 152-fs integrated
                jitter </strong
              ><br />
              <span style="color: #666666">
                <u>M.-S. Choo</u>, H.-G. Ko, S.-Y. Cho, K. Lee, and D.-K.
                Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Transactions on Circuits and Systems-II: Express Briefs
                  (TCAS-II)</span
                >, 2018</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8514813"
                >Link</a
              >]
            </p>
            <!-- J3-->
            <p>
              <strong
                >A 2.5–5.6 GHz subharmonically injection-locked all-digital PLL
                with dual-edge complementary switched injection</strong
              ><br />
              <span style="color: #666666">
                S.-Y. Cho, S. Kim, <u>M.-S. Choo</u>, H.-G. Ko, J. Lee, W. Bae,
                and D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Transactions on Circuits and Systems-I: Regular Links
                  (TCAS-I)</span
                >, 2018</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8292824"
                >Link</a
              >]
            </p>
            <!-- 2017 -->
            <!-- J2-->
            <p>
              <strong
                >A 55.1 mW 1.62-to-8.1 Gb/s video interface receiver generating
                up to 680 MHz stream clock over 20 dB loss channel</strong
              ><br />
              <span style="color: #666666">
                K. Park, J. Lee, K. Lee,<u>M.-S. Choo</u>, S. Jang, S.-H. Chu,
                S. Kim, and D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE Transactions on Circuits and Systems-II: Express Briefs
                  (TCAS-II)</span
                >, 2017</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/8022928"
                >Link</a
              >]
            </p>

            <!-- C3-->
            <p>
              <strong
                >A 2.5GHz injection-locked ADPLL with 197fsrms integrated jitter
                and −65dBc reference spur using time-division dual
                calibration</strong
              ><br />
              <span style="color: #666666">
                S. Kim, H.-G. Ko, S.-Y. Cho, J. Lee, S. Shin, <u>M.-S. Choo</u>,
                H. Chi, and D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE International Solid-State Circuits Conference
                  (ISSCC)</span
                >, 2017</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/7870477"
                >Link</a
              >]
            </p>

            <!-- 2016-->
            <!-- J1-->
            <p>
              <strong
                >A 285-fs<sub>rms</sub> Integrated Jitter Injection-Locked Ring
                PLL with Charge-Stored Complementary Switch Injection
                Technique</strong
              ><br />
              <span style="color: #666666">
                S. Kim, S. Jang, S.-Y. Cho, <u>M.-S. Choo</u>, G.-S. Jeong, W.
                Bae, and D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >Journal of Semiconductor Technology and Science (JSTS)</span
                >, 2016</em
              >
              [<a
                href="https://koreascience.kr/article/JAKO201607959403082.page"
                >Link</a
              >]
            </p>
            <!-- C2 -->
            <p>
              <strong
                >A theoretical analysis of phase shift in pulse injection-locked
                oscillators</strong
              ><br />
              <span style="color: #666666">
                J. Lee, S. Kim, <u>M.-S. Choo</u>, S.-Y. Cho, H.-G. Ko, D.-K.
                Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >IEEE International Symposium on Circuits and Systems
                  (ISCAS)</span
                >, 2016</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/7538886"
                >Link</a
              >]
            </p>
            <!-- 2015 -->
            <!-- C1 -->
            <p>
              <strong
                >A 5-GHz subharmonically injection-locked all-digital PLL with
                complementary switched injection</strong
              ><br />
              <span style="color: #666666">
                S.-Y. Cho, S. Kim, <u>M.-S. Choo</u>, J. Lee, H.-G. Ko, S. Jang,
                S.-H. Chu, W. Bae, Y. Kim, and D.-K. Jeong</span
              ><br />
              <em
                ><span style="color: #770001"
                  >European Solid-State Circuits Conference (ESSCIRC)</span
                >, 2015</em
              >
              [<a href="https://ieeexplore.ieee.org/abstract/document/7313908"
                >Link</a
              >]
            </p>
          </div>
        </div>
      </div>
    </section>

    <section id="teaching" class="home-section wg-blank">
      <div class="container">
        <div class="row">
          <div class="col-12 col-lg-4 section-heading">
            <h1>Teaching</h1>
          </div>
          <div class="col-12 col-lg-8">
            <h5 id="courses">Courses</h5>
            <ul>
              <li>ITE4003 : SOC Design (Undergraduate, Fall 2022)</li>
              <li>
                EEN3007: Advanced Electronic Circuit and Laboratory
                (Undergraduate, Fall 2022)
              </li>
              <li>
                EEN3007: Advanced Electronic Circuit and Laboratory
                (Undergraduate, English, Fall 2022)
              </li>
              <li>
                EEN3001: Electronic Engineering Capstone Design1 (Undergraduate,
                Fall 2022)
              </li>

              <li>ELE2003: Circuit Theory (Undergraduate, Spring 2022)</li>
              <li>
                COE3051: Engineering Mathematics 1 (Undergraduate, English,
                Spring 2022)
              </li>
              <li>
                EEN3003: Electrical Engineering Lab Practice 1 (Undergraduate,
                Spring 2022)
              </li>
              <li>
                EEN4006: Electrical Engineering Lab Practice 3 (Undergraduate,
                Spring 2022)
              </li>
              <li>
                VCC1001: IC-PBL and Visioning (Undergraduate, Spring 2022)
              </li>
            </ul>
          </div>
        </div>
      </div>
    </section>

    <section id="contact" class="home-section wg-contact">
      <div class="container">
        <div class="row contact-widget">
          <div class="col-12 col-lg-4 section-heading">
            <h1>Contact</h1>
          </div>
          <div class="col-12 col-lg-8">
            <ul class="fa-ul contact-ul" style="margin-left: 0">
              <li class="contact-icon">
                <img class="mail-icon" src="img/mail-svg.svg" />
                <span id="person-email" itemprop="email"
                  >mschoo@hanyang.ac.kr</span
                >
              </li>

              <li class="contact-icon">
                <img class="location-icon" src="img/location-svg.svg" />
                <span id="person-address"
                  >55, Hanyangdaehak-ro, Sangnok-gu, Ansan-si, Gyeonggi-do,
                  Republic of Korea</span
                >
              </li>

              <li class="contact-icon">
                <img class="office-hour-icon" src="img/office-hour-svg.svg" />
                <span id="office-hour"
                  >Wed. 09:00 ~ 10:00, and by appointment.</span
                >
              </li>
            </ul>
          </div>
        </div>
      </div>
    </section>
    <script src="js/script.js"></script>
    <script src="js/academic.min.dc856155b640fa1cd8bd8b7b068fe79c.js"></script>
  </body>
</html>
