# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

DAC:
  CTL:
    DDUDRIE0:
      Disabled: [0, "DAC DMA Underrun Interrupt disabled"]
      Enabled: [1, "DAC DMA Underrun Interrupt enabled"]
    DDMAEN0:
      Disabled: [0, "DAC DMA mode disabled"]
      Enabled: [1, "DAC DMA mode enabled"]
    DTSEL0:
      TIMER5_TRGO: [0, "Timer 5 TRGO event"]
      TIMER2_TRGO: [1, "Timer 2 TRGO event"]
      TIMER14_TRGO: [3, "Timer 14 TRGO event"]
      TIMER1_TRGO: [4, "Timer 1 TRGO event"]
      EXTERNAL9: [6, "External line9"]
      SOFTWARE: [7, "Software trigger"]
    DTEN0:
      Disabled: [0, "DAC trigger disabled"]
      Enabled: [1, "DAC trigger enabled"]
    DBOFF0:
      Enabled: [0, "DAC X output buffer enabled"]
      Disabled: [1, "DAC X output buffer disabled"]
    DEN0:
      Disabled: [0, "DAC channel disabled"]
      Enabled: [1, "DAC channel enabled"]
  SWT:
    SWTR0:
      Disabled: [0, "DAC channel X software trigger disabled"]
      Enabled: [1, "DAC channel X software trigger enabled"]
  DAC0_R12DH:
    DAC0_DH: [0, 0xFFF]
  DAC0_L12DH:
    DAC0_DH: [0, 0xFFF]
  DAC0_R8DH:
    DAC0_DH: [0, 0xFF]
  DAC0_DO:
    DAC0_DO: [0, 0xFFF]
  STAT:
    DDUDR0:
      NoUnderrun: [0, "No DMA underrun error condition occurred"]
      Underrun: [1, "DMA underrun error condition occurred"]
