/*************************************************************************************
                                This file is the GD32E103 
						GD seiral mpu DMA congfig trans & receive data
*************************************************************************************/
//Include files
#include "Dmaconfig.h"


/*******************************************************************************
Name:   
Func:   
Para:   
Retn:   
*******************************************************************************/
void DMA_Rcv_TransDataParaConfig( PS_COMM_BUFPARA ppara )
{
	dma_parameter_struct dma_init_struct;
	
	//DMA0-CH3 interrupt config
	nvic_irq_enable(DMA0_Channel3_IRQn, 0, 0);
	
    /* enable DMA0 clock */
    rcu_periph_clock_enable( RCU_DMA0 );
    
    /* deinitialize DMA channel3(USART0 TxD) */
    dma_deinit(DMA0, DMA_CH3);
    dma_struct_para_init(&dma_init_struct);

    dma_init_struct.direction = DMA_MEMORY_TO_PERIPHERAL;
    dma_init_struct.memory_addr = (uint32_t)ppara->psnd;
    dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
    dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
    dma_init_struct.number = 0;
    dma_init_struct.periph_addr =  ((uint32_t)USART0_ADDR_DATA);	//USART0 receive address
    dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
    dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
    dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
    dma_init(DMA0, DMA_CH3, &dma_init_struct);
    
    /* deinitialize DMA channel4 (USART0 RxD) */
    dma_deinit(DMA0, DMA_CH4);
    dma_struct_para_init(&dma_init_struct);

    dma_init_struct.direction = DMA_PERIPHERAL_TO_MEMORY;
    dma_init_struct.memory_addr = (uint32_t)ppara->prcv;
    dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
    dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
    dma_init_struct.number = ppara->rcvsize;
    dma_init_struct.periph_addr = (uint32_t)&USART_DATA(USART0);	//USART0_ADDR_DATA);
    dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
    dma_init_struct.memory_width = DMA_PERIPHERAL_WIDTH_8BIT;
    dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
    dma_init(DMA0, DMA_CH4, &dma_init_struct);
  
    /* configure DMA mode */
    dma_circulation_disable(DMA0, DMA_CH3);
    dma_memory_to_memory_disable(DMA0, DMA_CH3);
    dma_circulation_enable(DMA0, DMA_CH4);
    dma_memory_to_memory_disable(DMA0, DMA_CH4);
    
    
    dma_interrupt_enable(DMA0, DMA_CH3, DMA_INT_FTF);
    dma_interrupt_disable(DMA0, DMA_CH4, DMA_INT_FTF);
    usart_dma_transmit_config(USART0, USART_DENT_ENABLE);	/* USART DMA0 enable for transmission */
	dma_channel_enable(DMA0, DMA_CH4);
}


/*******************************************************************************
Name:   
Func:   
Para:   
Retn:   
*******************************************************************************/
void DMA0_Channel3_IRQHandler( void )
{
	if (dma_interrupt_flag_get( DMA0, DMA_CH3, DMA_FLAG_FTF) == SET)
	{
		dma_interrupt_flag_clear( DMA0, DMA_CH3, DMA_INT_FLAG_G );
	}
	
	//Run TIMER3 
    timer_interrupt_enable( TIMER3, TIMER_INT_UP );
    timer_enable(TIMER3);
}

