# UART
Verilog HDL used
currently working on this project.
