Classic Timing Analyzer report for cache
Thu Apr 26 18:54:49 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'tag[0]'
  7. Clock Setup: 'tag[2]'
  8. Clock Setup: 'tag[5]'
  9. Clock Setup: 'tag[4]'
 10. Clock Setup: 'write'
 11. Clock Setup: 'tag[1]'
 12. Clock Setup: 'tag[3]'
 13. Clock Hold: 'tag[0]'
 14. Clock Hold: 'tag[2]'
 15. Clock Hold: 'tag[5]'
 16. Clock Hold: 'tag[4]'
 17. Clock Hold: 'write'
 18. Clock Hold: 'tag[1]'
 19. tsu
 20. tco
 21. tpd
 22. th
 23. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.749 ns                                       ; tag[1]                                                                             ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; --         ; write    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.888 ns                                      ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we1                                                                                ; tag[4]     ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 7.523 ns                                       ; tag[3]                                                                             ; we1                                                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.986 ns                                      ; tag[1]                                                                             ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; --         ; tag[5]   ; 0            ;
; Clock Setup: 'tag[4]'        ; N/A                                      ; None          ; 240.44 MHz ( period = 4.159 ns )               ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[4]     ; tag[4]   ; 0            ;
; Clock Setup: 'tag[5]'        ; N/A                                      ; None          ; 244.68 MHz ( period = 4.087 ns )               ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[5]     ; tag[5]   ; 0            ;
; Clock Setup: 'tag[2]'        ; N/A                                      ; None          ; 248.51 MHz ( period = 4.024 ns )               ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[2]     ; tag[2]   ; 0            ;
; Clock Setup: 'tag[3]'        ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[3]     ; tag[3]   ; 0            ;
; Clock Setup: 'tag[1]'        ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[1]     ; tag[1]   ; 0            ;
; Clock Setup: 'write'         ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; write      ; write    ; 0            ;
; Clock Setup: 'tag[0]'        ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[0]     ; tag[0]   ; 0            ;
; Clock Hold: 'tag[4]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[4]     ; tag[4]   ; 3            ;
; Clock Hold: 'tag[5]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[5]     ; tag[5]   ; 3            ;
; Clock Hold: 'tag[2]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[2]     ; tag[2]   ; 3            ;
; Clock Hold: 'tag[0]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[0]     ; tag[0]   ; 3            ;
; Clock Hold: 'write'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; write      ; write    ; 3            ;
; Clock Hold: 'tag[1]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[1]     ; tag[1]   ; 2            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                    ;                                                                                    ;            ;          ; 17           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; tag[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; tag[2]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; tag[5]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; tag[4]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; write           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; tag[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; tag[3]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'tag[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[0]     ; tag[0]   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[0]     ; tag[0]   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[0]     ; tag[0]   ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'tag[2]'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 248.51 MHz ( period = 4.024 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[2]     ; tag[2]   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 252.97 MHz ( period = 3.953 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[2]     ; tag[2]   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 252.97 MHz ( period = 3.953 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[2]     ; tag[2]   ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'tag[5]'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 244.68 MHz ( period = 4.087 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[5]     ; tag[5]   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 249.00 MHz ( period = 4.016 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[5]     ; tag[5]   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 249.00 MHz ( period = 4.016 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[5]     ; tag[5]   ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'tag[4]'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 240.44 MHz ( period = 4.159 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[4]     ; tag[4]   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 244.62 MHz ( period = 4.088 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[4]     ; tag[4]   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 244.62 MHz ( period = 4.088 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[4]     ; tag[4]   ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'write'                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'tag[1]'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[1]     ; tag[1]   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[1]     ; tag[1]   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[1]     ; tag[1]   ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'tag[3]'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[3]     ; tag[3]   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[3]     ; tag[3]   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[3]     ; tag[3]   ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'tag[0]'                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[0]     ; tag[0]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[0]     ; tag[0]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[0]     ; tag[0]   ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'tag[2]'                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[2]     ; tag[2]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[2]     ; tag[2]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[2]     ; tag[2]   ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'tag[5]'                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[5]     ; tag[5]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[5]     ; tag[5]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[5]     ; tag[5]   ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'tag[4]'                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[4]     ; tag[4]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[4]     ; tag[4]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[4]     ; tag[4]   ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'write'                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'tag[1]'                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; tag[1]     ; tag[1]   ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; tag[1]     ; tag[1]   ; None                       ; None                       ; 0.609 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+--------+-----------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                  ; To Clock ;
+-------+--------------+------------+--------+-----------------------------------------------------+----------+
; N/A   ; None         ; 2.749 ns   ; tag[1] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] ; write    ;
; N/A   ; None         ; 2.746 ns   ; tag[0] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] ; write    ;
; N/A   ; None         ; 2.738 ns   ; tag[3] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] ; write    ;
; N/A   ; None         ; 2.389 ns   ; tag[3] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]   ; write    ;
; N/A   ; None         ; 2.387 ns   ; tag[0] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]   ; write    ;
; N/A   ; None         ; 2.377 ns   ; tag[1] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]   ; write    ;
; N/A   ; None         ; 2.287 ns   ; tag[1] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] ; tag[2]   ;
; N/A   ; None         ; 2.284 ns   ; tag[0] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] ; tag[2]   ;
; N/A   ; None         ; 2.278 ns   ; tag[0] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] ; write    ;
; N/A   ; None         ; 2.276 ns   ; tag[3] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] ; tag[2]   ;
; N/A   ; None         ; 2.271 ns   ; tag[3] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] ; write    ;
; N/A   ; None         ; 2.263 ns   ; tag[1] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] ; write    ;
; N/A   ; None         ; 1.975 ns   ; tag[1] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] ; tag[4]   ;
; N/A   ; None         ; 1.972 ns   ; tag[0] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] ; tag[4]   ;
; N/A   ; None         ; 1.964 ns   ; tag[3] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] ; tag[4]   ;
; N/A   ; None         ; 1.881 ns   ; tag[0] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] ; write    ;
; N/A   ; None         ; 1.875 ns   ; tag[3] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] ; write    ;
; N/A   ; None         ; 1.872 ns   ; tag[3] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]   ; tag[2]   ;
; N/A   ; None         ; 1.871 ns   ; tag[1] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] ; write    ;
; N/A   ; None         ; 1.870 ns   ; tag[0] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]   ; tag[2]   ;
; N/A   ; None         ; 1.863 ns   ; tag[1] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] ; tag[5]   ;
; N/A   ; None         ; 1.860 ns   ; tag[1] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]   ; tag[2]   ;
; N/A   ; None         ; 1.860 ns   ; tag[0] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] ; tag[5]   ;
; N/A   ; None         ; 1.852 ns   ; tag[3] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] ; tag[5]   ;
; N/A   ; None         ; 1.673 ns   ; tag[0] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] ; tag[2]   ;
; N/A   ; None         ; 1.667 ns   ; tag[3] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] ; tag[2]   ;
; N/A   ; None         ; 1.663 ns   ; tag[1] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] ; tag[2]   ;
; N/A   ; None         ; 1.651 ns   ; tag[0] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] ; tag[2]   ;
; N/A   ; None         ; 1.644 ns   ; tag[3] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] ; tag[2]   ;
; N/A   ; None         ; 1.636 ns   ; tag[1] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] ; tag[2]   ;
; N/A   ; None         ; 1.595 ns   ; tag[0] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] ; tag[5]   ;
; N/A   ; None         ; 1.594 ns   ; tag[3] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]   ; tag[5]   ;
; N/A   ; None         ; 1.592 ns   ; tag[0] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]   ; tag[5]   ;
; N/A   ; None         ; 1.589 ns   ; tag[3] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] ; tag[5]   ;
; N/A   ; None         ; 1.585 ns   ; tag[1] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] ; tag[5]   ;
; N/A   ; None         ; 1.582 ns   ; tag[1] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]   ; tag[5]   ;
; N/A   ; None         ; 1.497 ns   ; tag[0] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] ; tag[4]   ;
; N/A   ; None         ; 1.491 ns   ; tag[3] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] ; tag[4]   ;
; N/A   ; None         ; 1.487 ns   ; tag[1] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] ; tag[4]   ;
; N/A   ; None         ; 1.425 ns   ; tag[3] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]   ; tag[4]   ;
; N/A   ; None         ; 1.423 ns   ; tag[0] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]   ; tag[4]   ;
; N/A   ; None         ; 1.413 ns   ; tag[1] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]   ; tag[4]   ;
; N/A   ; None         ; 1.341 ns   ; tag[0] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] ; tag[4]   ;
; N/A   ; None         ; 1.334 ns   ; tag[3] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] ; tag[4]   ;
; N/A   ; None         ; 1.326 ns   ; tag[1] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] ; tag[4]   ;
; N/A   ; None         ; 1.240 ns   ; tag[0] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] ; tag[5]   ;
; N/A   ; None         ; 1.233 ns   ; tag[3] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] ; tag[5]   ;
; N/A   ; None         ; 1.225 ns   ; tag[1] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] ; tag[5]   ;
+-------+--------------+------------+--------+-----------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                           ;
+-------+--------------+------------+------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                               ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 12.888 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we1     ; tag[4]     ;
; N/A   ; None         ; 12.719 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we1     ; tag[5]     ;
; N/A   ; None         ; 12.441 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we1     ; tag[2]     ;
; N/A   ; None         ; 12.243 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we1     ; tag[4]     ;
; N/A   ; None         ; 12.074 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we1     ; tag[5]     ;
; N/A   ; None         ; 12.051 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we1     ; write      ;
; N/A   ; None         ; 11.813 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we0     ; tag[4]     ;
; N/A   ; None         ; 11.796 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we1     ; tag[2]     ;
; N/A   ; None         ; 11.644 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we0     ; tag[5]     ;
; N/A   ; None         ; 11.591 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we2     ; tag[4]     ;
; N/A   ; None         ; 11.478 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we2     ; tag[4]     ;
; N/A   ; None         ; 11.422 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we2     ; tag[5]     ;
; N/A   ; None         ; 11.406 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we1     ; write      ;
; N/A   ; None         ; 11.366 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we0     ; tag[2]     ;
; N/A   ; None         ; 11.309 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we2     ; tag[5]     ;
; N/A   ; None         ; 11.168 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we0     ; tag[4]     ;
; N/A   ; None         ; 11.144 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we2     ; tag[2]     ;
; N/A   ; None         ; 11.031 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we2     ; tag[2]     ;
; N/A   ; None         ; 10.999 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we0     ; tag[5]     ;
; N/A   ; None         ; 10.976 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we0     ; write      ;
; N/A   ; None         ; 10.754 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we2     ; write      ;
; N/A   ; None         ; 10.721 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we0     ; tag[2]     ;
; N/A   ; None         ; 10.641 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we2     ; write      ;
; N/A   ; None         ; 10.409 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; we1     ; tag[4]     ;
; N/A   ; None         ; 10.346 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we3     ; tag[4]     ;
; N/A   ; None         ; 10.331 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we0     ; write      ;
; N/A   ; None         ; 10.311 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; we1     ; tag[5]     ;
; N/A   ; None         ; 10.251 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; we1     ; tag[4]     ;
; N/A   ; None         ; 10.233 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; we1     ; tag[2]     ;
; N/A   ; None         ; 10.230 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we3     ; tag[4]     ;
; N/A   ; None         ; 10.177 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we3     ; tag[5]     ;
; N/A   ; None         ; 10.153 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; we1     ; tag[5]     ;
; N/A   ; None         ; 10.148 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; we1     ; tag[4]     ;
; N/A   ; None         ; 10.123 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we1     ; tag[0]     ;
; N/A   ; None         ; 10.075 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; we1     ; tag[2]     ;
; N/A   ; None         ; 10.061 ns  ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we3     ; tag[5]     ;
; N/A   ; None         ; 10.050 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; we1     ; tag[5]     ;
; N/A   ; None         ; 10.025 ns  ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; we1     ; write      ;
; N/A   ; None         ; 9.972 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; we1     ; tag[2]     ;
; N/A   ; None         ; 9.964 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we1     ; tag[1]     ;
; N/A   ; None         ; 9.899 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we3     ; tag[2]     ;
; N/A   ; None         ; 9.868 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we1     ; tag[3]     ;
; N/A   ; None         ; 9.867 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; we1     ; write      ;
; N/A   ; None         ; 9.783 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we3     ; tag[2]     ;
; N/A   ; None         ; 9.764 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; we1     ; write      ;
; N/A   ; None         ; 9.620 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; we2     ; tag[5]     ;
; N/A   ; None         ; 9.573 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; we2     ; tag[5]     ;
; N/A   ; None         ; 9.509 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we3     ; write      ;
; N/A   ; None         ; 9.508 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; we2     ; tag[4]     ;
; N/A   ; None         ; 9.499 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; we2     ; tag[5]     ;
; N/A   ; None         ; 9.478 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we1     ; tag[0]     ;
; N/A   ; None         ; 9.461 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; we2     ; tag[4]     ;
; N/A   ; None         ; 9.393 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we3     ; write      ;
; N/A   ; None         ; 9.387 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; we2     ; tag[4]     ;
; N/A   ; None         ; 9.319 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we1     ; tag[1]     ;
; N/A   ; None         ; 9.223 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we1     ; tag[3]     ;
; N/A   ; None         ; 9.196 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; we2     ; tag[2]     ;
; N/A   ; None         ; 9.149 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; we2     ; tag[2]     ;
; N/A   ; None         ; 9.075 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; we2     ; tag[2]     ;
; N/A   ; None         ; 9.048 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we0     ; tag[0]     ;
; N/A   ; None         ; 8.967 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; we0     ; tag[4]     ;
; N/A   ; None         ; 8.936 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; we0     ; tag[4]     ;
; N/A   ; None         ; 8.889 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we0     ; tag[1]     ;
; N/A   ; None         ; 8.839 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; we0     ; tag[4]     ;
; N/A   ; None         ; 8.826 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we2     ; tag[0]     ;
; N/A   ; None         ; 8.798 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; we0     ; tag[5]     ;
; N/A   ; None         ; 8.793 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we0     ; tag[3]     ;
; N/A   ; None         ; 8.767 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; we0     ; tag[5]     ;
; N/A   ; None         ; 8.734 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; we2     ; write      ;
; N/A   ; None         ; 8.733 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.713 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we2     ; tag[0]     ;
; N/A   ; None         ; 8.702 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.687 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; we2     ; write      ;
; N/A   ; None         ; 8.670 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; we0     ; tag[5]     ;
; N/A   ; None         ; 8.667 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we2     ; tag[1]     ;
; N/A   ; None         ; 8.613 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; we2     ; write      ;
; N/A   ; None         ; 8.605 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.571 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we2     ; tag[3]     ;
; N/A   ; None         ; 8.564 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.554 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we2     ; tag[1]     ;
; N/A   ; None         ; 8.533 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.527 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.520 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; we0     ; tag[2]     ;
; N/A   ; None         ; 8.489 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.489 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; we0     ; tag[2]     ;
; N/A   ; None         ; 8.458 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we2     ; tag[3]     ;
; N/A   ; None         ; 8.436 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.426 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.403 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we0     ; tag[0]     ;
; N/A   ; None         ; 8.401 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; tag3[1] ; tag[5]     ;
; N/A   ; None         ; 8.392 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; we0     ; tag[2]     ;
; N/A   ; None         ; 8.388 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.375 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; tag1[0] ; tag[4]     ;
; N/A   ; None         ; 8.300 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; tag3[1] ; tag[4]     ;
; N/A   ; None         ; 8.295 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.286 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; miss    ; tag[2]     ;
; N/A   ; None         ; 8.280 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.277 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; tag1[0] ; tag[5]     ;
; N/A   ; None         ; 8.275 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; tag0[1] ; tag[4]     ;
; N/A   ; None         ; 8.261 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; tag2[3] ; tag[5]     ;
; N/A   ; None         ; 8.255 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; miss    ; tag[2]     ;
; N/A   ; None         ; 8.248 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.244 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we0     ; tag[1]     ;
; N/A   ; None         ; 8.243 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.199 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; tag1[0] ; tag[2]     ;
; N/A   ; None         ; 8.190 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; we3     ; tag[5]     ;
; N/A   ; None         ; 8.183 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.182 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.174 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.171 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; tag3[0] ; tag[5]     ;
; N/A   ; None         ; 8.158 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; miss    ; tag[2]     ;
; N/A   ; None         ; 8.152 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; we3     ; tag[5]     ;
; N/A   ; None         ; 8.149 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; tag2[3] ; tag[4]     ;
; N/A   ; None         ; 8.148 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we0     ; tag[3]     ;
; N/A   ; None         ; 8.142 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.136 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.122 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.116 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 8.113 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; tag2[0] ; tag[5]     ;
; N/A   ; None         ; 8.106 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; tag0[1] ; tag[5]     ;
; N/A   ; None         ; 8.104 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 8.089 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; we3     ; tag[4]     ;
; N/A   ; None         ; 8.078 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 8.070 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; tag3[0] ; tag[4]     ;
; N/A   ; None         ; 8.062 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.051 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; we3     ; tag[4]     ;
; N/A   ; None         ; 8.024 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 8.019 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[4]     ;
; N/A   ; None         ; 8.003 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; we0     ; write      ;
; N/A   ; None         ; 8.001 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; tag2[0] ; tag[4]     ;
; N/A   ; None         ; 7.991 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; tag1[0] ; write      ;
; N/A   ; None         ; 7.990 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; tag3[1] ; tag[2]     ;
; N/A   ; None         ; 7.972 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; we0     ; write      ;
; N/A   ; None         ; 7.946 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 7.921 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[5]     ;
; N/A   ; None         ; 7.906 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; we3     ; tag[5]     ;
; N/A   ; None         ; 7.896 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; write      ;
; N/A   ; None         ; 7.875 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; we0     ; write      ;
; N/A   ; None         ; 7.871 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 7.843 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 7.837 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; tag2[3] ; tag[2]     ;
; N/A   ; None         ; 7.832 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 7.828 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; tag0[1] ; tag[2]     ;
; N/A   ; None         ; 7.824 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 7.805 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; we3     ; tag[4]     ;
; N/A   ; None         ; 7.786 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; tag3[3] ; tag[5]     ;
; N/A   ; None         ; 7.779 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; we3     ; tag[2]     ;
; N/A   ; None         ; 7.769 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; miss    ; write      ;
; N/A   ; None         ; 7.760 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; tag3[0] ; tag[2]     ;
; N/A   ; None         ; 7.750 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; tag[2]     ;
; N/A   ; None         ; 7.741 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; we3     ; tag[2]     ;
; N/A   ; None         ; 7.738 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; write      ;
; N/A   ; None         ; 7.738 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; miss    ; write      ;
; N/A   ; None         ; 7.689 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; tag2[0] ; tag[2]     ;
; N/A   ; None         ; 7.685 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; tag3[3] ; tag[4]     ;
; N/A   ; None         ; 7.641 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; miss    ; write      ;
; N/A   ; None         ; 7.635 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; write      ;
; N/A   ; None         ; 7.587 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; tag0[3] ; tag[4]     ;
; N/A   ; None         ; 7.581 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we3     ; tag[0]     ;
; N/A   ; None         ; 7.495 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; we3     ; tag[2]     ;
; N/A   ; None         ; 7.489 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; write      ;
; N/A   ; None         ; 7.465 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we3     ; tag[0]     ;
; N/A   ; None         ; 7.451 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; write      ;
; N/A   ; None         ; 7.422 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we3     ; tag[1]     ;
; N/A   ; None         ; 7.418 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; tag0[3] ; tag[5]     ;
; N/A   ; None         ; 7.409 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; write      ;
; N/A   ; None         ; 7.375 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; tag3[3] ; tag[2]     ;
; N/A   ; None         ; 7.375 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                ; tag2[3] ; write      ;
; N/A   ; None         ; 7.363 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; tag3[1] ; write      ;
; N/A   ; None         ; 7.362 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; miss    ; write      ;
; N/A   ; None         ; 7.326 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] ; we3     ; tag[3]     ;
; N/A   ; None         ; 7.311 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                  ; tag0[1] ; write      ;
; N/A   ; None         ; 7.306 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we3     ; tag[1]     ;
; N/A   ; None         ; 7.288 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; miss    ; write      ;
; N/A   ; None         ; 7.227 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                ; tag2[0] ; write      ;
; N/A   ; None         ; 7.214 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; tag0[0] ; tag[4]     ;
; N/A   ; None         ; 7.210 ns   ; counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] ; we3     ; tag[3]     ;
; N/A   ; None         ; 7.205 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; miss    ; write      ;
; N/A   ; None         ; 7.152 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                ; we3     ; write      ;
; N/A   ; None         ; 7.147 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; tag1[1] ; tag[4]     ;
; N/A   ; None         ; 7.140 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; tag0[3] ; tag[2]     ;
; N/A   ; None         ; 7.133 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; tag3[0] ; write      ;
; N/A   ; None         ; 7.114 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                ; we3     ; write      ;
; N/A   ; None         ; 7.049 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; tag1[1] ; tag[5]     ;
; N/A   ; None         ; 7.045 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; tag0[0] ; tag[5]     ;
; N/A   ; None         ; 6.971 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; tag1[1] ; tag[2]     ;
; N/A   ; None         ; 6.868 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; we3     ; write      ;
; N/A   ; None         ; 6.767 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; tag2[1] ; tag[5]     ;
; N/A   ; None         ; 6.767 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; tag0[0] ; tag[2]     ;
; N/A   ; None         ; 6.763 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                ; tag1[1] ; write      ;
; N/A   ; None         ; 6.748 ns   ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                ; tag3[3] ; write      ;
; N/A   ; None         ; 6.715 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; tag1[3] ; tag[4]     ;
; N/A   ; None         ; 6.655 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; tag2[1] ; tag[4]     ;
; N/A   ; None         ; 6.623 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                  ; tag0[3] ; write      ;
; N/A   ; None         ; 6.617 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; tag1[3] ; tag[5]     ;
; N/A   ; None         ; 6.539 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; tag1[3] ; tag[2]     ;
; N/A   ; None         ; 6.343 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; tag2[1] ; tag[2]     ;
; N/A   ; None         ; 6.331 ns   ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                ; tag1[3] ; write      ;
; N/A   ; None         ; 6.250 ns   ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                  ; tag0[0] ; write      ;
; N/A   ; None         ; 5.881 ns   ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                ; tag2[1] ; write      ;
+-------+--------------+------------+------------------------------------------------------------------------------------+---------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+--------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To   ;
+-------+-------------------+-----------------+--------+------+
; N/A   ; None              ; 7.523 ns        ; tag[3] ; we1  ;
; N/A   ; None              ; 7.383 ns        ; tag[1] ; we1  ;
; N/A   ; None              ; 7.133 ns        ; tag[0] ; we1  ;
; N/A   ; None              ; 7.101 ns        ; tag[4] ; we1  ;
; N/A   ; None              ; 7.003 ns        ; tag[5] ; we1  ;
; N/A   ; None              ; 6.925 ns        ; tag[2] ; we1  ;
; N/A   ; None              ; 6.769 ns        ; tag[3] ; we2  ;
; N/A   ; None              ; 6.717 ns        ; write  ; we1  ;
; N/A   ; None              ; 6.607 ns        ; tag[1] ; we2  ;
; N/A   ; None              ; 6.578 ns        ; tag[5] ; we2  ;
; N/A   ; None              ; 6.519 ns        ; tag[0] ; we2  ;
; N/A   ; None              ; 6.466 ns        ; tag[4] ; we2  ;
; N/A   ; None              ; 6.451 ns        ; tag[4] ; we0  ;
; N/A   ; None              ; 6.282 ns        ; tag[5] ; we0  ;
; N/A   ; None              ; 6.202 ns        ; tag[0] ; we0  ;
; N/A   ; None              ; 6.154 ns        ; tag[2] ; we2  ;
; N/A   ; None              ; 6.043 ns        ; tag[1] ; we0  ;
; N/A   ; None              ; 6.004 ns        ; tag[2] ; we0  ;
; N/A   ; None              ; 5.968 ns        ; tag[0] ; miss ;
; N/A   ; None              ; 5.965 ns        ; tag[4] ; miss ;
; N/A   ; None              ; 5.947 ns        ; tag[3] ; we0  ;
; N/A   ; None              ; 5.809 ns        ; tag[1] ; miss ;
; N/A   ; None              ; 5.796 ns        ; tag[5] ; miss ;
; N/A   ; None              ; 5.713 ns        ; tag[3] ; miss ;
; N/A   ; None              ; 5.692 ns        ; write  ; we2  ;
; N/A   ; None              ; 5.518 ns        ; tag[2] ; miss ;
; N/A   ; None              ; 5.487 ns        ; tag[5] ; we3  ;
; N/A   ; None              ; 5.487 ns        ; write  ; we0  ;
; N/A   ; None              ; 5.386 ns        ; tag[4] ; we3  ;
; N/A   ; None              ; 5.375 ns        ; tag[3] ; we3  ;
; N/A   ; None              ; 5.366 ns        ; tag[1] ; we3  ;
; N/A   ; None              ; 5.121 ns        ; tag[0] ; we3  ;
; N/A   ; None              ; 5.076 ns        ; tag[2] ; we3  ;
; N/A   ; None              ; 4.449 ns        ; write  ; we3  ;
+-------+-------------------+-----------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+--------+-----------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                  ; To Clock ;
+---------------+-------------+-----------+--------+-----------------------------------------------------+----------+
; N/A           ; None        ; -0.986 ns ; tag[1] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] ; tag[5]   ;
; N/A           ; None        ; -0.994 ns ; tag[3] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] ; tag[5]   ;
; N/A           ; None        ; -1.001 ns ; tag[0] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] ; tag[5]   ;
; N/A           ; None        ; -1.087 ns ; tag[1] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] ; tag[4]   ;
; N/A           ; None        ; -1.095 ns ; tag[3] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] ; tag[4]   ;
; N/A           ; None        ; -1.102 ns ; tag[0] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] ; tag[4]   ;
; N/A           ; None        ; -1.174 ns ; tag[1] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]   ; tag[4]   ;
; N/A           ; None        ; -1.184 ns ; tag[0] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]   ; tag[4]   ;
; N/A           ; None        ; -1.186 ns ; tag[3] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]   ; tag[4]   ;
; N/A           ; None        ; -1.248 ns ; tag[1] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] ; tag[4]   ;
; N/A           ; None        ; -1.252 ns ; tag[3] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] ; tag[4]   ;
; N/A           ; None        ; -1.258 ns ; tag[0] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] ; tag[4]   ;
; N/A           ; None        ; -1.343 ns ; tag[1] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]   ; tag[5]   ;
; N/A           ; None        ; -1.346 ns ; tag[1] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] ; tag[5]   ;
; N/A           ; None        ; -1.350 ns ; tag[3] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] ; tag[5]   ;
; N/A           ; None        ; -1.353 ns ; tag[0] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]   ; tag[5]   ;
; N/A           ; None        ; -1.355 ns ; tag[3] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]   ; tag[5]   ;
; N/A           ; None        ; -1.356 ns ; tag[0] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] ; tag[5]   ;
; N/A           ; None        ; -1.397 ns ; tag[1] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] ; tag[2]   ;
; N/A           ; None        ; -1.405 ns ; tag[3] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] ; tag[2]   ;
; N/A           ; None        ; -1.412 ns ; tag[0] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] ; tag[2]   ;
; N/A           ; None        ; -1.424 ns ; tag[1] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] ; tag[2]   ;
; N/A           ; None        ; -1.428 ns ; tag[3] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] ; tag[2]   ;
; N/A           ; None        ; -1.434 ns ; tag[0] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] ; tag[2]   ;
; N/A           ; None        ; -1.613 ns ; tag[3] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] ; tag[5]   ;
; N/A           ; None        ; -1.621 ns ; tag[1] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]   ; tag[2]   ;
; N/A           ; None        ; -1.621 ns ; tag[0] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] ; tag[5]   ;
; N/A           ; None        ; -1.624 ns ; tag[1] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] ; tag[5]   ;
; N/A           ; None        ; -1.631 ns ; tag[0] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]   ; tag[2]   ;
; N/A           ; None        ; -1.632 ns ; tag[1] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] ; write    ;
; N/A           ; None        ; -1.633 ns ; tag[3] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]   ; tag[2]   ;
; N/A           ; None        ; -1.636 ns ; tag[3] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] ; write    ;
; N/A           ; None        ; -1.642 ns ; tag[0] ; tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] ; write    ;
; N/A           ; None        ; -1.725 ns ; tag[3] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] ; tag[4]   ;
; N/A           ; None        ; -1.733 ns ; tag[0] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] ; tag[4]   ;
; N/A           ; None        ; -1.736 ns ; tag[1] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] ; tag[4]   ;
; N/A           ; None        ; -2.024 ns ; tag[1] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] ; write    ;
; N/A           ; None        ; -2.032 ns ; tag[3] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] ; write    ;
; N/A           ; None        ; -2.037 ns ; tag[3] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] ; tag[2]   ;
; N/A           ; None        ; -2.039 ns ; tag[0] ; tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] ; write    ;
; N/A           ; None        ; -2.045 ns ; tag[0] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] ; tag[2]   ;
; N/A           ; None        ; -2.048 ns ; tag[1] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] ; tag[2]   ;
; N/A           ; None        ; -2.138 ns ; tag[1] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]   ; write    ;
; N/A           ; None        ; -2.148 ns ; tag[0] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]   ; write    ;
; N/A           ; None        ; -2.150 ns ; tag[3] ; tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]   ; write    ;
; N/A           ; None        ; -2.499 ns ; tag[3] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] ; write    ;
; N/A           ; None        ; -2.507 ns ; tag[0] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] ; write    ;
; N/A           ; None        ; -2.510 ns ; tag[1] ; tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] ; write    ;
+---------------+-------------+-----------+--------+-----------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 26 18:54:48 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cache -c cache --timing_analysis_only
Info: Timing Analysis is analyzing one or more registers as latches
    Info: Register tag_register:inst51|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register tag_register:inst51|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register tag_register:inst51|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register tag_register:inst52|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register tag_register:inst52|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register tag_register:inst52|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register tag_register:inst|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register tag_register:inst|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register tag_register:inst|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register tag_register:inst|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register tag_register:inst|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register tag_register:inst|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register tag_register:inst53|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register tag_register:inst53|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register tag_register:inst53|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3] is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "tag[0]" is an undefined clock
    Info: Assuming node "tag[2]" is an undefined clock
    Info: Assuming node "tag[5]" is an undefined clock
    Info: Assuming node "tag[4]" is an undefined clock
    Info: Assuming node "write" is an undefined clock
    Info: Assuming node "tag[1]" is an undefined clock
    Info: Assuming node "tag[3]" is an undefined clock
Warning: Found 42 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "write_counter:inst27|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "write_counter:inst12|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "write_counter:inst21|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "write_counter:inst24|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst58" as buffer
    Info: Detected gated clock "inst60" as buffer
    Info: Detected gated clock "inst61" as buffer
    Info: Detected ripple clock "tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "tag_register:inst53|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "tag_register:inst53|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "tag_register:inst53|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "tag_register:inst|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "tag_register:inst|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "tag_register:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected gated clock "inst29~1" as buffer
    Info: Detected gated clock "inst29~0" as buffer
    Info: Detected gated clock "inst14~1" as buffer
    Info: Detected gated clock "inst14~0" as buffer
    Info: Detected ripple clock "tag_register:inst52|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "tag_register:inst52|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "tag_register:inst52|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "tag_register:inst51|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "tag_register:inst51|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "tag_register:inst51|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "inst23~1" as buffer
    Info: Detected gated clock "inst26~1" as buffer
    Info: Detected gated clock "inst26~0" as buffer
    Info: Detected gated clock "inst23~0" as buffer
    Info: Detected ripple clock "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" as buffer
Info: Clock "tag[0]" Internal fmax is restricted to 500.0 MHz between source register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1'
            Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
            Info: Total cell delay = 0.680 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.964 ns
            Info: + Shortest clock path from clock "tag[0]" to destination register is 3.190 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 12; CLK Node = 'tag[0]'
                Info: 2: + IC(0.908 ns) + CELL(0.053 ns) = 1.770 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'inst23~1'
                Info: 3: + IC(0.527 ns) + CELL(0.053 ns) = 2.350 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
                Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.190 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
                Info: Total cell delay = 1.533 ns ( 48.06 % )
                Info: Total interconnect delay = 1.657 ns ( 51.94 % )
            Info: - Longest clock path from clock "tag[0]" to source register is 4.154 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 12; CLK Node = 'tag[0]'
                Info: 2: + IC(0.947 ns) + CELL(0.272 ns) = 2.028 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
                Info: 3: + IC(0.548 ns) + CELL(0.272 ns) = 2.848 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
                Info: 4: + IC(0.238 ns) + CELL(0.228 ns) = 3.314 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
                Info: 5: + IC(0.222 ns) + CELL(0.618 ns) = 4.154 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.199 ns ( 52.94 % )
                Info: Total interconnect delay = 1.955 ns ( 47.06 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "tag[2]" has Internal fmax of 248.51 MHz between source register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]" (period= 4.024 ns)
    Info: + Longest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: - Smallest clock skew is -3.160 ns
        Info: + Shortest clock path from clock "tag[2]" to destination register is 3.312 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 12; CLK Node = 'tag[2]'
            Info: 2: + IC(0.917 ns) + CELL(0.053 ns) = 1.777 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 2; COMB Node = 'inst26~0'
            Info: 3: + IC(0.349 ns) + CELL(0.346 ns) = 2.472 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.312 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.824 ns ( 55.07 % )
            Info: Total interconnect delay = 1.488 ns ( 44.93 % )
        Info: - Longest clock path from clock "tag[2]" to source register is 6.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 12; CLK Node = 'tag[2]'
            Info: 2: + IC(0.922 ns) + CELL(0.053 ns) = 1.782 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'inst14~0'
            Info: 3: + IC(0.343 ns) + CELL(0.272 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 5; COMB Node = 'inst58'
            Info: 4: + IC(0.538 ns) + CELL(0.761 ns) = 3.696 ns; Loc. = LCFF_X21_Y23_N9; Fanout = 2; REG Node = 'tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 5: + IC(0.272 ns) + CELL(0.378 ns) = 4.346 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
            Info: 6: + IC(0.548 ns) + CELL(0.272 ns) = 5.166 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 7: + IC(0.238 ns) + CELL(0.228 ns) = 5.632 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 8: + IC(0.222 ns) + CELL(0.618 ns) = 6.472 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.389 ns ( 52.36 % )
            Info: Total interconnect delay = 3.083 ns ( 47.64 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "tag[5]" has Internal fmax of 244.68 MHz between source register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]" (period= 4.087 ns)
    Info: + Longest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: - Smallest clock skew is -3.223 ns
        Info: + Shortest clock path from clock "tag[5]" to destination register is 3.527 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H18; Fanout = 12; CLK Node = 'tag[5]'
            Info: 2: + IC(1.097 ns) + CELL(0.154 ns) = 2.051 ns; Loc. = LCCOMB_X19_Y23_N20; Fanout = 2; COMB Node = 'inst23~0'
            Info: 3: + IC(0.270 ns) + CELL(0.366 ns) = 2.687 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.527 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.938 ns ( 54.95 % )
            Info: Total interconnect delay = 1.589 ns ( 45.05 % )
        Info: - Longest clock path from clock "tag[5]" to source register is 6.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H18; Fanout = 12; CLK Node = 'tag[5]'
            Info: 2: + IC(1.106 ns) + CELL(0.154 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'inst14~0'
            Info: 3: + IC(0.343 ns) + CELL(0.272 ns) = 2.675 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 5; COMB Node = 'inst58'
            Info: 4: + IC(0.538 ns) + CELL(0.761 ns) = 3.974 ns; Loc. = LCFF_X21_Y23_N9; Fanout = 2; REG Node = 'tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 5: + IC(0.272 ns) + CELL(0.378 ns) = 4.624 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
            Info: 6: + IC(0.548 ns) + CELL(0.272 ns) = 5.444 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 7: + IC(0.238 ns) + CELL(0.228 ns) = 5.910 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 8: + IC(0.222 ns) + CELL(0.618 ns) = 6.750 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.483 ns ( 51.60 % )
            Info: Total interconnect delay = 3.267 ns ( 48.40 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "tag[4]" has Internal fmax of 240.44 MHz between source register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]" (period= 4.159 ns)
    Info: + Longest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: - Smallest clock skew is -3.295 ns
        Info: + Shortest clock path from clock "tag[4]" to destination register is 3.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 12; CLK Node = 'tag[4]'
            Info: 2: + IC(1.108 ns) + CELL(0.154 ns) = 2.089 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 2; COMB Node = 'inst26~0'
            Info: 3: + IC(0.349 ns) + CELL(0.346 ns) = 2.784 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.624 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.945 ns ( 53.67 % )
            Info: Total interconnect delay = 1.679 ns ( 46.33 % )
        Info: - Longest clock path from clock "tag[4]" to source register is 6.919 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 12; CLK Node = 'tag[4]'
            Info: 2: + IC(1.130 ns) + CELL(0.272 ns) = 2.229 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'inst14~0'
            Info: 3: + IC(0.343 ns) + CELL(0.272 ns) = 2.844 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 5; COMB Node = 'inst58'
            Info: 4: + IC(0.538 ns) + CELL(0.761 ns) = 4.143 ns; Loc. = LCFF_X21_Y23_N9; Fanout = 2; REG Node = 'tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 5: + IC(0.272 ns) + CELL(0.378 ns) = 4.793 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
            Info: 6: + IC(0.548 ns) + CELL(0.272 ns) = 5.613 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 7: + IC(0.238 ns) + CELL(0.228 ns) = 6.079 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 8: + IC(0.222 ns) + CELL(0.618 ns) = 6.919 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.628 ns ( 52.44 % )
            Info: Total interconnect delay = 3.291 ns ( 47.56 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "write" Internal fmax is restricted to 500.0 MHz between source register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1'
            Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
            Info: Total cell delay = 0.680 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.691 ns
            Info: + Shortest clock path from clock "write" to destination register is 5.391 ns
                Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'write'
                Info: 2: + IC(0.900 ns) + CELL(0.053 ns) = 1.772 ns; Loc. = LCCOMB_X19_Y23_N24; Fanout = 5; COMB Node = 'inst68'
                Info: 3: + IC(0.531 ns) + CELL(0.761 ns) = 3.064 ns; Loc. = LCFF_X22_Y23_N25; Fanout = 2; REG Node = 'tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]'
                Info: 4: + IC(0.303 ns) + CELL(0.154 ns) = 3.521 ns; Loc. = LCCOMB_X21_Y23_N28; Fanout = 2; COMB Node = 'inst29~1'
                Info: 5: + IC(0.511 ns) + CELL(0.053 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
                Info: 6: + IC(0.238 ns) + CELL(0.228 ns) = 4.551 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
                Info: 7: + IC(0.222 ns) + CELL(0.618 ns) = 5.391 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
                Info: Total cell delay = 2.686 ns ( 49.82 % )
                Info: Total interconnect delay = 2.705 ns ( 50.18 % )
            Info: - Longest clock path from clock "write" to source register is 6.082 ns
                Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'write'
                Info: 2: + IC(0.942 ns) + CELL(0.272 ns) = 2.033 ns; Loc. = LCCOMB_X19_Y23_N12; Fanout = 5; COMB Node = 'inst60'
                Info: 3: + IC(0.836 ns) + CELL(0.761 ns) = 3.630 ns; Loc. = LCFF_X21_Y26_N9; Fanout = 2; REG Node = 'tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]'
                Info: 4: + IC(0.675 ns) + CELL(0.357 ns) = 4.662 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'inst23~1'
                Info: 5: + IC(0.527 ns) + CELL(0.053 ns) = 5.242 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
                Info: 6: + IC(0.222 ns) + CELL(0.618 ns) = 6.082 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.880 ns ( 47.35 % )
                Info: Total interconnect delay = 3.202 ns ( 52.65 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "tag[1]" Internal fmax is restricted to 500.0 MHz between source register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1'
            Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
            Info: Total cell delay = 0.680 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.555 ns
            Info: + Shortest clock path from clock "tag[1]" to destination register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 12; CLK Node = 'tag[1]'
                Info: 2: + IC(0.939 ns) + CELL(0.272 ns) = 2.020 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'inst23~1'
                Info: 3: + IC(0.527 ns) + CELL(0.053 ns) = 2.600 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
                Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.440 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
                Info: Total cell delay = 1.752 ns ( 50.93 % )
                Info: Total interconnect delay = 1.688 ns ( 49.07 % )
            Info: - Longest clock path from clock "tag[1]" to source register is 3.995 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 12; CLK Node = 'tag[1]'
                Info: 2: + IC(0.906 ns) + CELL(0.154 ns) = 1.869 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
                Info: 3: + IC(0.548 ns) + CELL(0.272 ns) = 2.689 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
                Info: 4: + IC(0.238 ns) + CELL(0.228 ns) = 3.155 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
                Info: 5: + IC(0.222 ns) + CELL(0.618 ns) = 3.995 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 2.081 ns ( 52.09 % )
                Info: Total interconnect delay = 1.914 ns ( 47.91 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "tag[3]" Internal fmax is restricted to 500.0 MHz between source register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1'
            Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
            Info: Total cell delay = 0.680 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.319 ns
            Info: + Shortest clock path from clock "tag[3]" to destination register is 3.580 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 12; CLK Node = 'tag[3]'
                Info: 2: + IC(0.973 ns) + CELL(0.378 ns) = 2.160 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'inst23~1'
                Info: 3: + IC(0.527 ns) + CELL(0.053 ns) = 2.740 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
                Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.580 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 5; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]'
                Info: Total cell delay = 1.858 ns ( 51.90 % )
                Info: Total interconnect delay = 1.722 ns ( 48.10 % )
            Info: - Longest clock path from clock "tag[3]" to source register is 3.899 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 12; CLK Node = 'tag[3]'
                Info: 2: + IC(0.911 ns) + CELL(0.053 ns) = 1.773 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
                Info: 3: + IC(0.548 ns) + CELL(0.272 ns) = 2.593 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
                Info: 4: + IC(0.238 ns) + CELL(0.228 ns) = 3.059 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
                Info: 5: + IC(0.222 ns) + CELL(0.618 ns) = 3.899 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.980 ns ( 50.78 % )
                Info: Total interconnect delay = 1.919 ns ( 49.22 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "tag[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" for clock "tag[0]" (Hold time is 410 ps)
    Info: + Largest clock skew is 0.964 ns
        Info: + Longest clock path from clock "tag[0]" to destination register is 4.154 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 12; CLK Node = 'tag[0]'
            Info: 2: + IC(0.947 ns) + CELL(0.272 ns) = 2.028 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
            Info: 3: + IC(0.548 ns) + CELL(0.272 ns) = 2.848 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 4: + IC(0.238 ns) + CELL(0.228 ns) = 3.314 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 5: + IC(0.222 ns) + CELL(0.618 ns) = 4.154 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.199 ns ( 52.94 % )
            Info: Total interconnect delay = 1.955 ns ( 47.06 % )
        Info: - Shortest clock path from clock "tag[0]" to source register is 3.190 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 12; CLK Node = 'tag[0]'
            Info: 2: + IC(0.908 ns) + CELL(0.053 ns) = 1.770 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'inst23~1'
            Info: 3: + IC(0.527 ns) + CELL(0.053 ns) = 2.350 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.190 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.533 ns ( 48.06 % )
            Info: Total interconnect delay = 1.657 ns ( 51.94 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "tag[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" for clock "tag[2]" (Hold time is 2.606 ns)
    Info: + Largest clock skew is 3.160 ns
        Info: + Longest clock path from clock "tag[2]" to destination register is 6.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 12; CLK Node = 'tag[2]'
            Info: 2: + IC(0.922 ns) + CELL(0.053 ns) = 1.782 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'inst14~0'
            Info: 3: + IC(0.343 ns) + CELL(0.272 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 5; COMB Node = 'inst58'
            Info: 4: + IC(0.538 ns) + CELL(0.761 ns) = 3.696 ns; Loc. = LCFF_X21_Y23_N9; Fanout = 2; REG Node = 'tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 5: + IC(0.272 ns) + CELL(0.378 ns) = 4.346 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
            Info: 6: + IC(0.548 ns) + CELL(0.272 ns) = 5.166 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 7: + IC(0.238 ns) + CELL(0.228 ns) = 5.632 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 8: + IC(0.222 ns) + CELL(0.618 ns) = 6.472 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.389 ns ( 52.36 % )
            Info: Total interconnect delay = 3.083 ns ( 47.64 % )
        Info: - Shortest clock path from clock "tag[2]" to source register is 3.312 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 12; CLK Node = 'tag[2]'
            Info: 2: + IC(0.917 ns) + CELL(0.053 ns) = 1.777 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 2; COMB Node = 'inst26~0'
            Info: 3: + IC(0.349 ns) + CELL(0.346 ns) = 2.472 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.312 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.824 ns ( 55.07 % )
            Info: Total interconnect delay = 1.488 ns ( 44.93 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "tag[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" for clock "tag[5]" (Hold time is 2.669 ns)
    Info: + Largest clock skew is 3.223 ns
        Info: + Longest clock path from clock "tag[5]" to destination register is 6.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H18; Fanout = 12; CLK Node = 'tag[5]'
            Info: 2: + IC(1.106 ns) + CELL(0.154 ns) = 2.060 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'inst14~0'
            Info: 3: + IC(0.343 ns) + CELL(0.272 ns) = 2.675 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 5; COMB Node = 'inst58'
            Info: 4: + IC(0.538 ns) + CELL(0.761 ns) = 3.974 ns; Loc. = LCFF_X21_Y23_N9; Fanout = 2; REG Node = 'tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 5: + IC(0.272 ns) + CELL(0.378 ns) = 4.624 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
            Info: 6: + IC(0.548 ns) + CELL(0.272 ns) = 5.444 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 7: + IC(0.238 ns) + CELL(0.228 ns) = 5.910 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 8: + IC(0.222 ns) + CELL(0.618 ns) = 6.750 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.483 ns ( 51.60 % )
            Info: Total interconnect delay = 3.267 ns ( 48.40 % )
        Info: - Shortest clock path from clock "tag[5]" to source register is 3.527 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H18; Fanout = 12; CLK Node = 'tag[5]'
            Info: 2: + IC(1.097 ns) + CELL(0.154 ns) = 2.051 ns; Loc. = LCCOMB_X19_Y23_N20; Fanout = 2; COMB Node = 'inst23~0'
            Info: 3: + IC(0.270 ns) + CELL(0.366 ns) = 2.687 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.527 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.938 ns ( 54.95 % )
            Info: Total interconnect delay = 1.589 ns ( 45.05 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "tag[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" for clock "tag[4]" (Hold time is 2.741 ns)
    Info: + Largest clock skew is 3.295 ns
        Info: + Longest clock path from clock "tag[4]" to destination register is 6.919 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 12; CLK Node = 'tag[4]'
            Info: 2: + IC(1.130 ns) + CELL(0.272 ns) = 2.229 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'inst14~0'
            Info: 3: + IC(0.343 ns) + CELL(0.272 ns) = 2.844 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 5; COMB Node = 'inst58'
            Info: 4: + IC(0.538 ns) + CELL(0.761 ns) = 4.143 ns; Loc. = LCFF_X21_Y23_N9; Fanout = 2; REG Node = 'tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 5: + IC(0.272 ns) + CELL(0.378 ns) = 4.793 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
            Info: 6: + IC(0.548 ns) + CELL(0.272 ns) = 5.613 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 7: + IC(0.238 ns) + CELL(0.228 ns) = 6.079 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 8: + IC(0.222 ns) + CELL(0.618 ns) = 6.919 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.628 ns ( 52.44 % )
            Info: Total interconnect delay = 3.291 ns ( 47.56 % )
        Info: - Shortest clock path from clock "tag[4]" to source register is 3.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 12; CLK Node = 'tag[4]'
            Info: 2: + IC(1.108 ns) + CELL(0.154 ns) = 2.089 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 2; COMB Node = 'inst26~0'
            Info: 3: + IC(0.349 ns) + CELL(0.346 ns) = 2.784 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.624 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.945 ns ( 53.67 % )
            Info: Total interconnect delay = 1.679 ns ( 46.33 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "write" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" for clock "write" (Hold time is 137 ps)
    Info: + Largest clock skew is 0.691 ns
        Info: + Longest clock path from clock "write" to destination register is 6.082 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'write'
            Info: 2: + IC(0.942 ns) + CELL(0.272 ns) = 2.033 ns; Loc. = LCCOMB_X19_Y23_N12; Fanout = 5; COMB Node = 'inst60'
            Info: 3: + IC(0.836 ns) + CELL(0.761 ns) = 3.630 ns; Loc. = LCFF_X21_Y26_N9; Fanout = 2; REG Node = 'tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]'
            Info: 4: + IC(0.675 ns) + CELL(0.357 ns) = 4.662 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'inst23~1'
            Info: 5: + IC(0.527 ns) + CELL(0.053 ns) = 5.242 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 6: + IC(0.222 ns) + CELL(0.618 ns) = 6.082 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.880 ns ( 47.35 % )
            Info: Total interconnect delay = 3.202 ns ( 52.65 % )
        Info: - Shortest clock path from clock "write" to source register is 5.391 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'write'
            Info: 2: + IC(0.900 ns) + CELL(0.053 ns) = 1.772 ns; Loc. = LCCOMB_X19_Y23_N24; Fanout = 5; COMB Node = 'inst68'
            Info: 3: + IC(0.531 ns) + CELL(0.761 ns) = 3.064 ns; Loc. = LCFF_X22_Y23_N25; Fanout = 2; REG Node = 'tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]'
            Info: 4: + IC(0.303 ns) + CELL(0.154 ns) = 3.521 ns; Loc. = LCCOMB_X21_Y23_N28; Fanout = 2; COMB Node = 'inst29~1'
            Info: 5: + IC(0.511 ns) + CELL(0.053 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 6: + IC(0.238 ns) + CELL(0.228 ns) = 4.551 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 7: + IC(0.222 ns) + CELL(0.618 ns) = 5.391 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.686 ns ( 49.82 % )
            Info: Total interconnect delay = 2.705 ns ( 50.18 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "tag[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" and destination pin or register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" for clock "tag[1]" (Hold time is 1 ps)
    Info: + Largest clock skew is 0.555 ns
        Info: + Longest clock path from clock "tag[1]" to destination register is 3.995 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 12; CLK Node = 'tag[1]'
            Info: 2: + IC(0.906 ns) + CELL(0.154 ns) = 1.869 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
            Info: 3: + IC(0.548 ns) + CELL(0.272 ns) = 2.689 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
            Info: 4: + IC(0.238 ns) + CELL(0.228 ns) = 3.155 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 5: + IC(0.222 ns) + CELL(0.618 ns) = 3.995 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.081 ns ( 52.09 % )
            Info: Total interconnect delay = 1.914 ns ( 47.91 % )
        Info: - Shortest clock path from clock "tag[1]" to source register is 3.440 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 12; CLK Node = 'tag[1]'
            Info: 2: + IC(0.939 ns) + CELL(0.272 ns) = 2.020 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'inst23~1'
            Info: 3: + IC(0.527 ns) + CELL(0.053 ns) = 2.600 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
            Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 3.440 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.752 ns ( 50.93 % )
            Info: Total interconnect delay = 1.688 ns ( 49.07 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X19_Y23_N16; Fanout = 1; COMB Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "tag[1]", clock pin = "write") is 2.749 ns
    Info: + Longest pin to register delay is 5.591 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 12; CLK Node = 'tag[1]'
        Info: 2: + IC(4.236 ns) + CELL(0.546 ns) = 5.591 ns; Loc. = LCFF_X17_Y23_N7; Fanout = 2; REG Node = 'tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.355 ns ( 24.24 % )
        Info: Total interconnect delay = 4.236 ns ( 75.76 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "write" to destination register is 2.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'write'
        Info: 2: + IC(0.904 ns) + CELL(0.053 ns) = 1.776 ns; Loc. = LCCOMB_X19_Y23_N0; Fanout = 5; COMB Node = 'inst61'
        Info: 3: + IC(0.489 ns) + CELL(0.667 ns) = 2.932 ns; Loc. = LCFF_X17_Y23_N7; Fanout = 2; REG Node = 'tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.539 ns ( 52.49 % )
        Info: Total interconnect delay = 1.393 ns ( 47.51 % )
Info: tco from clock "tag[4]" to destination pin "we1" through register "counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]" is 12.888 ns
    Info: + Longest clock path from clock "tag[4]" to source register is 6.919 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 12; CLK Node = 'tag[4]'
        Info: 2: + IC(1.130 ns) + CELL(0.272 ns) = 2.229 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 2; COMB Node = 'inst14~0'
        Info: 3: + IC(0.343 ns) + CELL(0.272 ns) = 2.844 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 5; COMB Node = 'inst58'
        Info: 4: + IC(0.538 ns) + CELL(0.761 ns) = 4.143 ns; Loc. = LCFF_X21_Y23_N9; Fanout = 2; REG Node = 'tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 5: + IC(0.272 ns) + CELL(0.378 ns) = 4.793 ns; Loc. = LCCOMB_X21_Y23_N4; Fanout = 2; COMB Node = 'inst14~1'
        Info: 6: + IC(0.548 ns) + CELL(0.272 ns) = 5.613 ns; Loc. = LCCOMB_X19_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
        Info: 7: + IC(0.238 ns) + CELL(0.228 ns) = 6.079 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 3; COMB Node = 'inst7'
        Info: 8: + IC(0.222 ns) + CELL(0.618 ns) = 6.919 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: Total cell delay = 3.628 ns ( 52.44 % )
        Info: Total interconnect delay = 3.291 ns ( 47.56 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y23_N17; Fanout = 6; REG Node = 'counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.834 ns) + CELL(0.357 ns) = 1.191 ns; Loc. = LCCOMB_X19_Y23_N12; Fanout = 5; COMB Node = 'inst60'
        Info: 3: + IC(2.742 ns) + CELL(1.942 ns) = 5.875 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'we1'
        Info: Total cell delay = 2.299 ns ( 39.13 % )
        Info: Total interconnect delay = 3.576 ns ( 60.87 % )
Info: Longest tpd from source pin "tag[3]" to destination pin "we1" is 7.523 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 12; CLK Node = 'tag[3]'
    Info: 2: + IC(0.973 ns) + CELL(0.378 ns) = 2.160 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'inst23~1'
    Info: 3: + IC(0.525 ns) + CELL(0.154 ns) = 2.839 ns; Loc. = LCCOMB_X19_Y23_N12; Fanout = 5; COMB Node = 'inst60'
    Info: 4: + IC(2.742 ns) + CELL(1.942 ns) = 7.523 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'we1'
    Info: Total cell delay = 3.283 ns ( 43.64 % )
    Info: Total interconnect delay = 4.240 ns ( 56.36 % )
Info: th for register "tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "tag[1]", clock pin = "tag[5]") is -0.986 ns
    Info: + Longest clock path from clock "tag[5]" to destination register is 4.008 ns
        Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H18; Fanout = 12; CLK Node = 'tag[5]'
        Info: 2: + IC(1.121 ns) + CELL(0.272 ns) = 2.193 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'inst29~0'
        Info: 3: + IC(0.345 ns) + CELL(0.272 ns) = 2.810 ns; Loc. = LCCOMB_X19_Y23_N24; Fanout = 5; COMB Node = 'inst68'
        Info: 4: + IC(0.531 ns) + CELL(0.667 ns) = 4.008 ns; Loc. = LCFF_X22_Y23_N3; Fanout = 2; REG Node = 'tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 2.011 ns ( 50.17 % )
        Info: Total interconnect delay = 1.997 ns ( 49.83 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 12; CLK Node = 'tag[1]'
        Info: 2: + IC(3.788 ns) + CELL(0.546 ns) = 5.143 ns; Loc. = LCFF_X22_Y23_N3; Fanout = 2; REG Node = 'tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.355 ns ( 26.35 % )
        Info: Total interconnect delay = 3.788 ns ( 73.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Thu Apr 26 18:54:49 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


