<div align="center">

# Hi, I'm Kaustubh Pandey
### Electronics & Communication | VLSI Design | AI Hardware

<img src="https://komarev.com/ghpvc/?username=KPkaustubhKP&color=cba6f7&style=flat-square&label=Profile+Views" alt="Profile Views" />



<br />
<a href="mailto:kaustubhofficial.kp@gmail.com">
  <img src="https://img.shields.io/badge/Email-1e1e2e?style=for-the-badge&logo=gmail&logoColor=eba0ac&labelColor=1e1e2e" alt="Email" />
</a>
<a href="https://www.linkedin.com/in/kaustubh-pandey-b42082218">
  <img src="https://img.shields.io/badge/LinkedIn-1e1e2e?style=for-the-badge&logo=linkedin&logoColor=89b4fa&labelColor=1e1e2e" alt="LinkedIn" />
</a>
<a href="https://www.instagram.com/kp._.kaustubh/">
  <img src="https://img.shields.io/badge/Instagram-1e1e2e?style=for-the-badge&logo=instagram&logoColor=f38ba8&labelColor=1e1e2e" alt="Instagram" />
</a>
<a href="https://kpkaustubhkp.github.io/">
  <img src="https://img.shields.io/badge/Portfolio-1e1e2e?style=for-the-badge&logo=firefox&logoColor=fab387&labelColor=1e1e2e" alt="Portfolio" />
</a>
<a href="https://projectmanas.in/">
  <img src="https://img.shields.io/badge/Project%20MANAS-1e1e2e?style=for-the-badge&logo=robot&logoColor=a6e3a1&labelColor=1e1e2e" alt="Project MANAS" />
</a>

</div>

---
## About

- 🔧 **Focus**: VLSI Design (RTL-to-GDS), ASICs, FPGA development & implementation
- ⚙️ **AI Hardware Acceleration**: Systolic arrays, TPUs, custom processors & neural accelerators  
- 🧪 **Research & Innovation**: Patent-worthy architectures, practical research-driven projects  
- 🛠️ **Hardware Design**: PCB design & layout, analog/digital circuit implementation, signal integrity
- 🧰 **Hands-on Engineering**: Verilog/SystemVerilog controllers, HW-SW co-design, embedded systems
- 🤖 **Project MANAS @ MIT**: SNA (Sensing and Automation) subsystem hardware development
- ⚡ **Board-Level Design**: Multi-layer PCB routing, component selection, DFM optimization

---

## Tech Stack

<div align="center">

### Languages
<img src="https://img.shields.io/badge/Verilog-1e1e2e?style=for-the-badge&logo=verilog&logoColor=fab387&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/SystemVerilog-1e1e2e?style=for-the-badge&logo=verilog&logoColor=f9e2af&labelColor=1e1e2e" />

### Design & Simulation Tools
<img src="https://img.shields.io/badge/Vivado-1e1e2e?style=for-the-badge&logo=xilinx&logoColor=f38ba8&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/LTSpice-1e1e2e?style=for-the-badge&logo=ltspice&logoColor=cba6f7&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/KiCad-1e1e2e?style=for-the-badge&logo=kicad&logoColor=94e2d5&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/Cadence-1e1e2e?style=for-the-badge&logo=cadence&logoColor=eba0ac&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/Synopsys-1e1e2e?style=for-the-badge&logo=synopsys&logoColor=fab387&labelColor=1e1e2e" />

### Developer Tools
<img src="https://img.shields.io/badge/Linux-1e1e2e?style=for-the-badge&logo=linux&logoColor=f9e2af&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/Git-1e1e2e?style=for-the-badge&logo=git&logoColor=fab387&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/VS%20Code-1e1e2e?style=for-the-badge&logo=visualstudiocode&logoColor=89b4fa&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/Zed-1e1e2e?style=for-the-badge&logo=codeeditor&logoColor=cba6f7&labelColor=1e1e2e" />

### Verification & Testing
<img src="https://img.shields.io/badge/Verilator-1e1e2e?style=for-the-badge&logo=circuitverse&logoColor=f38ba8&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/OpenROAD-1e1e2e?style=for-the-badge&logo=opensource&logoColor=a6e3a1&labelColor=1e1e2e" />
<img src="https://img.shields.io/badge/GTKWave-1e1e2e?style=for-the-badge&logo=waveform&logoColor=fab387&labelColor=1e1e2e" />

</div>

---

## Highlights
  
- ⚡ Systolic arrays/TPU-like designs for acceleration  
- 🧩 RTL design, verification, synthesis, timing, and PnR exposure  
- 🔭 Open to research collaborations and patentable ideas

---

## GitHub Analytics 

<div align="center">

<img height="170" alt="Stats" src="https://github-readme-stats.vercel.app/api?username=KPkaustubhKP&show_icons=true&theme=catppuccin_mocha&bg_color=1e1e2e&text_color=cdd6f4&icon_color=cba6f7&title_color=94e2d5&border_color=89b4fa" />

<img height="170" alt="Top Langs" src="https://github-readme-stats.vercel.app/api/top-langs/?username=KPkaustubhKP&layout=compact&theme=catppuccin_mocha&bg_color=1e1e2e&text_color=cdd6f4&title_color=94e2d5&border_color=89b4fa" />

</div>

---

## Contribution Streak and Activity

<div align="center">

<img alt="Streak" src="https://streak-stats.demolab.com/?user=KPkaustubhKP&theme=catppuccin-mocha&background=1e1e2e&border=89b4fa&stroke=cdd6f4&ring=f38ba8&fire=fab387&currStreakNum=cdd6f4&sideNums=cdd6f4&currStreakLabel=94e2d5&sideLabels=a6adc8&dates=a6adc8" />

<img alt="Activity Graph" src="https://github-readme-activity-graph.vercel.app/graph?username=KPkaustubhKP&theme=catppuccin-mocha&bg_color=1e1e2e&color=cdd6f4&line=f38ba8&point=fab387&area=true&hide_border=false&border_color=89b4fa" />

</div>

---

## Music 

<div align="center">

<a href="https://open.spotify.com/user/31n37ztuiy6alxiziejc3fhpc4d4">
  <img src="https://img.shields.io/badge/Spotify-1e1e2e?style=for-the-badge&logo=spotify&logoColor=a6e3a1&labelColor=1e1e2e" alt="Spotify Profile" />
</a>

</div>

---
##  Professional Collaboration

<div align="center">

<table>
<tr>
<td align="center" width="25%">
<img src="https://img.shields.io/badge/Research-1e1e2e?style=for-the-badge&logo=microscope&logoColor=94e2d5&labelColor=1e1e2e" /><br>
<strong>VLSI & AI Hardware</strong><br>
<em>Collaborative research </em>
</td>
<td align="center" width="25%">
<img src="https://img.shields.io/badge/Publications-1e1e2e?style=for-the-badge&logo=bookopen&logoColor=cba6f7&labelColor=1e1e2e" /><br>
<strong>Academic Papers</strong><br>
<em>IEEE/ACM conferences and journal submissions</em>
</td>
<td align="center" width="25%">
<img src="https://img.shields.io/badge/Innovation-1e1e2e?style=for-the-badge&logo=lightbulb&logoColor=fab387&labelColor=1e1e2e" /><br>
<strong>Patent Development</strong><br>
<em>Novel hardware architectures and methodologies</em>
</td>
<td align="center" width="25%">
<img src="https://img.shields.io/badge/Industry-1e1e2e?style=for-the-badge&logo=handshake&logoColor=f38ba8&labelColor=1e1e2e" /><br>
<strong>Partnerships</strong><br>
<em>Internships, consulting, and industry projects</em>
</td>
</tr>
</table>

**Let's Build the Future of Hardware Together**

</div>

---

**Contact for Collaboration:**
📧 **kaustubhofficial.kp@gmail.com** • 🔗 **[LinkedIn](https://www.linkedin.com/in/kaustubh-pandey-b42082218)** • 🌐 **[Portfolio](https://kpkaustubhkp.github.io/)**

</div>


---
<!--
##  Featured Projects

<div align="center">

<a href="https://github.com/KPkaustubhKP/systolic-array">
  <img alt="Systolic Array" src="https://github-readme-stats.vercel.app/api/pin/?username=KPkaustubhKP&repo=systolic-array&theme=catppuccin_mocha&bg_color=1e1e2e&text_color=cdd6f4&icon_color=cba6f7&title_color=94e2d5&border_color=89b4fa" />
</a>

</div>

--> 

<div align="center">
  
<img src="https://capsule-render.vercel.app/api?type=waving&color=0:1e1e2e,100:1e1e2e&height=120&section=footer" width="100%" />

</div>
