var listsjson_sc = {
"listpower":["VCCINT","VCC_SOC","VCC_PMC","VCCINT_RAM","VCCINT_PSLP","VCCINT_PSFP","VCCAUX","VCCAUX_PMC","VCC_MIO","VCC1V8","VCC3V3","VCC1V2_DDR4","VCC1V1_LP4","VADJ_FMC","MGTYAVCC","MGTYAVTT","MGTYVCCAUX"],
"listclock":["zSFP Si570","User1 FMC1 Si570","Versal Sys Clk Si570","Dimm1 Si570","LPDDR4 CLK1 Si570","LPDDR4 CLK2 Si570","HSPD Si570"],
"listvoltage":["VCCINT","VCCINT_SOC","VCCINT_PSLP","VCCINT_PSFP","VCCAUX","VCC_RAM","VCC_PMC","VCCO_MIO","VCC3V3","VCC1V8","VCCAUX_PMC","MGTYAVTT","VADJ_FMC","MGTYAVCC","UTIL_1V13","UTIL_2V5","VCC1V2_DDR4","VCC1V1_LP4"],
"listgpio":["500 - SYSCTLR_PB","500 - DC_SYS_CTRL3","500 - DC_SYS_CTRL2","500 - DC_SYS_CTRL1","500 - DC_SYS_CTRL0","501 - SYSCTLR_SD1_CLK","501 - SYSCTLR_SD1_CMD","501 - SYSCTLR_SD1_DATA3","501 - SYSCTLR_SD1_DATA2","501 - SYSCTLR_SD1_DATA1","501 - SYSCTLR_SD1_DATA0","501 - SYSCTLR_SD1_CD_B","501 - SYSCTLR_ETH_RESET_B_R","501 - SYSCTLR_UART0_TXD_OUT","501 - SYSCTLR_UART0_RXD_IN","501 - LP_I2C1_SDA","501 - LP_I2C1_SCL","501 - LP_I2C0_PMC_SDA","501 - LP_I2C0_PMC_SCL","502 - SYSCTLR_ETH_MDIO","502 - SYSCTLR_ETH_MDC"],
"listSFP":["zSFP-0","zSFP-1"],
"listpowerdomain":["FPD","LPD","PLD","PMC","GTY","FMC","system","chip"],
"listQSFP":["zQSFP1"],
"version":"Î².0/1.1"
}