// Seed: 1009500794
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3
    , id_8,
    output wand id_4,
    input tri1 id_5,
    output supply1 id_6
);
  wire id_9;
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_8,
      id_9
  );
endmodule
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  wire  module_2,
    output tri0  id_4
);
  logic [1 : 1 'b0] id_6;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
