INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.ip_user_files/bd/sys_clk/ip/sys_clk_processing_system7_0_0/sim/sys_clk_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.ip_user_files/bd/sys_clk/sim/sys_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.srcs/sources_1/new/led_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.srcs/sources_1/bd/sys_clk/hdl/sys_clk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.srcs/sim_1/new/led_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_ctrl_tb
