{
  "module_name": "dp.h",
  "hash_id": "ac70004cacf7338d323d53fdeb678299929b16747c9d3ab2761e68235fdb5365",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath11k/dp.h",
  "human_readable_source": " \n \n\n#ifndef ATH11K_DP_H\n#define ATH11K_DP_H\n\n#include \"hal_rx.h\"\n\n#define MAX_RXDMA_PER_PDEV     2\n\nstruct ath11k_base;\nstruct ath11k_peer;\nstruct ath11k_dp;\nstruct ath11k_vif;\nstruct hal_tcl_status_ring;\nstruct ath11k_ext_irq_grp;\n\nstruct dp_rx_tid {\n\tu8 tid;\n\tu32 *vaddr;\n\tdma_addr_t paddr;\n\tu32 size;\n\tu32 ba_win_sz;\n\tbool active;\n\n\t \n\tu32 cur_sn;\n\tu16 last_frag_no;\n\tu16 rx_frag_bitmap;\n\n\tstruct sk_buff_head rx_frags;\n\tstruct hal_reo_dest_ring *dst_ring_desc;\n\n\t \n\tstruct timer_list frag_timer;\n\tstruct ath11k_base *ab;\n};\n\n#define DP_REO_DESC_FREE_THRESHOLD  64\n#define DP_REO_DESC_FREE_TIMEOUT_MS 1000\n#define DP_MON_PURGE_TIMEOUT_MS     100\n#define DP_MON_SERVICE_BUDGET       128\n\nstruct dp_reo_cache_flush_elem {\n\tstruct list_head list;\n\tstruct dp_rx_tid data;\n\tunsigned long ts;\n};\n\nstruct dp_reo_cmd {\n\tstruct list_head list;\n\tstruct dp_rx_tid data;\n\tint cmd_num;\n\tvoid (*handler)(struct ath11k_dp *, void *,\n\t\t\tenum hal_reo_cmd_status status);\n};\n\nstruct dp_srng {\n\tu32 *vaddr_unaligned;\n\tu32 *vaddr;\n\tdma_addr_t paddr_unaligned;\n\tdma_addr_t paddr;\n\tint size;\n\tu32 ring_id;\n\tu8 cached;\n};\n\nstruct dp_rxdma_ring {\n\tstruct dp_srng refill_buf_ring;\n\tstruct idr bufs_idr;\n\t \n\tspinlock_t idr_lock;\n\tint bufs_max;\n};\n\n#define ATH11K_TX_COMPL_NEXT(x)\t(((x) + 1) % DP_TX_COMP_RING_SIZE)\n\nstruct dp_tx_ring {\n\tu8 tcl_data_ring_id;\n\tstruct dp_srng tcl_data_ring;\n\tstruct dp_srng tcl_comp_ring;\n\tstruct idr txbuf_idr;\n\t \n\tspinlock_t tx_idr_lock;\n\tstruct hal_wbm_release_ring *tx_status;\n\tint tx_status_head;\n\tint tx_status_tail;\n};\n\nenum dp_mon_status_buf_state {\n\t \n\tDP_MON_STATUS_MATCH,\n\t \n\tDP_MON_STATUS_NO_DMA,\n\t \n\tDP_MON_STATUS_LAG,\n\t \n\tDP_MON_STATUS_LEAD,\n\t \n\tDP_MON_STATUS_REPLINISH,\n};\n\nstruct ath11k_pdev_mon_stats {\n\tu32 status_ppdu_state;\n\tu32 status_ppdu_start;\n\tu32 status_ppdu_end;\n\tu32 status_ppdu_compl;\n\tu32 status_ppdu_start_mis;\n\tu32 status_ppdu_end_mis;\n\tu32 status_ppdu_done;\n\tu32 dest_ppdu_done;\n\tu32 dest_mpdu_done;\n\tu32 dest_mpdu_drop;\n\tu32 dup_mon_linkdesc_cnt;\n\tu32 dup_mon_buf_cnt;\n\tu32 dest_mon_stuck;\n\tu32 dest_mon_not_reaped;\n};\n\nstruct dp_full_mon_mpdu {\n\tstruct list_head list;\n\tstruct sk_buff *head;\n\tstruct sk_buff *tail;\n};\n\nstruct dp_link_desc_bank {\n\tvoid *vaddr_unaligned;\n\tvoid *vaddr;\n\tdma_addr_t paddr_unaligned;\n\tdma_addr_t paddr;\n\tu32 size;\n};\n\n \n#define DP_LINK_DESC_ALLOC_SIZE_THRESH 0x200000\n#define DP_LINK_DESC_BANKS_MAX 8\n\n#define DP_RX_DESC_COOKIE_INDEX_MAX\t\t0x3ffff\n#define DP_RX_DESC_COOKIE_POOL_ID_MAX\t\t0x1c0000\n#define DP_RX_DESC_COOKIE_MAX\t\\\n\t(DP_RX_DESC_COOKIE_INDEX_MAX | DP_RX_DESC_COOKIE_POOL_ID_MAX)\n#define DP_NOT_PPDU_ID_WRAP_AROUND 20000\n\nenum ath11k_dp_ppdu_state {\n\tDP_PPDU_STATUS_START,\n\tDP_PPDU_STATUS_DONE,\n};\n\nstruct ath11k_mon_data {\n\tstruct dp_link_desc_bank link_desc_banks[DP_LINK_DESC_BANKS_MAX];\n\tstruct hal_rx_mon_ppdu_info mon_ppdu_info;\n\n\tu32 mon_ppdu_status;\n\tu32 mon_last_buf_cookie;\n\tu64 mon_last_linkdesc_paddr;\n\tu16 chan_noise_floor;\n\tbool hold_mon_dst_ring;\n\tenum dp_mon_status_buf_state buf_state;\n\tdma_addr_t mon_status_paddr;\n\tstruct dp_full_mon_mpdu *mon_mpdu;\n\tstruct hal_sw_mon_ring_entries sw_mon_entries;\n\tstruct ath11k_pdev_mon_stats rx_mon_stats;\n\t \n\tspinlock_t mon_lock;\n\tstruct sk_buff_head rx_status_q;\n};\n\nstruct ath11k_pdev_dp {\n\tu32 mac_id;\n\tu32 mon_dest_ring_stuck_cnt;\n\tatomic_t num_tx_pending;\n\twait_queue_head_t tx_empty_waitq;\n\tstruct dp_rxdma_ring rx_refill_buf_ring;\n\tstruct dp_srng rx_mac_buf_ring[MAX_RXDMA_PER_PDEV];\n\tstruct dp_srng rxdma_err_dst_ring[MAX_RXDMA_PER_PDEV];\n\tstruct dp_srng rxdma_mon_dst_ring;\n\tstruct dp_srng rxdma_mon_desc_ring;\n\n\tstruct dp_rxdma_ring rxdma_mon_buf_ring;\n\tstruct dp_rxdma_ring rx_mon_status_refill_ring[MAX_RXDMA_PER_PDEV];\n\tstruct ieee80211_rx_status rx_status;\n\tstruct ath11k_mon_data mon_data;\n};\n\n#define DP_NUM_CLIENTS_MAX 64\n#define DP_AVG_TIDS_PER_CLIENT 2\n#define DP_NUM_TIDS_MAX (DP_NUM_CLIENTS_MAX * DP_AVG_TIDS_PER_CLIENT)\n#define DP_AVG_MSDUS_PER_FLOW 128\n#define DP_AVG_FLOWS_PER_TID 2\n#define DP_AVG_MPDUS_PER_TID_MAX 128\n#define DP_AVG_MSDUS_PER_MPDU 4\n\n#define DP_RX_HASH_ENABLE\t1  \n\n#define DP_BA_WIN_SZ_MAX\t256\n\n#define DP_TCL_NUM_RING_MAX\t3\n#define DP_TCL_NUM_RING_MAX_QCA6390\t1\n\n#define DP_IDLE_SCATTER_BUFS_MAX 16\n\n#define DP_WBM_RELEASE_RING_SIZE\t64\n#define DP_TCL_DATA_RING_SIZE\t\t512\n#define DP_TCL_DATA_RING_SIZE_WCN6750\t2048\n#define DP_TX_COMP_RING_SIZE\t\t32768\n#define DP_TX_IDR_SIZE\t\t\tDP_TX_COMP_RING_SIZE\n#define DP_TCL_CMD_RING_SIZE\t\t32\n#define DP_TCL_STATUS_RING_SIZE\t\t32\n#define DP_REO_DST_RING_MAX\t\t4\n#define DP_REO_DST_RING_SIZE\t\t2048\n#define DP_REO_REINJECT_RING_SIZE\t32\n#define DP_RX_RELEASE_RING_SIZE\t\t1024\n#define DP_REO_EXCEPTION_RING_SIZE\t128\n#define DP_REO_CMD_RING_SIZE\t\t256\n#define DP_REO_STATUS_RING_SIZE\t\t2048\n#define DP_RXDMA_BUF_RING_SIZE\t\t4096\n#define DP_RXDMA_REFILL_RING_SIZE\t2048\n#define DP_RXDMA_ERR_DST_RING_SIZE\t1024\n#define DP_RXDMA_MON_STATUS_RING_SIZE\t1024\n#define DP_RXDMA_MONITOR_BUF_RING_SIZE\t4096\n#define DP_RXDMA_MONITOR_DST_RING_SIZE\t2048\n#define DP_RXDMA_MONITOR_DESC_RING_SIZE\t4096\n\n#define DP_RX_RELEASE_RING_NUM\t3\n\n#define DP_RX_BUFFER_SIZE\t2048\n#define\tDP_RX_BUFFER_SIZE_LITE  1024\n#define DP_RX_BUFFER_ALIGN_SIZE\t128\n\n#define DP_RXDMA_BUF_COOKIE_BUF_ID\tGENMASK(17, 0)\n#define DP_RXDMA_BUF_COOKIE_PDEV_ID\tGENMASK(20, 18)\n\n#define DP_HW2SW_MACID(mac_id) ((mac_id) ? ((mac_id) - 1) : 0)\n#define DP_SW2HW_MACID(mac_id) ((mac_id) + 1)\n\n#define DP_TX_DESC_ID_MAC_ID  GENMASK(1, 0)\n#define DP_TX_DESC_ID_MSDU_ID GENMASK(18, 2)\n#define DP_TX_DESC_ID_POOL_ID GENMASK(20, 19)\n\n#define ATH11K_SHADOW_DP_TIMER_INTERVAL 20\n#define ATH11K_SHADOW_CTRL_TIMER_INTERVAL 10\n\nstruct ath11k_hp_update_timer {\n\tstruct timer_list timer;\n\tbool started;\n\tbool init;\n\tu32 tx_num;\n\tu32 timer_tx_num;\n\tu32 ring_id;\n\tu32 interval;\n\tstruct ath11k_base *ab;\n};\n\nstruct ath11k_dp {\n\tstruct ath11k_base *ab;\n\tenum ath11k_htc_ep_id eid;\n\tstruct completion htt_tgt_version_received;\n\tu8 htt_tgt_ver_major;\n\tu8 htt_tgt_ver_minor;\n\tstruct dp_link_desc_bank link_desc_banks[DP_LINK_DESC_BANKS_MAX];\n\tstruct dp_srng wbm_idle_ring;\n\tstruct dp_srng wbm_desc_rel_ring;\n\tstruct dp_srng tcl_cmd_ring;\n\tstruct dp_srng tcl_status_ring;\n\tstruct dp_srng reo_reinject_ring;\n\tstruct dp_srng rx_rel_ring;\n\tstruct dp_srng reo_except_ring;\n\tstruct dp_srng reo_cmd_ring;\n\tstruct dp_srng reo_status_ring;\n\tstruct dp_srng reo_dst_ring[DP_REO_DST_RING_MAX];\n\tstruct dp_tx_ring tx_ring[DP_TCL_NUM_RING_MAX];\n\tstruct hal_wbm_idle_scatter_list scatter_list[DP_IDLE_SCATTER_BUFS_MAX];\n\tstruct list_head reo_cmd_list;\n\tstruct list_head reo_cmd_cache_flush_list;\n\tstruct list_head dp_full_mon_mpdu_list;\n\tu32 reo_cmd_cache_flush_count;\n\t \n\tspinlock_t reo_cmd_lock;\n\tstruct ath11k_hp_update_timer reo_cmd_timer;\n\tstruct ath11k_hp_update_timer tx_ring_timer[DP_TCL_NUM_RING_MAX];\n};\n\n \n\n#define HTT_TCL_META_DATA_TYPE\t\t\tBIT(0)\n#define HTT_TCL_META_DATA_VALID_HTT\t\tBIT(1)\n\n \n#define HTT_TCL_META_DATA_VDEV_ID\t\tGENMASK(9, 2)\n#define HTT_TCL_META_DATA_PDEV_ID\t\tGENMASK(11, 10)\n#define HTT_TCL_META_DATA_HOST_INSPECTED\tBIT(12)\n\n \n#define HTT_TCL_META_DATA_PEER_ID\t\tGENMASK(15, 2)\n\n#define HTT_TX_WBM_COMP_STATUS_OFFSET 8\n\n#define HTT_INVALID_PEER_ID\t0xffff\n\n \n#define HTT_TX_WBM_COMP_INFO0_STATUS\t\tGENMASK(12, 9)\n#define HTT_TX_WBM_COMP_INFO0_REINJECT_REASON\tGENMASK(16, 13)\n#define HTT_TX_WBM_COMP_INFO0_REINJECT_REASON\tGENMASK(16, 13)\n\n#define HTT_TX_WBM_COMP_INFO1_ACK_RSSI\t\tGENMASK(31, 24)\n#define HTT_TX_WBM_COMP_INFO2_SW_PEER_ID\tGENMASK(15, 0)\n#define HTT_TX_WBM_COMP_INFO2_VALID\t\tBIT(21)\n\nstruct htt_tx_wbm_completion {\n\tu32 info0;\n\tu32 info1;\n\tu32 info2;\n\tu32 info3;\n} __packed;\n\nenum htt_h2t_msg_type {\n\tHTT_H2T_MSG_TYPE_VERSION_REQ\t\t= 0,\n\tHTT_H2T_MSG_TYPE_SRING_SETUP\t\t= 0xb,\n\tHTT_H2T_MSG_TYPE_RX_RING_SELECTION_CFG\t= 0xc,\n\tHTT_H2T_MSG_TYPE_EXT_STATS_CFG\t\t= 0x10,\n\tHTT_H2T_MSG_TYPE_PPDU_STATS_CFG\t\t= 0x11,\n\tHTT_H2T_MSG_TYPE_RX_FULL_MONITOR_MODE\t= 0x17,\n};\n\n#define HTT_VER_REQ_INFO_MSG_ID\t\tGENMASK(7, 0)\n\nstruct htt_ver_req_cmd {\n\tu32 ver_reg_info;\n} __packed;\n\nenum htt_srng_ring_type {\n\tHTT_HW_TO_SW_RING,\n\tHTT_SW_TO_HW_RING,\n\tHTT_SW_TO_SW_RING,\n};\n\nenum htt_srng_ring_id {\n\tHTT_RXDMA_HOST_BUF_RING,\n\tHTT_RXDMA_MONITOR_STATUS_RING,\n\tHTT_RXDMA_MONITOR_BUF_RING,\n\tHTT_RXDMA_MONITOR_DESC_RING,\n\tHTT_RXDMA_MONITOR_DEST_RING,\n\tHTT_HOST1_TO_FW_RXBUF_RING,\n\tHTT_HOST2_TO_FW_RXBUF_RING,\n\tHTT_RXDMA_NON_MONITOR_DEST_RING,\n};\n\n \n\n#define HTT_SRNG_SETUP_CMD_INFO0_MSG_TYPE\tGENMASK(7, 0)\n#define HTT_SRNG_SETUP_CMD_INFO0_PDEV_ID\tGENMASK(15, 8)\n#define HTT_SRNG_SETUP_CMD_INFO0_RING_ID\tGENMASK(23, 16)\n#define HTT_SRNG_SETUP_CMD_INFO0_RING_TYPE\tGENMASK(31, 24)\n\n#define HTT_SRNG_SETUP_CMD_INFO1_RING_SIZE\t\t\tGENMASK(15, 0)\n#define HTT_SRNG_SETUP_CMD_INFO1_RING_ENTRY_SIZE\t\tGENMASK(23, 16)\n#define HTT_SRNG_SETUP_CMD_INFO1_RING_LOOP_CNT_DIS\t\tBIT(25)\n#define HTT_SRNG_SETUP_CMD_INFO1_RING_FLAGS_MSI_SWAP\t\tBIT(27)\n#define HTT_SRNG_SETUP_CMD_INFO1_RING_FLAGS_HOST_FW_SWAP\tBIT(28)\n#define HTT_SRNG_SETUP_CMD_INFO1_RING_FLAGS_TLV_SWAP\t\tBIT(29)\n\n#define HTT_SRNG_SETUP_CMD_INTR_INFO_BATCH_COUNTER_THRESH\tGENMASK(14, 0)\n#define HTT_SRNG_SETUP_CMD_INTR_INFO_SW_INTR_MODE\t\tBIT(15)\n#define HTT_SRNG_SETUP_CMD_INTR_INFO_INTR_TIMER_THRESH\t\tGENMASK(31, 16)\n\n#define HTT_SRNG_SETUP_CMD_INFO2_INTR_LOW_THRESH\tGENMASK(15, 0)\n#define HTT_SRNG_SETUP_CMD_INFO2_PRE_FETCH_TIMER_CFG\tBIT(16)\n#define HTT_SRNG_SETUP_CMD_INFO2_RESPONSE_REQUIRED\tBIT(19)\n\nstruct htt_srng_setup_cmd {\n\tu32 info0;\n\tu32 ring_base_addr_lo;\n\tu32 ring_base_addr_hi;\n\tu32 info1;\n\tu32 ring_head_off32_remote_addr_lo;\n\tu32 ring_head_off32_remote_addr_hi;\n\tu32 ring_tail_off32_remote_addr_lo;\n\tu32 ring_tail_off32_remote_addr_hi;\n\tu32 ring_msi_addr_lo;\n\tu32 ring_msi_addr_hi;\n\tu32 msi_data;\n\tu32 intr_info;\n\tu32 info2;\n} __packed;\n\n \n\nstruct htt_ppdu_stats_cfg_cmd {\n\tu32 msg;\n} __packed;\n\n#define HTT_PPDU_STATS_CFG_MSG_TYPE\t\tGENMASK(7, 0)\n#define HTT_PPDU_STATS_CFG_SOC_STATS\t\tBIT(8)\n#define HTT_PPDU_STATS_CFG_PDEV_ID\t\tGENMASK(15, 9)\n#define HTT_PPDU_STATS_CFG_TLV_TYPE_BITMASK\tGENMASK(31, 16)\n\nenum htt_ppdu_stats_tag_type {\n\tHTT_PPDU_STATS_TAG_COMMON,\n\tHTT_PPDU_STATS_TAG_USR_COMMON,\n\tHTT_PPDU_STATS_TAG_USR_RATE,\n\tHTT_PPDU_STATS_TAG_USR_MPDU_ENQ_BITMAP_64,\n\tHTT_PPDU_STATS_TAG_USR_MPDU_ENQ_BITMAP_256,\n\tHTT_PPDU_STATS_TAG_SCH_CMD_STATUS,\n\tHTT_PPDU_STATS_TAG_USR_COMPLTN_COMMON,\n\tHTT_PPDU_STATS_TAG_USR_COMPLTN_BA_BITMAP_64,\n\tHTT_PPDU_STATS_TAG_USR_COMPLTN_BA_BITMAP_256,\n\tHTT_PPDU_STATS_TAG_USR_COMPLTN_ACK_BA_STATUS,\n\tHTT_PPDU_STATS_TAG_USR_COMPLTN_FLUSH,\n\tHTT_PPDU_STATS_TAG_USR_COMMON_ARRAY,\n\tHTT_PPDU_STATS_TAG_INFO,\n\tHTT_PPDU_STATS_TAG_TX_MGMTCTRL_PAYLOAD,\n\n\t \n\tHTT_PPDU_STATS_TAG_MAX,\n};\n\n#define HTT_PPDU_STATS_TAG_DEFAULT (BIT(HTT_PPDU_STATS_TAG_COMMON) \\\n\t\t\t\t   | BIT(HTT_PPDU_STATS_TAG_USR_COMMON) \\\n\t\t\t\t   | BIT(HTT_PPDU_STATS_TAG_USR_RATE) \\\n\t\t\t\t   | BIT(HTT_PPDU_STATS_TAG_SCH_CMD_STATUS) \\\n\t\t\t\t   | BIT(HTT_PPDU_STATS_TAG_USR_COMPLTN_COMMON) \\\n\t\t\t\t   | BIT(HTT_PPDU_STATS_TAG_USR_COMPLTN_ACK_BA_STATUS) \\\n\t\t\t\t   | BIT(HTT_PPDU_STATS_TAG_USR_COMPLTN_FLUSH) \\\n\t\t\t\t   | BIT(HTT_PPDU_STATS_TAG_USR_COMMON_ARRAY))\n\n#define HTT_PPDU_STATS_TAG_PKTLOG  (BIT(HTT_PPDU_STATS_TAG_USR_MPDU_ENQ_BITMAP_64) | \\\n\t\t\t\t    BIT(HTT_PPDU_STATS_TAG_USR_MPDU_ENQ_BITMAP_256) | \\\n\t\t\t\t    BIT(HTT_PPDU_STATS_TAG_USR_COMPLTN_BA_BITMAP_64) | \\\n\t\t\t\t    BIT(HTT_PPDU_STATS_TAG_USR_COMPLTN_BA_BITMAP_256) | \\\n\t\t\t\t    BIT(HTT_PPDU_STATS_TAG_INFO) | \\\n\t\t\t\t    BIT(HTT_PPDU_STATS_TAG_TX_MGMTCTRL_PAYLOAD) | \\\n\t\t\t\t    HTT_PPDU_STATS_TAG_DEFAULT)\n\n \n\n#define HTT_RX_RING_SELECTION_CFG_CMD_INFO0_MSG_TYPE\tGENMASK(7, 0)\n#define HTT_RX_RING_SELECTION_CFG_CMD_INFO0_PDEV_ID\tGENMASK(15, 8)\n#define HTT_RX_RING_SELECTION_CFG_CMD_INFO0_RING_ID\tGENMASK(23, 16)\n#define HTT_RX_RING_SELECTION_CFG_CMD_INFO0_SS\t\tBIT(24)\n#define HTT_RX_RING_SELECTION_CFG_CMD_INFO0_PS\t\tBIT(25)\n\n#define HTT_RX_RING_SELECTION_CFG_CMD_INFO1_BUF_SIZE\tGENMASK(15, 0)\n\nenum htt_rx_filter_tlv_flags {\n\tHTT_RX_FILTER_TLV_FLAGS_MPDU_START\t\t= BIT(0),\n\tHTT_RX_FILTER_TLV_FLAGS_MSDU_START\t\t= BIT(1),\n\tHTT_RX_FILTER_TLV_FLAGS_RX_PACKET\t\t= BIT(2),\n\tHTT_RX_FILTER_TLV_FLAGS_MSDU_END\t\t= BIT(3),\n\tHTT_RX_FILTER_TLV_FLAGS_MPDU_END\t\t= BIT(4),\n\tHTT_RX_FILTER_TLV_FLAGS_PACKET_HEADER\t\t= BIT(5),\n\tHTT_RX_FILTER_TLV_FLAGS_PER_MSDU_HEADER\t\t= BIT(6),\n\tHTT_RX_FILTER_TLV_FLAGS_ATTENTION\t\t= BIT(7),\n\tHTT_RX_FILTER_TLV_FLAGS_PPDU_START\t\t= BIT(8),\n\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END\t\t= BIT(9),\n\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_USER_STATS\t= BIT(10),\n\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_USER_STATS_EXT\t= BIT(11),\n\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_STATUS_DONE\t= BIT(12),\n};\n\nenum htt_rx_mgmt_pkt_filter_tlv_flags0 {\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_REQ\t\t= BIT(0),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_REQ\t\t= BIT(1),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_REQ\t\t= BIT(2),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_RESP\t\t= BIT(3),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_RESP\t\t= BIT(4),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_RESP\t\t= BIT(5),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_REQ\t= BIT(6),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_REQ\t= BIT(7),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_REQ\t= BIT(8),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_RESP\t= BIT(9),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_RESP\t= BIT(10),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_RESP\t= BIT(11),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_REQ\t\t= BIT(12),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_REQ\t\t= BIT(13),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_REQ\t\t= BIT(14),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_RESP\t\t= BIT(15),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_RESP\t\t= BIT(16),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_RESP\t\t= BIT(17),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_TIMING_ADV\t= BIT(18),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_TIMING_ADV\t= BIT(19),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_TIMING_ADV\t= BIT(20),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_RESERVED_7\t\t= BIT(21),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_RESERVED_7\t\t= BIT(22),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_RESERVED_7\t\t= BIT(23),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_BEACON\t\t= BIT(24),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_BEACON\t\t= BIT(25),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_BEACON\t\t= BIT(26),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_ATIM\t\t= BIT(27),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_ATIM\t\t= BIT(28),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_ATIM\t\t= BIT(29),\n};\n\nenum htt_rx_mgmt_pkt_filter_tlv_flags1 {\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_DISASSOC\t\t= BIT(0),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_DISASSOC\t\t= BIT(1),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_DISASSOC\t\t= BIT(2),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_AUTH\t\t= BIT(3),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_AUTH\t\t= BIT(4),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_AUTH\t\t= BIT(5),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_DEAUTH\t\t= BIT(6),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_DEAUTH\t\t= BIT(7),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_DEAUTH\t\t= BIT(8),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION\t\t= BIT(9),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION\t\t= BIT(10),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION\t\t= BIT(11),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION_NOACK\t= BIT(12),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION_NOACK\t= BIT(13),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION_NOACK\t= BIT(14),\n\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_RESERVED_15\t= BIT(15),\n\tHTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_RESERVED_15\t= BIT(16),\n\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_RESERVED_15\t= BIT(17),\n};\n\nenum htt_rx_ctrl_pkt_filter_tlv_flags2 {\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_1\t= BIT(0),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_1\t= BIT(1),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_1\t= BIT(2),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_2\t= BIT(3),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_2\t= BIT(4),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_2\t= BIT(5),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_TRIGGER\t= BIT(6),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_TRIGGER\t= BIT(7),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_TRIGGER\t= BIT(8),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_4\t= BIT(9),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_4\t= BIT(10),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_4\t= BIT(11),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_BF_REP_POLL\t= BIT(12),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_BF_REP_POLL\t= BIT(13),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_BF_REP_POLL\t= BIT(14),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_VHT_NDP\t= BIT(15),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_VHT_NDP\t= BIT(16),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_VHT_NDP\t= BIT(17),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_FRAME_EXT\t= BIT(18),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_FRAME_EXT\t= BIT(19),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_FRAME_EXT\t= BIT(20),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_WRAPPER\t= BIT(21),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_WRAPPER\t= BIT(22),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_WRAPPER\t= BIT(23),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_BAR\t\t= BIT(24),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_BAR\t\t= BIT(25),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_BAR\t\t= BIT(26),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_BA\t\t\t= BIT(27),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_BA\t\t\t= BIT(28),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_BA\t\t\t= BIT(29),\n};\n\nenum htt_rx_ctrl_pkt_filter_tlv_flags3 {\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_PSPOLL\t\t= BIT(0),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_PSPOLL\t\t= BIT(1),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_PSPOLL\t\t= BIT(2),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_RTS\t\t= BIT(3),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_RTS\t\t= BIT(4),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_RTS\t\t= BIT(5),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_CTS\t\t= BIT(6),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_CTS\t\t= BIT(7),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_CTS\t\t= BIT(8),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_ACK\t\t= BIT(9),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_ACK\t\t= BIT(10),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_ACK\t\t= BIT(11),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND\t\t= BIT(12),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND\t\t= BIT(13),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND\t\t= BIT(14),\n\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND_ACK\t\t= BIT(15),\n\tHTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND_ACK\t\t= BIT(16),\n\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND_ACK\t\t= BIT(17),\n};\n\nenum htt_rx_data_pkt_filter_tlv_flasg3 {\n\tHTT_RX_FP_DATA_PKT_FILTER_TLV_FLASG3_MCAST\t= BIT(18),\n\tHTT_RX_MD_DATA_PKT_FILTER_TLV_FLASG3_MCAST\t= BIT(19),\n\tHTT_RX_MO_DATA_PKT_FILTER_TLV_FLASG3_MCAST\t= BIT(20),\n\tHTT_RX_FP_DATA_PKT_FILTER_TLV_FLASG3_UCAST\t= BIT(21),\n\tHTT_RX_MD_DATA_PKT_FILTER_TLV_FLASG3_UCAST\t= BIT(22),\n\tHTT_RX_MO_DATA_PKT_FILTER_TLV_FLASG3_UCAST\t= BIT(23),\n\tHTT_RX_FP_DATA_PKT_FILTER_TLV_FLASG3_NULL_DATA\t= BIT(24),\n\tHTT_RX_MD_DATA_PKT_FILTER_TLV_FLASG3_NULL_DATA\t= BIT(25),\n\tHTT_RX_MO_DATA_PKT_FILTER_TLV_FLASG3_NULL_DATA\t= BIT(26),\n};\n\n#define HTT_RX_FP_MGMT_FILTER_FLAGS0 \\\n\t(HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_REQ \\\n\t| HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_RESP \\\n\t| HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_REQ \\\n\t| HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_RESP \\\n\t| HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_REQ \\\n\t| HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_RESP \\\n\t| HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_TIMING_ADV \\\n\t| HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_BEACON \\\n\t| HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_ATIM)\n\n#define HTT_RX_MD_MGMT_FILTER_FLAGS0 \\\n\t(HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_REQ \\\n\t| HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_RESP \\\n\t| HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_REQ \\\n\t| HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_RESP \\\n\t| HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_REQ \\\n\t| HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_RESP \\\n\t| HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_TIMING_ADV \\\n\t| HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_BEACON \\\n\t| HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS0_ATIM)\n\n#define HTT_RX_MO_MGMT_FILTER_FLAGS0 \\\n\t(HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_REQ \\\n\t| HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_ASSOC_RESP \\\n\t| HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_REQ \\\n\t| HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_REASSOC_RESP \\\n\t| HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_REQ \\\n\t| HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_RESP \\\n\t| HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_PROBE_TIMING_ADV \\\n\t| HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_BEACON \\\n\t| HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_ATIM)\n\n#define HTT_RX_FP_MGMT_FILTER_FLAGS1 (HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_DISASSOC \\\n\t\t\t\t     | HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_AUTH \\\n\t\t\t\t     | HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_DEAUTH \\\n\t\t\t\t     | HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION \\\n\t\t\t\t     | HTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION_NOACK)\n\n#define HTT_RX_MD_MGMT_FILTER_FLAGS1 (HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_DISASSOC \\\n\t\t\t\t     | HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_AUTH \\\n\t\t\t\t     | HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_DEAUTH \\\n\t\t\t\t     | HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION \\\n\t\t\t\t     | HTT_RX_MD_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION_NOACK)\n\n#define HTT_RX_MO_MGMT_FILTER_FLAGS1 (HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_DISASSOC \\\n\t\t\t\t     | HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_AUTH \\\n\t\t\t\t     | HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_DEAUTH \\\n\t\t\t\t     | HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION \\\n\t\t\t\t     | HTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_ACTION_NOACK)\n\n#define HTT_RX_FP_CTRL_FILTER_FLASG2 (HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_WRAPPER \\\n\t\t\t\t     | HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_BAR \\\n\t\t\t\t     | HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_BA)\n\n#define HTT_RX_MD_CTRL_FILTER_FLASG2 (HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_WRAPPER \\\n\t\t\t\t     | HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_BAR \\\n\t\t\t\t     | HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS2_BA)\n\n#define HTT_RX_MO_CTRL_FILTER_FLASG2 (HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_WRAPPER \\\n\t\t\t\t     | HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_BAR \\\n\t\t\t\t     | HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_BA)\n\n#define HTT_RX_FP_CTRL_FILTER_FLASG3 (HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_PSPOLL \\\n\t\t\t\t     | HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_RTS \\\n\t\t\t\t     | HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_CTS \\\n\t\t\t\t     | HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_ACK \\\n\t\t\t\t     | HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND \\\n\t\t\t\t     | HTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND_ACK)\n\n#define HTT_RX_MD_CTRL_FILTER_FLASG3 (HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_PSPOLL \\\n\t\t\t\t     | HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_RTS \\\n\t\t\t\t     | HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_CTS \\\n\t\t\t\t     | HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_ACK \\\n\t\t\t\t     | HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND \\\n\t\t\t\t     | HTT_RX_MD_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND_ACK)\n\n#define HTT_RX_MO_CTRL_FILTER_FLASG3 (HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_PSPOLL \\\n\t\t\t\t     | HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_RTS \\\n\t\t\t\t     | HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_CTS \\\n\t\t\t\t     | HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_ACK \\\n\t\t\t\t     | HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND \\\n\t\t\t\t     | HTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS3_CFEND_ACK)\n\n#define HTT_RX_FP_DATA_FILTER_FLASG3 (HTT_RX_FP_DATA_PKT_FILTER_TLV_FLASG3_MCAST \\\n\t\t\t\t     | HTT_RX_FP_DATA_PKT_FILTER_TLV_FLASG3_UCAST \\\n\t\t\t\t     | HTT_RX_FP_DATA_PKT_FILTER_TLV_FLASG3_NULL_DATA)\n\n#define HTT_RX_MD_DATA_FILTER_FLASG3 (HTT_RX_MD_DATA_PKT_FILTER_TLV_FLASG3_MCAST \\\n\t\t\t\t     | HTT_RX_MD_DATA_PKT_FILTER_TLV_FLASG3_UCAST \\\n\t\t\t\t     | HTT_RX_MD_DATA_PKT_FILTER_TLV_FLASG3_NULL_DATA)\n\n#define HTT_RX_MO_DATA_FILTER_FLASG3 (HTT_RX_MO_DATA_PKT_FILTER_TLV_FLASG3_MCAST \\\n\t\t\t\t     | HTT_RX_MO_DATA_PKT_FILTER_TLV_FLASG3_UCAST \\\n\t\t\t\t     | HTT_RX_MO_DATA_PKT_FILTER_TLV_FLASG3_NULL_DATA)\n\n#define HTT_RX_MON_FP_MGMT_FILTER_FLAGS0 \\\n\t\t(HTT_RX_FP_MGMT_FILTER_FLAGS0 | \\\n\t\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS0_RESERVED_7)\n\n#define HTT_RX_MON_MO_MGMT_FILTER_FLAGS0 \\\n\t\t(HTT_RX_MO_MGMT_FILTER_FLAGS0 | \\\n\t\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS0_RESERVED_7)\n\n#define HTT_RX_MON_FP_MGMT_FILTER_FLAGS1 \\\n\t\t(HTT_RX_FP_MGMT_FILTER_FLAGS1 | \\\n\t\tHTT_RX_FP_MGMT_PKT_FILTER_TLV_FLAGS1_RESERVED_15)\n\n#define HTT_RX_MON_MO_MGMT_FILTER_FLAGS1 \\\n\t\t(HTT_RX_MO_MGMT_FILTER_FLAGS1 | \\\n\t\tHTT_RX_MO_MGMT_PKT_FILTER_TLV_FLAGS1_RESERVED_15)\n\n#define HTT_RX_MON_FP_CTRL_FILTER_FLASG2 \\\n\t\t(HTT_RX_FP_CTRL_FILTER_FLASG2 | \\\n\t\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_1 | \\\n\t\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_2 | \\\n\t\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_TRIGGER | \\\n\t\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_4 | \\\n\t\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_BF_REP_POLL | \\\n\t\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_VHT_NDP | \\\n\t\tHTT_RX_FP_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_FRAME_EXT)\n\n#define HTT_RX_MON_MO_CTRL_FILTER_FLASG2 \\\n\t\t(HTT_RX_MO_CTRL_FILTER_FLASG2 | \\\n\t\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_1 | \\\n\t\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_2 | \\\n\t\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_TRIGGER | \\\n\t\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_RESERVED_4 | \\\n\t\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_BF_REP_POLL | \\\n\t\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_VHT_NDP | \\\n\t\tHTT_RX_MO_CTRL_PKT_FILTER_TLV_FLAGS2_CTRL_FRAME_EXT)\n\n#define HTT_RX_MON_FP_CTRL_FILTER_FLASG3 HTT_RX_FP_CTRL_FILTER_FLASG3\n\n#define HTT_RX_MON_MO_CTRL_FILTER_FLASG3 HTT_RX_MO_CTRL_FILTER_FLASG3\n\n#define HTT_RX_MON_FP_DATA_FILTER_FLASG3 HTT_RX_FP_DATA_FILTER_FLASG3\n\n#define HTT_RX_MON_MO_DATA_FILTER_FLASG3 HTT_RX_MO_DATA_FILTER_FLASG3\n\n#define HTT_RX_MON_FILTER_TLV_FLAGS \\\n\t\t(HTT_RX_FILTER_TLV_FLAGS_MPDU_START | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_START | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_USER_STATS | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_USER_STATS_EXT | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_STATUS_DONE)\n\n#define HTT_RX_MON_FILTER_TLV_FLAGS_MON_STATUS_RING \\\n\t\t(HTT_RX_FILTER_TLV_FLAGS_MPDU_START | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_START | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_USER_STATS | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_USER_STATS_EXT | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PPDU_END_STATUS_DONE)\n\n#define HTT_RX_MON_FILTER_TLV_FLAGS_MON_BUF_RING \\\n\t\t(HTT_RX_FILTER_TLV_FLAGS_MPDU_START | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_MSDU_START | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_RX_PACKET | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_MSDU_END | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_MPDU_END | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PACKET_HEADER | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_PER_MSDU_HEADER | \\\n\t\tHTT_RX_FILTER_TLV_FLAGS_ATTENTION)\n\nstruct htt_rx_ring_selection_cfg_cmd {\n\tu32 info0;\n\tu32 info1;\n\tu32 pkt_type_en_flags0;\n\tu32 pkt_type_en_flags1;\n\tu32 pkt_type_en_flags2;\n\tu32 pkt_type_en_flags3;\n\tu32 rx_filter_tlv;\n} __packed;\n\nstruct htt_rx_ring_tlv_filter {\n\tu32 rx_filter;  \n\tu32 pkt_filter_flags0;  \n\tu32 pkt_filter_flags1;  \n\tu32 pkt_filter_flags2;  \n\tu32 pkt_filter_flags3;  \n};\n\n#define HTT_RX_FULL_MON_MODE_CFG_CMD_INFO0_MSG_TYPE\tGENMASK(7, 0)\n#define HTT_RX_FULL_MON_MODE_CFG_CMD_INFO0_PDEV_ID\tGENMASK(15, 8)\n\n#define HTT_RX_FULL_MON_MODE_CFG_CMD_CFG_ENABLE\t\t\tBIT(0)\n#define HTT_RX_FULL_MON_MODE_CFG_CMD_CFG_ZERO_MPDUS_END\t\tBIT(1)\n#define HTT_RX_FULL_MON_MODE_CFG_CMD_CFG_NON_ZERO_MPDUS_END\tBIT(2)\n#define HTT_RX_FULL_MON_MODE_CFG_CMD_CFG_RELEASE_RING\t\tGENMASK(10, 3)\n\n \nenum htt_rx_full_mon_release_ring {\n\tHTT_RX_MON_RING_REO,\n\tHTT_RX_MON_RING_FW,\n\tHTT_RX_MON_RING_SW,\n\tHTT_RX_MON_RING_RELEASE,\n};\n\nstruct htt_rx_full_monitor_mode_cfg_cmd {\n\tu32 info0;\n\tu32 cfg;\n} __packed;\n\n \n\nenum htt_t2h_msg_type {\n\tHTT_T2H_MSG_TYPE_VERSION_CONF,\n\tHTT_T2H_MSG_TYPE_PEER_MAP\t= 0x3,\n\tHTT_T2H_MSG_TYPE_PEER_UNMAP\t= 0x4,\n\tHTT_T2H_MSG_TYPE_RX_ADDBA\t= 0x5,\n\tHTT_T2H_MSG_TYPE_PKTLOG\t\t= 0x8,\n\tHTT_T2H_MSG_TYPE_SEC_IND\t= 0xb,\n\tHTT_T2H_MSG_TYPE_PEER_MAP2\t= 0x1e,\n\tHTT_T2H_MSG_TYPE_PEER_UNMAP2\t= 0x1f,\n\tHTT_T2H_MSG_TYPE_PPDU_STATS_IND = 0x1d,\n\tHTT_T2H_MSG_TYPE_EXT_STATS_CONF = 0x1c,\n\tHTT_T2H_MSG_TYPE_BKPRESSURE_EVENT_IND = 0x24,\n};\n\n#define HTT_TARGET_VERSION_MAJOR 3\n\n#define HTT_T2H_MSG_TYPE\t\tGENMASK(7, 0)\n#define HTT_T2H_VERSION_CONF_MINOR\tGENMASK(15, 8)\n#define HTT_T2H_VERSION_CONF_MAJOR\tGENMASK(23, 16)\n\nstruct htt_t2h_version_conf_msg {\n\tu32 version;\n} __packed;\n\n#define HTT_T2H_PEER_MAP_INFO_VDEV_ID\tGENMASK(15, 8)\n#define HTT_T2H_PEER_MAP_INFO_PEER_ID\tGENMASK(31, 16)\n#define HTT_T2H_PEER_MAP_INFO1_MAC_ADDR_H16\tGENMASK(15, 0)\n#define HTT_T2H_PEER_MAP_INFO1_HW_PEER_ID\tGENMASK(31, 16)\n#define HTT_T2H_PEER_MAP_INFO2_AST_HASH_VAL\tGENMASK(15, 0)\n#define HTT_T2H_PEER_MAP_INFO2_NEXT_HOP_M\tBIT(16)\n#define HTT_T2H_PEER_MAP_INFO2_NEXT_HOP_S\t16\n\nstruct htt_t2h_peer_map_event {\n\tu32 info;\n\tu32 mac_addr_l32;\n\tu32 info1;\n\tu32 info2;\n} __packed;\n\n#define HTT_T2H_PEER_UNMAP_INFO_VDEV_ID\tHTT_T2H_PEER_MAP_INFO_VDEV_ID\n#define HTT_T2H_PEER_UNMAP_INFO_PEER_ID\tHTT_T2H_PEER_MAP_INFO_PEER_ID\n#define HTT_T2H_PEER_UNMAP_INFO1_MAC_ADDR_H16 \\\n\t\t\t\t\tHTT_T2H_PEER_MAP_INFO1_MAC_ADDR_H16\n#define HTT_T2H_PEER_MAP_INFO1_NEXT_HOP_M HTT_T2H_PEER_MAP_INFO2_NEXT_HOP_M\n#define HTT_T2H_PEER_MAP_INFO1_NEXT_HOP_S HTT_T2H_PEER_MAP_INFO2_NEXT_HOP_S\n\nstruct htt_t2h_peer_unmap_event {\n\tu32 info;\n\tu32 mac_addr_l32;\n\tu32 info1;\n} __packed;\n\nstruct htt_resp_msg {\n\tunion {\n\t\tstruct htt_t2h_version_conf_msg version_msg;\n\t\tstruct htt_t2h_peer_map_event peer_map_ev;\n\t\tstruct htt_t2h_peer_unmap_event peer_unmap_ev;\n\t};\n} __packed;\n\n#define HTT_BACKPRESSURE_EVENT_PDEV_ID_M GENMASK(15, 8)\n#define HTT_BACKPRESSURE_EVENT_RING_TYPE_M GENMASK(23, 16)\n#define HTT_BACKPRESSURE_EVENT_RING_ID_M GENMASK(31, 24)\n\n#define HTT_BACKPRESSURE_EVENT_HP_M GENMASK(15, 0)\n#define HTT_BACKPRESSURE_EVENT_TP_M GENMASK(31, 16)\n\n#define HTT_BACKPRESSURE_UMAC_RING_TYPE\t0\n#define HTT_BACKPRESSURE_LMAC_RING_TYPE\t1\n\nenum htt_backpressure_umac_ringid {\n\tHTT_SW_RING_IDX_REO_REO2SW1_RING,\n\tHTT_SW_RING_IDX_REO_REO2SW2_RING,\n\tHTT_SW_RING_IDX_REO_REO2SW3_RING,\n\tHTT_SW_RING_IDX_REO_REO2SW4_RING,\n\tHTT_SW_RING_IDX_REO_WBM2REO_LINK_RING,\n\tHTT_SW_RING_IDX_REO_REO2TCL_RING,\n\tHTT_SW_RING_IDX_REO_REO2FW_RING,\n\tHTT_SW_RING_IDX_REO_REO_RELEASE_RING,\n\tHTT_SW_RING_IDX_WBM_PPE_RELEASE_RING,\n\tHTT_SW_RING_IDX_TCL_TCL2TQM_RING,\n\tHTT_SW_RING_IDX_WBM_TQM_RELEASE_RING,\n\tHTT_SW_RING_IDX_WBM_REO_RELEASE_RING,\n\tHTT_SW_RING_IDX_WBM_WBM2SW0_RELEASE_RING,\n\tHTT_SW_RING_IDX_WBM_WBM2SW1_RELEASE_RING,\n\tHTT_SW_RING_IDX_WBM_WBM2SW2_RELEASE_RING,\n\tHTT_SW_RING_IDX_WBM_WBM2SW3_RELEASE_RING,\n\tHTT_SW_RING_IDX_REO_REO_CMD_RING,\n\tHTT_SW_RING_IDX_REO_REO_STATUS_RING,\n\tHTT_SW_UMAC_RING_IDX_MAX,\n};\n\nenum htt_backpressure_lmac_ringid {\n\tHTT_SW_RING_IDX_FW2RXDMA_BUF_RING,\n\tHTT_SW_RING_IDX_FW2RXDMA_STATUS_RING,\n\tHTT_SW_RING_IDX_FW2RXDMA_LINK_RING,\n\tHTT_SW_RING_IDX_SW2RXDMA_BUF_RING,\n\tHTT_SW_RING_IDX_WBM2RXDMA_LINK_RING,\n\tHTT_SW_RING_IDX_RXDMA2FW_RING,\n\tHTT_SW_RING_IDX_RXDMA2SW_RING,\n\tHTT_SW_RING_IDX_RXDMA2RELEASE_RING,\n\tHTT_SW_RING_IDX_RXDMA2REO_RING,\n\tHTT_SW_RING_IDX_MONITOR_STATUS_RING,\n\tHTT_SW_RING_IDX_MONITOR_BUF_RING,\n\tHTT_SW_RING_IDX_MONITOR_DESC_RING,\n\tHTT_SW_RING_IDX_MONITOR_DEST_RING,\n\tHTT_SW_LMAC_RING_IDX_MAX,\n};\n\n \n\n#define HTT_T2H_PPDU_STATS_INFO_PDEV_ID GENMASK(11, 10)\n#define HTT_T2H_PPDU_STATS_INFO_PAYLOAD_SIZE GENMASK(31, 16)\n\nstruct ath11k_htt_ppdu_stats_msg {\n\tu32 info;\n\tu32 ppdu_id;\n\tu32 timestamp;\n\tu32 rsvd;\n\tu8 data[];\n} __packed;\n\nstruct htt_tlv {\n\tu32 header;\n\tu8 value[];\n} __packed;\n\n#define HTT_TLV_TAG\t\t\tGENMASK(11, 0)\n#define HTT_TLV_LEN\t\t\tGENMASK(23, 12)\n\nenum HTT_PPDU_STATS_BW {\n\tHTT_PPDU_STATS_BANDWIDTH_5MHZ   = 0,\n\tHTT_PPDU_STATS_BANDWIDTH_10MHZ  = 1,\n\tHTT_PPDU_STATS_BANDWIDTH_20MHZ  = 2,\n\tHTT_PPDU_STATS_BANDWIDTH_40MHZ  = 3,\n\tHTT_PPDU_STATS_BANDWIDTH_80MHZ  = 4,\n\tHTT_PPDU_STATS_BANDWIDTH_160MHZ = 5,  \n\tHTT_PPDU_STATS_BANDWIDTH_DYN    = 6,\n};\n\n#define HTT_PPDU_STATS_CMN_FLAGS_FRAME_TYPE_M\tGENMASK(7, 0)\n#define HTT_PPDU_STATS_CMN_FLAGS_QUEUE_TYPE_M\tGENMASK(15, 8)\n \n#define HTT_PPDU_STATS_CMN_FLAGS_BW_M\t\tGENMASK(19, 16)\n\nstruct htt_ppdu_stats_common {\n\tu32 ppdu_id;\n\tu16 sched_cmdid;\n\tu8 ring_id;\n\tu8 num_users;\n\tu32 flags;  \n\tu32 chain_mask;\n\tu32 fes_duration_us;  \n\tu32 ppdu_sch_eval_start_tstmp_us;\n\tu32 ppdu_sch_end_tstmp_us;\n\tu32 ppdu_start_tstmp_us;\n\t \n\tu16 phy_mode;\n\tu16 bw_mhz;\n} __packed;\n\nenum htt_ppdu_stats_gi {\n\tHTT_PPDU_STATS_SGI_0_8_US,\n\tHTT_PPDU_STATS_SGI_0_4_US,\n\tHTT_PPDU_STATS_SGI_1_6_US,\n\tHTT_PPDU_STATS_SGI_3_2_US,\n};\n\n#define HTT_PPDU_STATS_USER_RATE_INFO0_USER_POS_M\tGENMASK(3, 0)\n#define HTT_PPDU_STATS_USER_RATE_INFO0_MU_GROUP_ID_M\tGENMASK(11, 4)\n\n#define HTT_PPDU_STATS_USER_RATE_INFO1_RESP_TYPE_VALD_M\tBIT(0)\n#define HTT_PPDU_STATS_USER_RATE_INFO1_PPDU_TYPE_M\tGENMASK(5, 1)\n\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_LTF_SIZE_M\tGENMASK(1, 0)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_STBC_M\t\tBIT(2)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_HE_RE_M\t\tBIT(3)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_TXBF_M\t\tGENMASK(7, 4)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_BW_M\t\tGENMASK(11, 8)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_NSS_M\t\tGENMASK(15, 12)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_MCS_M\t\tGENMASK(19, 16)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_PREAMBLE_M\tGENMASK(23, 20)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_GI_M\t\tGENMASK(27, 24)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_DCM_M\t\tBIT(28)\n#define HTT_PPDU_STATS_USER_RATE_FLAGS_LDPC_M\t\tBIT(29)\n\n#define HTT_USR_RATE_PREAMBLE(_val) \\\n\t\tFIELD_GET(HTT_PPDU_STATS_USER_RATE_FLAGS_PREAMBLE_M, _val)\n#define HTT_USR_RATE_BW(_val) \\\n\t\tFIELD_GET(HTT_PPDU_STATS_USER_RATE_FLAGS_BW_M, _val)\n#define HTT_USR_RATE_NSS(_val) \\\n\t\tFIELD_GET(HTT_PPDU_STATS_USER_RATE_FLAGS_NSS_M, _val)\n#define HTT_USR_RATE_MCS(_val) \\\n\t\tFIELD_GET(HTT_PPDU_STATS_USER_RATE_FLAGS_MCS_M, _val)\n#define HTT_USR_RATE_GI(_val) \\\n\t\tFIELD_GET(HTT_PPDU_STATS_USER_RATE_FLAGS_GI_M, _val)\n#define HTT_USR_RATE_DCM(_val) \\\n\t\tFIELD_GET(HTT_PPDU_STATS_USER_RATE_FLAGS_DCM_M, _val)\n\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_LTF_SIZE_M\t\tGENMASK(1, 0)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_STBC_M\t\tBIT(2)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_HE_RE_M\t\tBIT(3)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_TXBF_M\t\tGENMASK(7, 4)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_BW_M\t\tGENMASK(11, 8)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_NSS_M\t\tGENMASK(15, 12)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_MCS_M\t\tGENMASK(19, 16)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_PREAMBLE_M\t\tGENMASK(23, 20)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_GI_M\t\tGENMASK(27, 24)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_DCM_M\t\tBIT(28)\n#define HTT_PPDU_STATS_USER_RATE_RESP_FLAGS_LDPC_M\t\tBIT(29)\n\nstruct htt_ppdu_stats_user_rate {\n\tu8 tid_num;\n\tu8 reserved0;\n\tu16 sw_peer_id;\n\tu32 info0;  \n\tu16 ru_end;\n\tu16 ru_start;\n\tu16 resp_ru_end;\n\tu16 resp_ru_start;\n\tu32 info1;  \n\tu32 rate_flags;  \n\t \n\tu32 resp_rate_flags;  \n} __packed;\n\n#define HTT_PPDU_STATS_TX_INFO_FLAGS_RATECODE_M\t\tGENMASK(7, 0)\n#define HTT_PPDU_STATS_TX_INFO_FLAGS_IS_AMPDU_M\t\tBIT(8)\n#define HTT_PPDU_STATS_TX_INFO_FLAGS_BA_ACK_FAILED_M\tGENMASK(10, 9)\n#define HTT_PPDU_STATS_TX_INFO_FLAGS_BW_M\t\tGENMASK(13, 11)\n#define HTT_PPDU_STATS_TX_INFO_FLAGS_SGI_M\t\tBIT(14)\n#define HTT_PPDU_STATS_TX_INFO_FLAGS_PEERID_M\t\tGENMASK(31, 16)\n\n#define HTT_TX_INFO_IS_AMSDU(_flags) \\\n\t\t\tFIELD_GET(HTT_PPDU_STATS_TX_INFO_FLAGS_IS_AMPDU_M, _flags)\n#define HTT_TX_INFO_BA_ACK_FAILED(_flags) \\\n\t\t\tFIELD_GET(HTT_PPDU_STATS_TX_INFO_FLAGS_BA_ACK_FAILED_M, _flags)\n#define HTT_TX_INFO_RATECODE(_flags) \\\n\t\t\tFIELD_GET(HTT_PPDU_STATS_TX_INFO_FLAGS_RATECODE_M, _flags)\n#define HTT_TX_INFO_PEERID(_flags) \\\n\t\t\tFIELD_GET(HTT_PPDU_STATS_TX_INFO_FLAGS_PEERID_M, _flags)\n\nstruct htt_tx_ppdu_stats_info {\n\tstruct htt_tlv tlv_hdr;\n\tu32 tx_success_bytes;\n\tu32 tx_retry_bytes;\n\tu32 tx_failed_bytes;\n\tu32 flags;  \n\tu16 tx_success_msdus;\n\tu16 tx_retry_msdus;\n\tu16 tx_failed_msdus;\n\tu16 tx_duration;  \n} __packed;\n\nenum  htt_ppdu_stats_usr_compln_status {\n\tHTT_PPDU_STATS_USER_STATUS_OK,\n\tHTT_PPDU_STATS_USER_STATUS_FILTERED,\n\tHTT_PPDU_STATS_USER_STATUS_RESP_TIMEOUT,\n\tHTT_PPDU_STATS_USER_STATUS_RESP_MISMATCH,\n\tHTT_PPDU_STATS_USER_STATUS_ABORT,\n};\n\n#define HTT_PPDU_STATS_USR_CMPLTN_CMN_FLAGS_LONG_RETRY_M\tGENMASK(3, 0)\n#define HTT_PPDU_STATS_USR_CMPLTN_CMN_FLAGS_SHORT_RETRY_M\tGENMASK(7, 4)\n#define HTT_PPDU_STATS_USR_CMPLTN_CMN_FLAGS_IS_AMPDU_M\t\tBIT(8)\n#define HTT_PPDU_STATS_USR_CMPLTN_CMN_FLAGS_RESP_TYPE_M\t\tGENMASK(12, 9)\n\n#define HTT_USR_CMPLTN_IS_AMPDU(_val) \\\n\t    FIELD_GET(HTT_PPDU_STATS_USR_CMPLTN_CMN_FLAGS_IS_AMPDU_M, _val)\n#define HTT_USR_CMPLTN_LONG_RETRY(_val) \\\n\t    FIELD_GET(HTT_PPDU_STATS_USR_CMPLTN_CMN_FLAGS_LONG_RETRY_M, _val)\n#define HTT_USR_CMPLTN_SHORT_RETRY(_val) \\\n\t    FIELD_GET(HTT_PPDU_STATS_USR_CMPLTN_CMN_FLAGS_SHORT_RETRY_M, _val)\n\nstruct htt_ppdu_stats_usr_cmpltn_cmn {\n\tu8 status;\n\tu8 tid_num;\n\tu16 sw_peer_id;\n\t \n\tu32 ack_rssi;\n\tu16 mpdu_tried;\n\tu16 mpdu_success;\n\tu32 flags;  \n} __packed;\n\n#define HTT_PPDU_STATS_ACK_BA_INFO_NUM_MPDU_M\tGENMASK(8, 0)\n#define HTT_PPDU_STATS_ACK_BA_INFO_NUM_MSDU_M\tGENMASK(24, 9)\n#define HTT_PPDU_STATS_ACK_BA_INFO_TID_NUM\tGENMASK(31, 25)\n\n#define HTT_PPDU_STATS_NON_QOS_TID\t16\n\nstruct htt_ppdu_stats_usr_cmpltn_ack_ba_status {\n\tu32 ppdu_id;\n\tu16 sw_peer_id;\n\tu16 reserved0;\n\tu32 info;  \n\tu16 current_seq;\n\tu16 start_seq;\n\tu32 success_bytes;\n} __packed;\n\nstruct htt_ppdu_stats_usr_cmn_array {\n\tstruct htt_tlv tlv_hdr;\n\tu32 num_ppdu_stats;\n\t \n\tstruct htt_tx_ppdu_stats_info tx_ppdu_info[];\n} __packed;\n\nstruct htt_ppdu_user_stats {\n\tu16 peer_id;\n\tu32 tlv_flags;\n\tbool is_valid_peer_id;\n\tstruct htt_ppdu_stats_user_rate rate;\n\tstruct htt_ppdu_stats_usr_cmpltn_cmn cmpltn_cmn;\n\tstruct htt_ppdu_stats_usr_cmpltn_ack_ba_status ack_ba;\n};\n\n#define HTT_PPDU_STATS_MAX_USERS\t8\n#define HTT_PPDU_DESC_MAX_DEPTH\t16\n\nstruct htt_ppdu_stats {\n\tstruct htt_ppdu_stats_common common;\n\tstruct htt_ppdu_user_stats user_stats[HTT_PPDU_STATS_MAX_USERS];\n};\n\nstruct htt_ppdu_stats_info {\n\tu32 ppdu_id;\n\tstruct htt_ppdu_stats ppdu_stats;\n\tstruct list_head list;\n};\n\n \nstruct htt_pktlog_msg {\n\tu32 hdr;\n\tu8 payload[];\n};\n\n \n\nstruct htt_ext_stats_cfg_hdr {\n\tu8 msg_type;\n\tu8 pdev_mask;\n\tu8 stats_type;\n\tu8 reserved;\n} __packed;\n\nstruct htt_ext_stats_cfg_cmd {\n\tstruct htt_ext_stats_cfg_hdr hdr;\n\tu32 cfg_param0;\n\tu32 cfg_param1;\n\tu32 cfg_param2;\n\tu32 cfg_param3;\n\tu32 reserved;\n\tu32 cookie_lsb;\n\tu32 cookie_msb;\n} __packed;\n\n \n#define HTT_STAT_DEFAULT_RESET_START_OFFSET 0\n#define HTT_STAT_DEFAULT_CFG0_ALL_HWQS 0xffffffff\n#define HTT_STAT_DEFAULT_CFG0_ALL_TXQS 0xffffffff\n#define HTT_STAT_DEFAULT_CFG0_ALL_CMDQS 0xffff\n#define HTT_STAT_DEFAULT_CFG0_ALL_RINGS 0xffff\n#define HTT_STAT_DEFAULT_CFG0_ACTIVE_PEERS 0xff\n#define HTT_STAT_DEFAULT_CFG0_CCA_CUMULATIVE 0x00\n#define HTT_STAT_DEFAULT_CFG0_ACTIVE_VDEVS 0x00\n\n \n#define HTT_STAT_PEER_INFO_MAC_ADDR BIT(0)\n#define HTT_STAT_DEFAULT_PEER_REQ_TYPE 0x7f\n\n \nstruct htt_ext_stats_cfg_params {\n\tu32 cfg0;\n\tu32 cfg1;\n\tu32 cfg2;\n\tu32 cfg3;\n};\n\n \n\n#define HTT_T2H_EXT_STATS_INFO1_DONE\tBIT(11)\n#define HTT_T2H_EXT_STATS_INFO1_LENGTH   GENMASK(31, 16)\n\nstruct ath11k_htt_extd_stats_msg {\n\tu32 info0;\n\tu64 cookie;\n\tu32 info1;\n\tu8 data[];\n} __packed;\n\n#define\tHTT_MAC_ADDR_L32_0\tGENMASK(7, 0)\n#define\tHTT_MAC_ADDR_L32_1\tGENMASK(15, 8)\n#define\tHTT_MAC_ADDR_L32_2\tGENMASK(23, 16)\n#define\tHTT_MAC_ADDR_L32_3\tGENMASK(31, 24)\n#define\tHTT_MAC_ADDR_H16_0\tGENMASK(7, 0)\n#define\tHTT_MAC_ADDR_H16_1\tGENMASK(15, 8)\n\nstruct htt_mac_addr {\n\tu32 mac_addr_l32;\n\tu32 mac_addr_h16;\n};\n\nstatic inline void ath11k_dp_get_mac_addr(u32 addr_l32, u16 addr_h16, u8 *addr)\n{\n\tif (IS_ENABLED(CONFIG_CPU_BIG_ENDIAN)) {\n\t\taddr_l32 = swab32(addr_l32);\n\t\taddr_h16 = swab16(addr_h16);\n\t}\n\n\tmemcpy(addr, &addr_l32, 4);\n\tmemcpy(addr + 4, &addr_h16, ETH_ALEN - 4);\n}\n\nint ath11k_dp_service_srng(struct ath11k_base *ab,\n\t\t\t   struct ath11k_ext_irq_grp *irq_grp,\n\t\t\t   int budget);\nint ath11k_dp_htt_connect(struct ath11k_dp *dp);\nvoid ath11k_dp_vdev_tx_attach(struct ath11k *ar, struct ath11k_vif *arvif);\nvoid ath11k_dp_free(struct ath11k_base *ab);\nint ath11k_dp_alloc(struct ath11k_base *ab);\nint ath11k_dp_pdev_alloc(struct ath11k_base *ab);\nvoid ath11k_dp_pdev_pre_alloc(struct ath11k_base *ab);\nvoid ath11k_dp_pdev_free(struct ath11k_base *ab);\nint ath11k_dp_tx_htt_srng_setup(struct ath11k_base *ab, u32 ring_id,\n\t\t\t\tint mac_id, enum hal_ring_type ring_type);\nint ath11k_dp_peer_setup(struct ath11k *ar, int vdev_id, const u8 *addr);\nvoid ath11k_dp_peer_cleanup(struct ath11k *ar, int vdev_id, const u8 *addr);\nvoid ath11k_dp_srng_cleanup(struct ath11k_base *ab, struct dp_srng *ring);\nint ath11k_dp_srng_setup(struct ath11k_base *ab, struct dp_srng *ring,\n\t\t\t enum hal_ring_type type, int ring_num,\n\t\t\t int mac_id, int num_entries);\nvoid ath11k_dp_link_desc_cleanup(struct ath11k_base *ab,\n\t\t\t\t struct dp_link_desc_bank *desc_bank,\n\t\t\t\t u32 ring_type, struct dp_srng *ring);\nint ath11k_dp_link_desc_setup(struct ath11k_base *ab,\n\t\t\t      struct dp_link_desc_bank *link_desc_banks,\n\t\t\t      u32 ring_type, struct hal_srng *srng,\n\t\t\t      u32 n_link_desc);\nvoid ath11k_dp_shadow_start_timer(struct ath11k_base *ab,\n\t\t\t\t  struct hal_srng\t*srng,\n\t\t\t\t  struct ath11k_hp_update_timer *update_timer);\nvoid ath11k_dp_shadow_stop_timer(struct ath11k_base *ab,\n\t\t\t\t struct ath11k_hp_update_timer *update_timer);\nvoid ath11k_dp_shadow_init_timer(struct ath11k_base *ab,\n\t\t\t\t struct ath11k_hp_update_timer *update_timer,\n\t\t\t\t u32 interval, u32 ring_id);\nvoid ath11k_dp_stop_shadow_timers(struct ath11k_base *ab);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}