$date
	Sat Mar 23 15:28:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! clk16i $end
$var wire 1 " clk14 $end
$var wire 1 # clk10 $end
$scope module clkgen10 $end
$var reg 1 # clk $end
$upscope $end
$scope module clkgen14 $end
$var reg 1 " clk $end
$upscope $end
$scope module clkgen16i $end
$var reg 1 ! clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#5
1#
#7
1"
#8
0!
#10
0#
#14
0"
#15
1#
#16
1!
#20
0#
#21
1"
#24
0!
#25
1#
#28
0"
#30
0#
#32
1!
#35
1#
1"
#40
0#
0!
#42
0"
#45
1#
#48
1!
#49
1"
#50
0#
#55
1#
#56
0"
0!
#60
0#
#63
1"
#64
1!
#65
1#
#70
0#
0"
#72
0!
#75
1#
#77
1"
#80
0#
1!
#84
0"
#85
1#
#88
0!
#90
0#
#91
1"
#95
1#
#96
1!
#98
0"
#100
0#
