# system info soc_eq_solver_hps on 2019.04.18.20:10:21
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1555610968
#
#
# Files generated for soc_eq_solver_hps on 2019.04.18.20:10:21
files:
filepath,kind,attributes,module,is_top
simulation/soc_eq_solver_hps.vhd,VHDL,,soc_eq_solver_hps,true
simulation/soc_eq_solver_hps_rst_controller.vhd,VHDL,,soc_eq_solver_hps,false
simulation/soc_eq_solver_hps_rst_controller_002.vhd,VHDL,,soc_eq_solver_hps,false
simulation/submodules/soc_eq_solver_hps_ARM_A9_HPS.v,VERILOG,,soc_eq_solver_hps_ARM_A9_HPS,false
simulation/submodules/soc_eq_solver_hps_Onchip_SRAM.vhd,VHDL,,soc_eq_solver_hps_Onchip_SRAM,false
simulation/submodules/soc_eq_solver_hps_System_PLL.vhd,VHDL,,soc_eq_solver_hps_System_PLL,false
simulation/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.sdc,SDC,,soc_eq_solver_hps_fifo_HPS_to_FPGA,false
simulation/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.vhd,VHDL,,soc_eq_solver_hps_fifo_HPS_to_FPGA,false
simulation/submodules/soc_eq_solver_hps_ready.vhd,VHDL,,soc_eq_solver_hps_ready,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0.v,VERILOG,,soc_eq_solver_hps_mm_interconnect_0,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_1.v,VERILOG,,soc_eq_solver_hps_mm_interconnect_1,false
simulation/submodules/soc_eq_solver_hps_irq_mapper.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v,VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_hps_io,false
simulation/submodules/soc_eq_solver_hps_System_PLL_sys_pll.vho,VHDL,,soc_eq_solver_hps_System_PLL_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_router,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_cmd_demux,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_cmd_mux,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_rsp_demux,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_router,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_router_002,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_cmd_demux,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_cmd_mux,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_rsp_demux,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border,false
simulation/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_eq_solver_hps.ARM_A9_HPS,soc_eq_solver_hps_ARM_A9_HPS
soc_eq_solver_hps.ARM_A9_HPS.fpga_interfaces,soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces
soc_eq_solver_hps.ARM_A9_HPS.hps_io,soc_eq_solver_hps_ARM_A9_HPS_hps_io
soc_eq_solver_hps.ARM_A9_HPS.hps_io.border,soc_eq_solver_hps_ARM_A9_HPS_hps_io_border
soc_eq_solver_hps.Onchip_SRAM,soc_eq_solver_hps_Onchip_SRAM
soc_eq_solver_hps.System_PLL,soc_eq_solver_hps_System_PLL
soc_eq_solver_hps.System_PLL.sys_pll,soc_eq_solver_hps_System_PLL_sys_pll
soc_eq_solver_hps.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
soc_eq_solver_hps.fifo_HPS_to_FPGA,soc_eq_solver_hps_fifo_HPS_to_FPGA
soc_eq_solver_hps.ready,soc_eq_solver_hps_ready
soc_eq_solver_hps.mm_interconnect_0,soc_eq_solver_hps_mm_interconnect_0
soc_eq_solver_hps.mm_interconnect_0.fifo_HPS_to_FPGA_in_translator,altera_merlin_slave_translator
soc_eq_solver_hps.mm_interconnect_0.Onchip_SRAM_s2_translator,altera_merlin_slave_translator
soc_eq_solver_hps.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
soc_eq_solver_hps.mm_interconnect_0.fifo_HPS_to_FPGA_in_agent,altera_merlin_slave_agent
soc_eq_solver_hps.mm_interconnect_0.Onchip_SRAM_s2_agent,altera_merlin_slave_agent
soc_eq_solver_hps.mm_interconnect_0.fifo_HPS_to_FPGA_in_agent_rsp_fifo,altera_avalon_sc_fifo
soc_eq_solver_hps.mm_interconnect_0.fifo_HPS_to_FPGA_in_agent_rdata_fifo,altera_avalon_sc_fifo
soc_eq_solver_hps.mm_interconnect_0.Onchip_SRAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
soc_eq_solver_hps.mm_interconnect_0.Onchip_SRAM_s2_agent_rdata_fifo,altera_avalon_sc_fifo
soc_eq_solver_hps.mm_interconnect_0.router,soc_eq_solver_hps_mm_interconnect_0_router
soc_eq_solver_hps.mm_interconnect_0.router_001,soc_eq_solver_hps_mm_interconnect_0_router
soc_eq_solver_hps.mm_interconnect_0.router_002,soc_eq_solver_hps_mm_interconnect_0_router_002
soc_eq_solver_hps.mm_interconnect_0.router_003,soc_eq_solver_hps_mm_interconnect_0_router_002
soc_eq_solver_hps.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
soc_eq_solver_hps.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
soc_eq_solver_hps.mm_interconnect_0.fifo_HPS_to_FPGA_in_burst_adapter,altera_merlin_burst_adapter
soc_eq_solver_hps.mm_interconnect_0.Onchip_SRAM_s2_burst_adapter,altera_merlin_burst_adapter
soc_eq_solver_hps.mm_interconnect_0.cmd_demux,soc_eq_solver_hps_mm_interconnect_0_cmd_demux
soc_eq_solver_hps.mm_interconnect_0.cmd_demux_001,soc_eq_solver_hps_mm_interconnect_0_cmd_demux
soc_eq_solver_hps.mm_interconnect_0.cmd_mux,soc_eq_solver_hps_mm_interconnect_0_cmd_mux
soc_eq_solver_hps.mm_interconnect_0.cmd_mux_001,soc_eq_solver_hps_mm_interconnect_0_cmd_mux
soc_eq_solver_hps.mm_interconnect_0.rsp_demux,soc_eq_solver_hps_mm_interconnect_0_rsp_demux
soc_eq_solver_hps.mm_interconnect_0.rsp_demux_001,soc_eq_solver_hps_mm_interconnect_0_rsp_demux
soc_eq_solver_hps.mm_interconnect_0.rsp_mux,soc_eq_solver_hps_mm_interconnect_0_rsp_mux
soc_eq_solver_hps.mm_interconnect_0.rsp_mux_001,soc_eq_solver_hps_mm_interconnect_0_rsp_mux
soc_eq_solver_hps.mm_interconnect_0.fifo_HPS_to_FPGA_in_rsp_width_adapter,altera_merlin_width_adapter
soc_eq_solver_hps.mm_interconnect_0.Onchip_SRAM_s2_rsp_width_adapter,altera_merlin_width_adapter
soc_eq_solver_hps.mm_interconnect_0.fifo_HPS_to_FPGA_in_cmd_width_adapter,altera_merlin_width_adapter
soc_eq_solver_hps.mm_interconnect_0.Onchip_SRAM_s2_cmd_width_adapter,altera_merlin_width_adapter
soc_eq_solver_hps.mm_interconnect_0.avalon_st_adapter,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter
soc_eq_solver_hps.mm_interconnect_0.avalon_st_adapter.error_adapter_0,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_eq_solver_hps.mm_interconnect_0.avalon_st_adapter_001,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter
soc_eq_solver_hps.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_eq_solver_hps.mm_interconnect_1,soc_eq_solver_hps_mm_interconnect_1
soc_eq_solver_hps.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_translator,altera_merlin_slave_translator
soc_eq_solver_hps.mm_interconnect_1.ready_s1_translator,altera_merlin_slave_translator
soc_eq_solver_hps.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
soc_eq_solver_hps.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_agent,altera_merlin_slave_agent
soc_eq_solver_hps.mm_interconnect_1.ready_s1_agent,altera_merlin_slave_agent
soc_eq_solver_hps.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_eq_solver_hps.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_eq_solver_hps.mm_interconnect_1.ready_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_eq_solver_hps.mm_interconnect_1.ready_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_eq_solver_hps.mm_interconnect_1.router,soc_eq_solver_hps_mm_interconnect_1_router
soc_eq_solver_hps.mm_interconnect_1.router_001,soc_eq_solver_hps_mm_interconnect_1_router
soc_eq_solver_hps.mm_interconnect_1.router_002,soc_eq_solver_hps_mm_interconnect_1_router_002
soc_eq_solver_hps.mm_interconnect_1.router_003,soc_eq_solver_hps_mm_interconnect_1_router_002
soc_eq_solver_hps.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
soc_eq_solver_hps.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
soc_eq_solver_hps.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_eq_solver_hps.mm_interconnect_1.ready_s1_burst_adapter,altera_merlin_burst_adapter
soc_eq_solver_hps.mm_interconnect_1.cmd_demux,soc_eq_solver_hps_mm_interconnect_1_cmd_demux
soc_eq_solver_hps.mm_interconnect_1.cmd_demux_001,soc_eq_solver_hps_mm_interconnect_1_cmd_demux
soc_eq_solver_hps.mm_interconnect_1.cmd_mux,soc_eq_solver_hps_mm_interconnect_1_cmd_mux
soc_eq_solver_hps.mm_interconnect_1.cmd_mux_001,soc_eq_solver_hps_mm_interconnect_1_cmd_mux
soc_eq_solver_hps.mm_interconnect_1.rsp_demux,soc_eq_solver_hps_mm_interconnect_1_rsp_demux
soc_eq_solver_hps.mm_interconnect_1.rsp_demux_001,soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001
soc_eq_solver_hps.mm_interconnect_1.rsp_mux,soc_eq_solver_hps_mm_interconnect_1_rsp_mux
soc_eq_solver_hps.mm_interconnect_1.rsp_mux_001,soc_eq_solver_hps_mm_interconnect_1_rsp_mux
soc_eq_solver_hps.mm_interconnect_1.crosser,altera_avalon_st_handshake_clock_crosser
soc_eq_solver_hps.mm_interconnect_1.crosser_001,altera_avalon_st_handshake_clock_crosser
soc_eq_solver_hps.mm_interconnect_1.crosser_002,altera_avalon_st_handshake_clock_crosser
soc_eq_solver_hps.mm_interconnect_1.crosser_003,altera_avalon_st_handshake_clock_crosser
soc_eq_solver_hps.mm_interconnect_1.avalon_st_adapter,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter
soc_eq_solver_hps.mm_interconnect_1.avalon_st_adapter.error_adapter_0,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_eq_solver_hps.mm_interconnect_1.avalon_st_adapter_001,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter
soc_eq_solver_hps.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_eq_solver_hps.irq_mapper,soc_eq_solver_hps_irq_mapper
soc_eq_solver_hps.irq_mapper_001,soc_eq_solver_hps_irq_mapper
soc_eq_solver_hps.rst_controller,altera_reset_controller
soc_eq_solver_hps.rst_controller_001,altera_reset_controller
soc_eq_solver_hps.rst_controller_002,altera_reset_controller
soc_eq_solver_hps.rst_controller_003,altera_reset_controller
soc_eq_solver_hps.rst_controller,altera_reset_controller
soc_eq_solver_hps.rst_controller_002,altera_reset_controller
