
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.230113                       # Number of seconds simulated
sim_ticks                                230113392000                       # Number of ticks simulated
final_tick                               230113392000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52256                       # Simulator instruction rate (inst/s)
host_op_rate                                    88154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35657829                       # Simulator tick rate (ticks/s)
host_mem_usage                                4890284                       # Number of bytes of host memory used
host_seconds                                  6453.38                       # Real time elapsed on the host
sim_insts                                   337227259                       # Number of instructions simulated
sim_ops                                     568891670                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          172160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16250496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16422656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       172160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        172160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8664448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8664448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           253914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              256604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        135382                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135382                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             748153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           70619514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71367667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        748153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           748153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37652950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37652950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37652950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            748153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          70619514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            109020617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      256604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135382                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135382                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16413056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8660480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16422656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8664448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9638                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  230113308500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135382                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  213680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.884436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.709915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.526992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65657     57.32%     57.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21523     18.79%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7025      6.13%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3857      3.37%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3290      2.87%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2157      1.88%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1767      1.54%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1709      1.49%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7558      6.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114543                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.838827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.814361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    362.077130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8247     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.398449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.377870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.847040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6653     80.62%     80.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              160      1.94%     82.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1212     14.69%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              211      2.56%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8252                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6698241250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11506753750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1282270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26118.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44868.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        71.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   177511                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99709                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     587044.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                397355280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                211176570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               819136500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              323478180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8873557680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4172690130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            347640960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     27826013190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11792258880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      31607385600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            86374853850                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            375.357788                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         220047794000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    507637500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3763040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 128317194000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  30709169500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5794873250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  61021477750                       # Time in different power states
system.mem_ctrls_1.actEnergy                420560280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                223514115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1011945060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              382892220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8898143280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4514214750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            335288640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     28793423460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11387067840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31066780140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            87038464545                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            378.241630                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         219329329500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    441877500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3772258000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 126533039250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29653681000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6569732750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  63142803500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               121048058                       # Number of BP lookups
system.cpu.branchPred.condPredicted         121048058                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8629021                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             91025185                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6853119                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             103849                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        91025185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           67502595                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         23522590                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2663414                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    73984106                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27503633                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        156261                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        498262                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   129670678                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           794                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        460226785                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          133557929                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      746170062                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   121048058                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           74355714                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     317862938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17259716                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  663                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3797                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          206                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 129670038                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2041497                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          460055404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.658827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.304248                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                250146532     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 17972089      3.91%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11001847      2.39%     60.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6474068      1.41%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 27419284      5.96%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 13161153      2.86%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 29812534      6.48%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 23091411      5.02%     82.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 80976486     17.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            460055404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.263018                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.621310                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 99629253                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             179293386                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 140610385                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              31892522                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8629858                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1132515865                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8629858                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                113102285                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                91704945                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6622                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 156617941                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              89993753                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1094045840                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                384564                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               72089769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2108518                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13986701                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1523013181                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2576812939                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1534668142                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          78549433                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             793451112                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                729562069                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                187                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            200                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 148978955                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            113191083                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            42319389                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1470782                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1419779                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1029521924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 925                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 892194125                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          34356351                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       460631178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    775614245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            810                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     460055404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.939319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.018809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           150638173     32.74%     32.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            88598490     19.26%     52.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            78553754     17.07%     69.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            41358168      8.99%     78.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            34620026      7.53%     85.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            30663673      6.67%     92.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            22681720      4.93%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9006366      1.96%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3935034      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       460055404                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2235645     60.81%     60.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 56167      1.53%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 794137     21.60%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3253      0.09%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            574653     15.63%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12348      0.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          12508997      1.40%      1.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             668169065     74.89%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18674      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                280744      0.03%     76.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            27505521      3.08%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  46      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            133464994     14.96%     94.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25909413      2.90%     97.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        22252688      2.49%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2083983      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              892194125                       # Type of FU issued
system.cpu.iq.rate                           1.938597                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3676203                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004120                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2176169948                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1431885215                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    741670280                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           106306260                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           58269129                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     49666929                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              830179007                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                53182324                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 926550476                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           755705                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     41693363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     22776680                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          362                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1328312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8629858                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                67308528                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9299577                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1029522849                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            733449                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             113191083                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             42319389                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                384                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 287916                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               8777726                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            317                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3780912                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5764132                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9545044                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             792697372                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              72823837                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          18562096                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    100319862                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 71057031                       # Number of branches executed
system.cpu.iew.exec_stores                   27496025                       # Number of stores executed
system.cpu.iew.exec_rate                     1.722406                       # Inst execution rate
system.cpu.iew.wb_sent                      791372034                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     791337209                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 622294544                       # num instructions producing a value
system.cpu.iew.wb_consumers                 954997541                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.719451                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.651619                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       460640858                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8629577                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                280                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts            0                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    396087809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.436277                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.143548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    189586621     47.86%     47.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     84460695     21.32%     69.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     47875814     12.09%     81.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     25017809      6.32%     87.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8201135      2.07%     89.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     13442688      3.39%     93.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2335294      0.59%     93.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1745848      0.44%     94.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     23421905      5.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    396087809                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            337227259                       # Number of instructions committed
system.cpu.commit.committedOps              568891670                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       91040429                       # Number of memory references committed
system.cpu.commit.loads                      71497720                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   54670712                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   49405499                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 536607268                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778700                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4957022      0.87%      0.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        445397196     78.29%     79.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18358      0.00%     79.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263428      0.05%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       27215237      4.78%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        52086234      9.16%     93.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17460799      3.07%     96.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     19411486      3.41%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2081910      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         568891670                       # Class of committed instruction
system.cpu.commit.bw_lim_events              23421905                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1402198432                       # The number of ROB reads
system.cpu.rob.rob_writes                  2123376609                       # The number of ROB writes
system.cpu.timesIdled                            1450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          171381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   337227259                       # Number of Instructions Simulated
system.cpu.committedOps                     568891670                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.364738                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.364738                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.732741                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.732741                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                950437261                       # number of integer regfile reads
system.cpu.int_regfile_writes               634103954                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  71090774                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 47582477                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 352780930                       # number of cc regfile reads
system.cpu.cc_regfile_writes                379917316                       # number of cc regfile writes
system.cpu.misc_regfile_reads               262701369                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3724541                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.335181                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81026167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3724541                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.754672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.335181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          925                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         186581327                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        186581327                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     61952796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        61952796                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     19091813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19091813                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      81044609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81044609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     81044609                       # number of overall hits
system.cpu.dcache.overall_hits::total        81044609                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9925126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9925126                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       458146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       458146                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10383272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10383272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10383272                       # number of overall misses
system.cpu.dcache.overall_misses::total      10383272                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 163336538500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 163336538500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  15656939882                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15656939882                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 178993478382                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 178993478382                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 178993478382                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 178993478382                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     71877922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     71877922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     19549959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19549959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     91427881                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     91427881                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     91427881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     91427881                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.138083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.138083                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023435                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.113568                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.113568                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.113568                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.113568                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16456.873041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16456.873041                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34174.564183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34174.564183                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17238.639071                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17238.639071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17238.639071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17238.639071                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2683243                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            264064                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.161336                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2619688                       # number of writebacks
system.cpu.dcache.writebacks::total           2619688                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      6657704                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6657704                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      6657706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6657706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      6657706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6657706                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3267422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3267422                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       458144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       458144                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3725566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3725566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3725566                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3725566                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  52055016500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  52055016500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  15198581882                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15198581882                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  67253598382                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67253598382                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  67253598382                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  67253598382                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.045458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.040749                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040749                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.040749                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040749                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15931.525374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15931.525374                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33174.246268                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33174.246268                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18051.914362                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18051.914362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18051.914362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18051.914362                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3531                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.123498                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           115164552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          32615.279524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.123498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         259344117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        259344117                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    129665128                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       129665128                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     129665128                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        129665128                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    129665128                       # number of overall hits
system.cpu.icache.overall_hits::total       129665128                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4909                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4909                       # number of overall misses
system.cpu.icache.overall_misses::total          4909                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    334467999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    334467999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    334467999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    334467999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    334467999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    334467999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    129670037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    129670037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    129670037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    129670037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    129670037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    129670037                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68133.631901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68133.631901                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68133.631901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68133.631901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68133.631901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68133.631901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2020                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.594595                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3531                       # number of writebacks
system.cpu.icache.writebacks::total              3531                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          865                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          865                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          865                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          865                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          865                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          865                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4044                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    280236999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    280236999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    280236999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    280236999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    280236999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    280236999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69296.982938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69296.982938                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69296.982938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69296.982938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69296.982938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69296.982938                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    225119                       # number of replacements
system.l2.tags.tagsinuse                 24809.294626                       # Cycle average of tags in use
system.l2.tags.total_refs                     1798753                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    225119                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.990232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       71.728181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        866.396811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      23871.169634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.026440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.728490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.757120                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          635                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31759                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59919327                       # Number of tag accesses
system.l2.tags.data_accesses                 59919327                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2619688                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2619688                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3531                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3531                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             349958                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                349958                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1352                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3121693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3121693                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1352                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3471651                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3473003                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1352                       # number of overall hits
system.l2.overall_hits::cpu.data              3471651                       # number of overall hits
system.l2.overall_hits::total                 3473003                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           108186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108186                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2691                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       145728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          145728                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2691                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              253914                       # number of demand (read+write) misses
system.l2.demand_misses::total                 256605                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2691                       # number of overall misses
system.l2.overall_misses::cpu.data             253914                       # number of overall misses
system.l2.overall_misses::total                256605                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10791606000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10791606000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    259850500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    259850500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13582817000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13582817000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     259850500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   24374423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24634273500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    259850500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  24374423000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24634273500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2619688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2619688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3531                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3531                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         458144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            458144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3267421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3267421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4043                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3725565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3729608                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4043                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3725565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3729608                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.236140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.236140                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.665595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.665595                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.044600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044600                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.665595                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.068154                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068802                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.665595                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.068154                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068802                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99750.485275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99750.485275                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96562.801932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96562.801932                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93206.638395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93206.638395                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96562.801932                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 95994.797451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96000.754077                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96562.801932                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 95994.797451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96000.754077                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               135382                       # number of writebacks
system.l2.writebacks::total                    135382                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       108186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108186                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2691                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       145728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       145728                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         253914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            256605                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        253914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           256605                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9709746000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9709746000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    232950500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    232950500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12125537000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12125537000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    232950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21835283000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22068233500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    232950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21835283000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22068233500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.236140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.665595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.665595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.044600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044600                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.665595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.068154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.665595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.068154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068802                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89750.485275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89750.485275                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86566.518023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86566.518023                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83206.638395                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83206.638395                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86566.518023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 85994.797451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86000.793048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86566.518023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 85994.797451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86000.793048                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        480212                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       223608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135382                       # Transaction distribution
system.membus.trans_dist::CleanEvict            88226                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108186                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148418                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       736816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       736816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 736816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25087104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25087104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25087104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            256604                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  256604    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              256604                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1085063000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1370021750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7457682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3728072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1514                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 230113392000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3271464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2755070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3531                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1194590                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           458144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          458144                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4044                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3267421                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11175673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11187290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       484672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    406096192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              406580864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225120                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8664512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3954729                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000384                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3953212     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1517      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3954729                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6352060000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6064500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5588348499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
