{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1741463274061 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741463274066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741463274113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741463274113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741463274114 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a17 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279433 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a16 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279434 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a18 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279434 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a22 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279434 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a23 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279434 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a21 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279434 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a28 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279435 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a29 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279435 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a26 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279435 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a27 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279435 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a30 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279435 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a31 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279435 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_i7i1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DataMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/DataMem.vhd" 92 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 247 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279436 "|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_i7i1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DataMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/DataMem.vhd" 92 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 247 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279436 "|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_i7i1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DataMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/DataMem.vhd" 92 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 247 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279436 "|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_i7i1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DataMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/DataMem.vhd" 92 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 247 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279436 "|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_i7i1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DataMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/DataMem.vhd" 92 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 247 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279436 "|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_i7i1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DataMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/DataMem.vhd" 92 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 247 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_i7i1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DataMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/DataMem.vhd" 92 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 247 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"DataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_i7i1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_i7i1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "DataMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/DataMem.vhd" 92 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 247 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279437 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279438 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279438 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279438 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279438 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279438 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279438 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279438 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279438 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279439 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279439 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a19 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279439 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a20 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279439 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a24 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279439 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a25 clk0 VCC " "WYSIWYG primitive \"instructionMem:instrMem\|altsyncram:altsyncram_component\|altsyncram_j4j1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_j4j1.tdf" "" { Text "G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "instructionMem.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/instructionMem.vhd" 90 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 159 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1741463279439 "|SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a25"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1741463279441 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1741463279454 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1741463281621 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1741463281621 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1741463281622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1741463281622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1741463281622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1741463281622 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1741463281622 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1741463281622 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1741463281623 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1741463281627 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 49 " "No exact pin location assignment(s) for 49 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[0\] " "Pin MuxOut\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 8 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[1\] " "Pin MuxOut\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 8 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[2\] " "Pin MuxOut\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 8 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[3\] " "Pin MuxOut\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 8 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[4\] " "Pin MuxOut\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 8 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[5\] " "Pin MuxOut\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 8 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[6\] " "Pin MuxOut\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 8 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxOut\[7\] " "Pin MuxOut\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MuxOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 8 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[0\] " "Pin InstructionOut\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[0] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[1\] " "Pin InstructionOut\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[1] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[2\] " "Pin InstructionOut\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[2] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[3\] " "Pin InstructionOut\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[3] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[4\] " "Pin InstructionOut\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[4] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[5\] " "Pin InstructionOut\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[5] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[6\] " "Pin InstructionOut\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[6] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[7\] " "Pin InstructionOut\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[7] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[8\] " "Pin InstructionOut\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[8] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[9\] " "Pin InstructionOut\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[9] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[10\] " "Pin InstructionOut\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[10] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[11\] " "Pin InstructionOut\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[11] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[12\] " "Pin InstructionOut\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[12] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[13\] " "Pin InstructionOut\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[13] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[14\] " "Pin InstructionOut\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[14] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[15\] " "Pin InstructionOut\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[15] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[16\] " "Pin InstructionOut\[16\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[16] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[17\] " "Pin InstructionOut\[17\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[17] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[18\] " "Pin InstructionOut\[18\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[18] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[19\] " "Pin InstructionOut\[19\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[19] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[20\] " "Pin InstructionOut\[20\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[20] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[21\] " "Pin InstructionOut\[21\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[21] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[22\] " "Pin InstructionOut\[22\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[22] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[23\] " "Pin InstructionOut\[23\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[23] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[24\] " "Pin InstructionOut\[24\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[24] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[25\] " "Pin InstructionOut\[25\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[25] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[26\] " "Pin InstructionOut\[26\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[26] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[27\] " "Pin InstructionOut\[27\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[27] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[28\] " "Pin InstructionOut\[28\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[28] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[29\] " "Pin InstructionOut\[29\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[29] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[30\] " "Pin InstructionOut\[30\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[30] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InstructionOut\[31\] " "Pin InstructionOut\[31\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { InstructionOut[31] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 9 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstructionOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BranchOut " "Pin BranchOut not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BranchOut } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 10 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BranchOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZeroOut " "Pin ZeroOut not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZeroOut } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 10 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZeroOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWriteOut " "Pin MemWriteOut not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemWriteOut } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 10 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWriteOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteOut " "Pin RegWriteOut not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegWriteOut } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 10 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[1\] " "Pin ValueSelect\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[1] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 7 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[0\] " "Pin ValueSelect\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[0] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 7 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ValueSelect\[2\] " "Pin ValueSelect\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ValueSelect[2] } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 7 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ValueSelect[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GClock } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 6 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GReset } } } { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 6 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1741463282823 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1741463282823 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab2.sdc " "Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1741463283741 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741463283742 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1741463283744 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1741463283745 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1741463283745 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1741463283776 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 6 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741463283776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GReset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GReset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1741463283776 ""}  } { { "SingleCycleProcessor.vhd" "" { Text "G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd" 6 0 0 } } { "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741463283776 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741463284688 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741463284689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741463284689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741463284689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741463284690 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1741463284690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1741463284690 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741463284691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741463284691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1741463284692 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741463284692 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 2.5V 3 44 0 " "Number of I/O pins in group: 47 (unused VREF, 2.5V VCCIO, 3 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1741463284695 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1741463284695 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1741463284695 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1741463284696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1741463284696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1741463284696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1741463284696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1741463284696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1741463284696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1741463284696 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1741463284696 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1741463284696 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1741463284696 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741463284738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741463290122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741463290330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1741463290338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1741463293237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741463293237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1741463293642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "G:/Desktop/CEG3156/Lab 2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1741463296033 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1741463296033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741463297773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1741463297775 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1741463297775 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1741463297796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741463297854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741463298231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741463298277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741463298644 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741463299113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Desktop/CEG3156/Lab 2/output_files/lab2.fit.smsg " "Generated suppressed messages file G:/Desktop/CEG3156/Lab 2/output_files/lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1741463300161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5074 " "Peak virtual memory: 5074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1741463301055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 14:48:21 2025 " "Processing ended: Sat Mar 08 14:48:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1741463301055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1741463301055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1741463301055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1741463301055 ""}
