==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:38 ; elapsed = 00:01:58 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 680 ; free virtual = 4245
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:38 ; elapsed = 00:01:58 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 680 ; free virtual = 4245
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:39 ; elapsed = 00:02:00 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 628 ; free virtual = 4204
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:02:01 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 598 ; free virtual = 4176
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:235) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:02:04 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 546 ; free virtual = 4128
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:02:05 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 509 ; free virtual = 4092
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 125.59 seconds; current allocated memory: 199.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 200.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 201.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 203.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 203.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 203.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 204.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 204.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 205.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 208.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 213.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:46 ; elapsed = 00:02:08 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 608 ; free virtual = 4299
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:46 ; elapsed = 00:02:08 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 608 ; free virtual = 4299
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:48 ; elapsed = 00:02:11 . Memory (MB): peak = 481.488 ; gain = 129.430 ; free physical = 556 ; free virtual = 4258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:49 ; elapsed = 00:02:12 . Memory (MB): peak = 481.488 ; gain = 129.430 ; free physical = 526 ; free virtual = 4230
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:235) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:51 ; elapsed = 00:02:14 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 474 ; free virtual = 4182
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:02:17 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 435 ; free virtual = 4144
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 136.95 seconds; current allocated memory: 199.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 200.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 202.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 203.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 203.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 203.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 204.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 204.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 205.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 208.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 213.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:36 ; elapsed = 00:01:52 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 301 ; free virtual = 4057
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:36 ; elapsed = 00:01:53 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 301 ; free virtual = 4057
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:55 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 250 ; free virtual = 4016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 219 ; free virtual = 3988
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:235) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:58 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 167 ; free virtual = 3940
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:59 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 130 ; free virtual = 3904
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.79 seconds; current allocated memory: 199.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 200.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 201.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 203.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 203.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 203.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 204.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 204.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 205.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 208.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 213.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 303 ; free virtual = 4005
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 303 ; free virtual = 4005
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:51 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 258 ; free virtual = 3965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 227 ; free virtual = 3937
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:235) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:55 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 176 ; free virtual = 3889
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 140 ; free virtual = 3853
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 116.33 seconds; current allocated memory: 199.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 201.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 203.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 203.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 203.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 204.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 204.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 205.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 208.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 213.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:44 ; elapsed = 00:02:02 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 288 ; free virtual = 4005
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:44 ; elapsed = 00:02:02 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 288 ; free virtual = 4005
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:46 ; elapsed = 00:02:04 . Memory (MB): peak = 481.465 ; gain = 129.402 ; free physical = 242 ; free virtual = 3965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:46 ; elapsed = 00:02:05 . Memory (MB): peak = 481.465 ; gain = 129.402 ; free physical = 212 ; free virtual = 3937
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:235) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:49 ; elapsed = 00:02:07 . Memory (MB): peak = 545.453 ; gain = 193.391 ; free physical = 160 ; free virtual = 3889
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:02:09 . Memory (MB): peak = 545.453 ; gain = 193.391 ; free physical = 124 ; free virtual = 3853
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 129.43 seconds; current allocated memory: 199.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 200.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 201.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 203.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 203.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 203.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 204.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 204.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 205.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 208.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 213.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 332 ; free virtual = 4006
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 332 ; free virtual = 4006
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 286 ; free virtual = 3966
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:01:57 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 255 ; free virtual = 3938
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:235) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:59 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 204 ; free virtual = 3890
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:02:01 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 167 ; free virtual = 3854
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 120.85 seconds; current allocated memory: 199.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 200.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 201.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 203.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 203.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 203.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 204.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 204.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 205.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 208.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 213.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 287 ; free virtual = 3986
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:37 ; elapsed = 00:01:47 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 287 ; free virtual = 3986
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:39 ; elapsed = 00:01:49 . Memory (MB): peak = 481.465 ; gain = 129.402 ; free physical = 241 ; free virtual = 3946
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:01:50 . Memory (MB): peak = 481.465 ; gain = 129.402 ; free physical = 211 ; free virtual = 3918
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 545.453 ; gain = 193.391 ; free physical = 160 ; free virtual = 3870
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:01:54 . Memory (MB): peak = 545.453 ; gain = 193.391 ; free physical = 123 ; free virtual = 3834
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 114.05 seconds; current allocated memory: 199.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 200.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 201.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 203.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 203.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 203.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 204.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 204.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 205.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 208.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 213.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 293 ; free virtual = 3523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 293 ; free virtual = 3523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 247 ; free virtual = 3483
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:41 ; elapsed = 00:01:52 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 217 ; free virtual = 3455
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:20:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:01:54 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 166 ; free virtual = 3407
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 129 ; free virtual = 3371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.9 seconds; current allocated memory: 199.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 200.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 201.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 203.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 203.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 203.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 204.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 204.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 205.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 208.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 213.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
