// Seed: 1141476288
module module_0 (
    output wire  id_0,
    input  uwire id_1
    , id_6,
    input  uwire id_2,
    output uwire id_3,
    output wor   id_4
);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output logic id_2,
    input tri0 id_3,
    output wand id_4,
    output tri1 id_5,
    input logic id_6,
    input wand id_7,
    input supply0 id_8
);
  rtran (1, 1, id_8);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_5
  );
  reg id_10 = 1;
  wor id_11 = 1;
  wor id_12;
  logic [7:0] id_13;
  wire id_14;
  wire id_15;
  always if (1'b0 == 1);
  initial begin : LABEL_0
    id_10 <= id_6;
    $display;
  end
  always
  fork
    id_2 <= -id_13[1];
    begin : LABEL_0
      id_12 = id_7;
    end
    #1 force id_11 = 1;
  join
endmodule
