ARM GAS  /tmp/cczxApnJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB65:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/cczxApnJ.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 45 3 view .LVU1
  41              		.loc 1 45 20 is_stmt 0 view .LVU2
  42 0004 04AC     		add	r4, sp, #16
  43 0006 0023     		movs	r3, #0
  44 0008 0493     		str	r3, [sp, #16]
  45 000a 0593     		str	r3, [sp, #20]
  46 000c 0693     		str	r3, [sp, #24]
  47 000e 0793     		str	r3, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 48 3 is_stmt 1 view .LVU3
  49              	.LBB2:
  50              		.loc 1 48 3 view .LVU4
  51              		.loc 1 48 3 view .LVU5
  52 0010 03F18043 		add	r3, r3, #1073741824
  53 0014 03F50433 		add	r3, r3, #135168
  54 0018 9A69     		ldr	r2, [r3, #24]
  55 001a 42F01002 		orr	r2, r2, #16
  56 001e 9A61     		str	r2, [r3, #24]
  57              		.loc 1 48 3 view .LVU6
  58 0020 9A69     		ldr	r2, [r3, #24]
  59 0022 02F01002 		and	r2, r2, #16
  60 0026 0192     		str	r2, [sp, #4]
  61              		.loc 1 48 3 view .LVU7
  62 0028 019A     		ldr	r2, [sp, #4]
  63              	.LBE2:
  64              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  65              		.loc 1 49 3 view .LVU9
  66              	.LBB3:
ARM GAS  /tmp/cczxApnJ.s 			page 3


  67              		.loc 1 49 3 view .LVU10
  68              		.loc 1 49 3 view .LVU11
  69 002a 9A69     		ldr	r2, [r3, #24]
  70 002c 42F02002 		orr	r2, r2, #32
  71 0030 9A61     		str	r2, [r3, #24]
  72              		.loc 1 49 3 view .LVU12
  73 0032 9A69     		ldr	r2, [r3, #24]
  74 0034 02F02002 		and	r2, r2, #32
  75 0038 0292     		str	r2, [sp, #8]
  76              		.loc 1 49 3 view .LVU13
  77 003a 029A     		ldr	r2, [sp, #8]
  78              	.LBE3:
  79              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 50 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 50 3 view .LVU16
  83              		.loc 1 50 3 view .LVU17
  84 003c 9A69     		ldr	r2, [r3, #24]
  85 003e 42F00402 		orr	r2, r2, #4
  86 0042 9A61     		str	r2, [r3, #24]
  87              		.loc 1 50 3 view .LVU18
  88 0044 9B69     		ldr	r3, [r3, #24]
  89 0046 03F00403 		and	r3, r3, #4
  90 004a 0393     		str	r3, [sp, #12]
  91              		.loc 1 50 3 view .LVU19
  92 004c 039B     		ldr	r3, [sp, #12]
  93              	.LBE4:
  94              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
  95              		.loc 1 53 3 view .LVU21
  96 004e 094D     		ldr	r5, .L3
  97 0050 0122     		movs	r2, #1
  98 0052 1021     		movs	r1, #16
  99 0054 2846     		mov	r0, r5
 100 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 101              	.LVL0:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin : SPI1_CS_Pin */
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SPI1_CS_Pin;
 102              		.loc 1 56 3 view .LVU22
 103              		.loc 1 56 23 is_stmt 0 view .LVU23
 104 005a 1023     		movs	r3, #16
 105 005c 0493     		str	r3, [sp, #16]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 106              		.loc 1 57 3 is_stmt 1 view .LVU24
 107              		.loc 1 57 24 is_stmt 0 view .LVU25
 108 005e 0123     		movs	r3, #1
 109 0060 0593     		str	r3, [sp, #20]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 110              		.loc 1 58 3 is_stmt 1 view .LVU26
 111              		.loc 1 58 24 is_stmt 0 view .LVU27
 112 0062 0693     		str	r3, [sp, #24]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 113              		.loc 1 59 3 is_stmt 1 view .LVU28
ARM GAS  /tmp/cczxApnJ.s 			page 4


 114              		.loc 1 59 25 is_stmt 0 view .LVU29
 115 0064 0223     		movs	r3, #2
 116 0066 0793     		str	r3, [sp, #28]
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 117              		.loc 1 60 3 is_stmt 1 view .LVU30
 118 0068 2146     		mov	r1, r4
 119 006a 2846     		mov	r0, r5
 120 006c FFF7FEFF 		bl	HAL_GPIO_Init
 121              	.LVL1:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c **** }
 122              		.loc 1 62 1 is_stmt 0 view .LVU31
 123 0070 09B0     		add	sp, sp, #36
 124              	.LCFI2:
 125              		.cfi_def_cfa_offset 12
 126              		@ sp needed
 127 0072 30BD     		pop	{r4, r5, pc}
 128              	.L4:
 129              		.align	2
 130              	.L3:
 131 0074 00080140 		.word	1073809408
 132              		.cfi_endproc
 133              	.LFE65:
 135              		.text
 136              	.Letext0:
 137              		.file 2 "/opt/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 138              		.file 3 "/opt/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 139              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 140              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/cczxApnJ.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/cczxApnJ.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cczxApnJ.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cczxApnJ.s:131    .text.MX_GPIO_Init:00000074 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
