//==================================================
// This file contains the Excluded objects
// Generated By User: oille
// Format Version: 2
// Date: Sun Jan  4 16:22:40 2026
// ExclMode: default
//==================================================
CHECKSUM: "1246767535"
ANNOTATION: " Unreachable: Range filter not present in medium config "
INSTANCE:TB_TOP_CTU_CAN_FD.DUT.FRAME_FILTERS_INST.RANGE_FILTER_INST
CHECKSUM: "3053829580"
ANNOTATION: " Unreachable: Bit filter B not present in medium config "
INSTANCE:TB_TOP_CTU_CAN_FD.DUT.FRAME_FILTERS_INST.BIT_FILTER_B_INST
CHECKSUM: "3053829580"
ANNOTATION: " Unreachable: Bit filter C not present in medium config "
INSTANCE:TB_TOP_CTU_CAN_FD.DUT.FRAME_FILTERS_INST.BIT_FILTER_C_INST
CHECKSUM: "3288922240 1334342013"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST
Toggle 0to1 RX_ERR_CTR_DEC [8] "reg RX_ERR_CTR_DEC[8:0]"
Toggle 1to0 RX_ERR_CTR_DEC [8] "reg RX_ERR_CTR_DEC[8:0]"
Toggle 0to1 RX_ERR_CTR_DEC [7] "reg RX_ERR_CTR_DEC[8:0]"
Toggle 1to0 RX_ERR_CTR_DEC [7] "reg RX_ERR_CTR_DEC[8:0]"
CHECKSUM: "1686304904 2667537374"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST.PRIORITY_DECODER_INST
ANNOTATION: "Unreachable: Only 4 TXT Buffers in medium config."
Block 30 "if (l1_winner(2) = LOWER_TREE) then"
ANNOTATION: "Unreachable: Only 4 TXT Buffers in medium config."
Block 31 "output_index <= 4 mod G_TXT_BUFFER_COUNT;"
ANNOTATION: "Unreachable: Only 4 TXT Buffers in medium config."
Block 32 "output_index <= 5 mod G_TXT_BUFFER_COUNT;"
ANNOTATION: "Unreachable: Only 4 TXT Buffers in medium config."
Block 34 "output_index <= 6 mod G_TXT_BUFFER_COUNT;"
CHECKSUM: "3932917581 3422677380"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_FSM_INST
Fsm CURR_STATE "3422677380"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_RXB_SKIP_TS_HIGH->S_RXB_IDLE "4->0"
Fsm CURR_STATE "3422677380"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_RXB_SKIP_TS_LOW->S_RXB_IDLE "3->0"
Fsm CURR_STATE "3422677380"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_RXB_STORE_END_TS_LOW->S_RXB_IDLE "5->0"
Fsm CURR_STATE "3422677380"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_RXB_STORE_ERR_FRAME_FORMAT->S_RXB_IDLE "8->0"
Fsm CURR_STATE "3422677380"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_RXB_STORE_ERR_IDENTIFIER->S_RXB_IDLE "9->0"
Fsm CURR_STATE "3422677380"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_RXB_STORE_ERR_TS_LOW->S_RXB_IDLE "10->0"
Fsm CURR_STATE "3422677380"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_RXB_STORE_IDENTIFIER->S_RXB_IDLE "2->0"
CHECKSUM: "1686304904 764833986"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST.PRIORITY_DECODER_INST
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle L0_PRIO(4) "reg L0_PRIO(4)[2:0]"
Toggle 0to1 L3_WINNER "reg L3_WINNER"
Toggle 1to0 L3_WINNER "reg L3_WINNER"
Toggle 0to1 L2_WINNER [1] "reg L2_WINNER[1:0]"
Toggle 1to0 L2_WINNER [1] "reg L2_WINNER[1:0]"
Toggle 0to1 L2_VALID [1] "reg L2_VALID[1:0]"
Toggle 1to0 L2_VALID [1] "reg L2_VALID[1:0]"
Toggle 0to1 L2_PRIO(1) [2] "reg L2_PRIO(1)[2:0]"
Toggle 1to0 L2_PRIO(1) [2] "reg L2_PRIO(1)[2:0]"
Toggle 0to1 L2_PRIO(1) [0] "reg L2_PRIO(1)[2:0]"
Toggle 1to0 L2_PRIO(1) [0] "reg L2_PRIO(1)[2:0]"
Toggle 0to1 L2_PRIO(1) [1] "reg L2_PRIO(1)[2:0]"
Toggle 1to0 L2_PRIO(1) [1] "reg L2_PRIO(1)[2:0]"
Toggle 0to1 L1_WINNER [3] "reg L1_WINNER[3:0]"
Toggle 1to0 L1_WINNER [3] "reg L1_WINNER[3:0]"
Toggle 0to1 L1_WINNER [2] "reg L1_WINNER[3:0]"
Toggle 1to0 L1_WINNER [2] "reg L1_WINNER[3:0]"
Toggle 0to1 L1_VALID [3] "reg L1_VALID[3:0]"
Toggle 1to0 L1_VALID [3] "reg L1_VALID[3:0]"
Toggle 0to1 L1_VALID [2] "reg L1_VALID[3:0]"
Toggle 1to0 L1_VALID [2] "reg L1_VALID[3:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle L1_PRIO(3) "reg L1_PRIO(3)[2:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle L1_PRIO(2) "reg L1_PRIO(2)[2:0]"
Toggle 0to1 L0_VALID [7] "reg L0_VALID[7:0]"
Toggle 1to0 L0_VALID [7] "reg L0_VALID[7:0]"
Toggle 0to1 L0_VALID [4] "reg L0_VALID[7:0]"
Toggle 1to0 L0_VALID [4] "reg L0_VALID[7:0]"
Toggle 0to1 L0_VALID [5] "reg L0_VALID[7:0]"
Toggle 1to0 L0_VALID [5] "reg L0_VALID[7:0]"
Toggle 0to1 L0_VALID [6] "reg L0_VALID[7:0]"
Toggle 1to0 L0_VALID [6] "reg L0_VALID[7:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle L0_PRIO(7) "reg L0_PRIO(7)[2:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle L0_PRIO(6) "reg L0_PRIO(6)[2:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle L0_PRIO(5) "reg L0_PRIO(5)[2:0]"
CHECKSUM: "3718099042 592306976"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
ANNOTATION: "Unreachable: due to generic."
Block 5 "if (res_n = '0') then"
ANNOTATION: "Unreachable: due to generic."
Block 6 "ram_memory <= (others => (others => '0'));"
ANNOTATION: "Unreachable: due to generic."
Block 8 "if (byte_we(i) = '1') then"
ANNOTATION: "Unreachable: due to generic."
Block 9 "<= data_in(i * 8 + 7 downto i * 8);"
ANNOTATION: "Unreachable: due to generic."
Block 7 "for i in 0 to G_WORD_WIDTH/8 - 1 loop"
CHECKSUM: "3718099042 592306976"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
ANNOTATION: "Unreachable: due to generic."
Block 5 "if (res_n = '0') then"
ANNOTATION: "Unreachable: due to generic."
Block 6 "ram_memory <= (others => (others => '0'));"
ANNOTATION: "Unreachable: due to generic."
Block 7 "for i in 0 to G_WORD_WIDTH/8 - 1 loop"
ANNOTATION: "Unreachable: due to generic."
Block 8 "if (byte_we(i) = '1') then"
Block 9 "<= data_in(i * 8 + 7 downto i * 8);"
CHECKSUM: "3718099042 592306976"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
ANNOTATION: "Unreachable: due to generic."
Block 5 "if (res_n = '0') then"
ANNOTATION: "Unreachable: due to generic."
Block 6 "ram_memory <= (others => (others => '0'));"
ANNOTATION: "Unreachable: due to generic."
Block 7 "for i in 0 to G_WORD_WIDTH/8 - 1 loop"
ANNOTATION: "Unreachable: due to generic."
Block 8 "if (byte_we(i) = '1') then"
ANNOTATION: "Unreachable: due to generic."
Block 9 "<= data_in(i * 8 + 7 downto i * 8);"
CHECKSUM: "3718099042 592306976"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
ANNOTATION: "Unreachable: due to generic."
Block 5 "if (res_n = '0') then"
ANNOTATION: "Unreachable: due to generic."
Block 6 "ram_memory <= (others => (others => '0'));"
ANNOTATION: "Unreachable: due to generic."
Block 7 "for i in 0 to G_WORD_WIDTH/8 - 1 loop"
ANNOTATION: "Unreachable: due to generic."
Block 8 "if (byte_we(i) = '1') then"
ANNOTATION: "Unreachable: due to generic."
Block 9 "<= data_in(i * 8 + 7 downto i * 8);"
CHECKSUM: "344676805 3754732371"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS_DECODER_CONTROL_REGISTERS_COMP
ANNOTATION: "Unreachable: due to generic."
Block 1 "if (res_n = '0') then"
ANNOTATION: "Unreachable: due to generic."
Block 2 "addr_dec <= (OTHERS => '0');"
ANNOTATION: "Unreachable: due to generic."
Block 3 "addr_dec <= addr_dec_enabled_i;"
CHECKSUM: "344676805 3754732371"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS_DECODER_TEST_REGISTERS_COMP
ANNOTATION: "Unreachable: due to generic."
Block 1 "if (res_n = '0') then"
ANNOTATION: "Unreachable: due to generic."
Block 3 "addr_dec <= addr_dec_enabled_i;"
ANNOTATION: "Unreachable: due to generic."
Block 2 "addr_dec <= (OTHERS => '0');"
CHECKSUM: "643129847 2270190285"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.DP_INF_RAM_INST
ANNOTATION: "Unreachable: due to generic."
Block 4 "if (res_n = '0') then"
ANNOTATION: "Unreachable: due to generic."
Block 5 "ram_memory <= (others => (others => '0'));"
ANNOTATION: "Unreachable: due to generic."
Block 6 "if (write = '1') then"
ANNOTATION: "Unreachable: due to generic."
Block 7 "ram_memory(to_integer(unsigned(addr_A))) <= data_in;"
CHECKSUM: "1454561467 3502449481"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.FRAME_FILTERS_INST
Toggle 0to1 INT_FILTER_B_VALID "reg INT_FILTER_B_VALID"
Toggle 1to0 INT_FILTER_B_VALID "reg INT_FILTER_B_VALID"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_FILTER_RAN_LOW_BIT_RAN_LOW_VAL "reg MR_FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL "reg MR_FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_FILTER_C_VAL_BIT_VAL_C_VAL "reg MR_FILTER_C_VAL_BIT_VAL_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_FILTER_C_MASK_BIT_MASK_C_VAL "reg MR_FILTER_C_MASK_BIT_MASK_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_FILTER_B_VAL_BIT_VAL_B_VAL "reg MR_FILTER_B_VAL_BIT_VAL_B_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_FILTER_B_MASK_BIT_MASK_B_VAL "reg MR_FILTER_B_MASK_BIT_MASK_B_VAL[28:0]"
Toggle 0to1 INT_FILTER_RAN_VALID "reg INT_FILTER_RAN_VALID"
Toggle 1to0 INT_FILTER_RAN_VALID "reg INT_FILTER_RAN_VALID"
Toggle 0to1 INT_FILTER_C_VALID "reg INT_FILTER_C_VALID"
Toggle 1to0 INT_FILTER_C_VALID "reg INT_FILTER_C_VALID"
CHECKSUM: "2062946875 2691150410"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_SOF->S_PC_OFF "3->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_ACK->S_PC_OFF "20->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_ACK_DELIM->S_PC_OFF "23->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_ACK_FD_1->S_PC_OFF "21->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_ACK_FD_2->S_PC_OFF "22->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_BRS->S_PC_OFF "13->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_CRC->S_PC_OFF "18->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_CRC_DELIM->S_PC_OFF "19->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_DATA->S_PC_OFF "16->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_DLC->S_PC_OFF "15->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_EDL_R0->S_PC_OFF "12->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_EOF->S_PC_OFF "24->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_ERR_DELIM_WAIT->S_PC_OFF "31->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_ESI->S_PC_OFF "14->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_EXT_ID->S_PC_OFF "7->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_OVR_DELIM->S_PC_OFF "37->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_OVR_FLAG_TOO_LONG->S_PC_OFF "33->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_PAS_ERR_FLAG->S_PC_OFF "30->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_R0_EXT->S_PC_OFF "10->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_R0_FD->S_PC_OFF "11->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_REINTEGRATING->S_PC_OFF "28->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_RTR_R1->S_PC_OFF "8->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_RTR_SRR_R1->S_PC_OFF "5->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_STUFF_COUNT->S_PC_OFF "17->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_SUSPEND->S_PC_PAS_ERR_FLAG "26->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_SUSPEND->S_PC_INTEGRATING "26->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_SUSPEND->S_PC_ACT_ERR_FLAG "26->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. If error occurs in SOF, then it is active one cycle later due to pipeline when the node is already in BASE_ID. For this transition to occur, the error would need to occur in Idle / Intermission -> That is not possible! "
Transition S_PC_SOF->S_PC_ACT_ERR_FLAG "3->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. If error occurs in SOF, then it is active one cycle later due to pipeline when the node is already in BASE_ID. For this transition to occur, the error would need to occur in Idle / Intermission -> That is not possible! "
Transition S_PC_SOF->S_PC_PAS_ERR_FLAG "3->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. If error occurs in SOF, then it is active one cycle later due to pipeline when the node is already in BASE_ID. For this transition to occur, the error would need to occur in Idle / Intermission -> That is not possible! "
Transition S_PC_SOF->S_PC_INTEGRATING "3->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_IDLE->S_PC_ACT_ERR_FLAG "2->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_INTERMISSION->S_PC_PAS_ERR_FLAG "25->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_INTERMISSION->S_PC_ACT_ERR_FLAG "25->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_INTEGRATING->S_PC_PAS_ERR_FLAG "1->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_INTEGRATING->S_PC_ACT_ERR_FLAG "1->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_IDLE->S_PC_PAS_ERR_FLAG "2->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_IDLE->S_PC_INTEGRATING "2->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OFF->S_PC_ACT_ERR_FLAG "0->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OFF->S_PC_PAS_ERR_FLAG "0->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_REINTEGRATING->S_PC_ACT_ERR_FLAG "28->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_REINTEGRATING_WAIT->S_PC_PAS_ERR_FLAG "27->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_REINTEGRATING_WAIT->S_PC_INTEGRATING "27->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_REINTEGRATING_WAIT->S_PC_ACT_ERR_FLAG "27->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_REINTEGRATING->S_PC_PAS_ERR_FLAG "28->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_REINTEGRATING->S_PC_INTEGRATING "28->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OVR_FLAG_TOO_LONG->S_PC_ACT_ERR_FLAG "33->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OVR_FLAG_TOO_LONG->S_PC_PAS_ERR_FLAG "33->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OVR_FLAG_TOO_LONG->S_PC_INTEGRATING "33->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_ERR_FLAG_TOO_LONG->S_PC_PAS_ERR_FLAG "32->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_ERR_FLAG_TOO_LONG->S_PC_ACT_ERR_FLAG "32->29"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_ERR_FLAG_TOO_LONG->S_PC_INTEGRATING "32->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_ERR_FLAG_TOO_LONG->S_PC_OFF "32->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OVR_DELIM_WAIT->S_PC_PAS_ERR_FLAG "36->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OVR_DELIM->S_PC_INTEGRATING "37->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OVR_DELIM_WAIT->S_PC_INTEGRATING "36->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_OVR_DELIM_WAIT->S_PC_OFF "36->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_PC_OVR_FLAG->S_PC_OFF "35->0"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: When MODE[ROM]=1, Active Error flag will never occur, thus it is impossible to go to Integration. When MODE[ROM]=0, there is no such transition either, the integration is entered from intermission. "
Transition S_PC_ACT_ERR_FLAG->S_PC_INTEGRATING "29->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: In this state err_frm_req can never occur. "
Transition S_PC_ERR_DELIM_WAIT->S_PC_PAS_ERR_FLAG "31->30"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: When MODE[ROM]=1, Active Error flag will never occur, thus it is impossible to go to Integration. When MODE[ROM]=0, there is no such transition either, the integration is entered from intermission. "
Transition S_PC_ERR_DELIM_WAIT->S_PC_INTEGRATING "31->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: When MODE[ROM]=1, Active Error flag will never occur, thus it is impossible to go to Integration. When MODE[ROM]=0, there is no such transition either, the integration is entered from intermission. "
Transition S_PC_ERR_DELIM->S_PC_INTEGRATING "34->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: When MODE[ROM]=1, Overload flag will never occur, thus it is impossible to go to Integration. When MODE[ROM]=0, there is no such transition either, the integration is entered from intermission. "
Transition S_PC_OVR_FLAG->S_PC_INTEGRATING "35->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: When MODE[ROM]=1, Active Error flag will never occur, thus it is impossible to go to Integration. When MODE[ROM]=0, there is no such transition either, the integration is entered from intermission. "
Transition S_PC_PAS_ERR_FLAG->S_PC_INTEGRATING "30->1"
Fsm CURR_STATE "2691150410"
ANNOTATION: " Unreachable: When node is error passive it will never go to Active Error frame. "
Transition S_PC_PAS_ERR_FLAG->S_PC_ACT_ERR_FLAG "30->29"
CHECKSUM: "387794481 1620618160"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP
ANNOTATION: " Unreachable: Driven by constant "
Toggle CONTROL_REGISTERS_IN.DEVICE_ID_DEVICE_ID "reg CONTROL_REGISTERS_IN.DEVICE_ID_DEVICE_ID[15:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle CONTROL_REGISTERS_IN.TX_STATUS_TX8S "reg CONTROL_REGISTERS_IN.TX_STATUS_TX8S[3:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle CONTROL_REGISTERS_IN.TX_STATUS_TX7S "reg CONTROL_REGISTERS_IN.TX_STATUS_TX7S[3:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle CONTROL_REGISTERS_IN.TX_STATUS_TX6S "reg CONTROL_REGISTERS_IN.TX_STATUS_TX6S[3:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle CONTROL_REGISTERS_IN.TX_STATUS_TX5S "reg CONTROL_REGISTERS_IN.TX_STATUS_TX5S[3:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle CONTROL_REGISTERS_IN.TXTB_INFO_TXT_BUFFER_COUNT "reg CONTROL_REGISTERS_IN.TXTB_INFO_TXT_BUFFER_COUNT[3:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle CONTROL_REGISTERS_IN.TS_INFO_TS_BITS "reg CONTROL_REGISTERS_IN.TS_INFO_TS_BITS[5:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.STATUS_STRGS "reg CONTROL_REGISTERS_IN.STATUS_STRGS"
Toggle 1to0 CONTROL_REGISTERS_IN.STATUS_STRGS "reg CONTROL_REGISTERS_IN.STATUS_STRGS"
Toggle 0to1 CONTROL_REGISTERS_IN.STATUS_STCNT "reg CONTROL_REGISTERS_IN.STATUS_STCNT"
Toggle 1to0 CONTROL_REGISTERS_IN.STATUS_STCNT "reg CONTROL_REGISTERS_IN.STATUS_STCNT"
Toggle 0to1 CONTROL_REGISTERS_IN.STATUS_SPRT "reg CONTROL_REGISTERS_IN.STATUS_SPRT"
Toggle 1to0 CONTROL_REGISTERS_IN.STATUS_SPRT "reg CONTROL_REGISTERS_IN.STATUS_SPRT"
ANNOTATION: " Unreachable: Driven by constant "
Toggle CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_BUFF_SIZE "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_BUFF_SIZE[12:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.FILTER_STATUS_SFR "reg CONTROL_REGISTERS_IN.FILTER_STATUS_SFR"
Toggle 1to0 CONTROL_REGISTERS_IN.FILTER_STATUS_SFR "reg CONTROL_REGISTERS_IN.FILTER_STATUS_SFR"
Toggle 0to1 CONTROL_REGISTERS_IN.FILTER_STATUS_SFC "reg CONTROL_REGISTERS_IN.FILTER_STATUS_SFC"
Toggle 1to0 CONTROL_REGISTERS_IN.FILTER_STATUS_SFC "reg CONTROL_REGISTERS_IN.FILTER_STATUS_SFC"
Toggle 0to1 CONTROL_REGISTERS_IN.FILTER_STATUS_SFB "reg CONTROL_REGISTERS_IN.FILTER_STATUS_SFB"
Toggle 1to0 CONTROL_REGISTERS_IN.FILTER_STATUS_SFB "reg CONTROL_REGISTERS_IN.FILTER_STATUS_SFB"
Toggle 0to1 CONTROL_REGISTERS_IN.FILTER_STATUS_SFA "reg CONTROL_REGISTERS_IN.FILTER_STATUS_SFA"
Toggle 1to0 CONTROL_REGISTERS_IN.FILTER_STATUS_SFA "reg CONTROL_REGISTERS_IN.FILTER_STATUS_SFA"
ANNOTATION: " Unreachable: Driven by constant "
Toggle CONTROL_REGISTERS_IN.VERSION_VER_MAJOR "reg CONTROL_REGISTERS_IN.VERSION_VER_MAJOR[7:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL "reg CONTROL_REGISTERS_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL "reg CONTROL_REGISTERS_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT_I.FILTER_C_VAL_BIT_VAL_C_VAL "reg CONTROL_REGISTERS_OUT_I.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT_I.FILTER_C_MASK_BIT_MASK_C_VAL "reg CONTROL_REGISTERS_OUT_I.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT_I.FILTER_B_VAL_BIT_VAL_B_VAL "reg CONTROL_REGISTERS_OUT_I.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT_I.FILTER_B_MASK_BIT_MASK_B_VAL "reg CONTROL_REGISTERS_OUT_I.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL "reg CONTROL_REGISTERS_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL "reg CONTROL_REGISTERS_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT.FILTER_C_VAL_BIT_VAL_C_VAL "reg CONTROL_REGISTERS_OUT.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT.FILTER_C_MASK_BIT_MASK_C_VAL "reg CONTROL_REGISTERS_OUT.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT.FILTER_B_VAL_BIT_VAL_B_VAL "reg CONTROL_REGISTERS_OUT.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle CONTROL_REGISTERS_OUT.FILTER_B_MASK_BIT_MASK_B_VAL "reg CONTROL_REGISTERS_OUT.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle CONTROL_REGISTERS_IN.YOLO_REG_YOLO_VAL "reg CONTROL_REGISTERS_IN.YOLO_REG_YOLO_VAL[31:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle CONTROL_REGISTERS_IN.VERSION_VER_MINOR "reg CONTROL_REGISTERS_IN.VERSION_VER_MINOR[7:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [10] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [10] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [6] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [6] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [7] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [7] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [8] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [8] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [9] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_STATUS_RXFRC [9] "reg CONTROL_REGISTERS_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [11] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [11] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [7] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [7] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [8] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [8] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [9] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [9] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [10] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP [10] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [11] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [11] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [7] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [7] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [8] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [8] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [9] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [9] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [10] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP [10] "reg CONTROL_REGISTERS_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [12] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [12] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [8] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [8] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [9] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [9] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [10] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [10] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [11] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE [11] "reg CONTROL_REGISTERS_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 ADDRESS [1] "reg ADDRESS[7:0]"
Toggle 1to0 ADDRESS [1] "reg ADDRESS[7:0]"
Toggle 0to1 ADDRESS [0] "reg ADDRESS[7:0]"
Toggle 1to0 ADDRESS [0] "reg ADDRESS[7:0]"
CHECKSUM: "2318402751 388136813"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST
Toggle 0to1 ADRESS [1] "reg ADRESS[11:0]"
Toggle 1to0 ADRESS [1] "reg ADRESS[11:0]"
Toggle 0to1 ADRESS [0] "reg ADRESS[11:0]"
Toggle 1to0 ADRESS [0] "reg ADRESS[11:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle MR_CTRL_IN.DEVICE_ID_DEVICE_ID "reg MR_CTRL_IN.DEVICE_ID_DEVICE_ID[15:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle MR_CTRL_IN.TXTB_INFO_TXT_BUFFER_COUNT "reg MR_CTRL_IN.TXTB_INFO_TXT_BUFFER_COUNT[3:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle MR_CTRL_IN.TS_INFO_TS_BITS "reg MR_CTRL_IN.TS_INFO_TS_BITS[5:0]"
Toggle 0to1 MR_CTRL_IN.STATUS_STRGS "reg MR_CTRL_IN.STATUS_STRGS"
Toggle 1to0 MR_CTRL_IN.STATUS_STRGS "reg MR_CTRL_IN.STATUS_STRGS"
Toggle 0to1 MR_CTRL_IN.STATUS_STCNT "reg MR_CTRL_IN.STATUS_STCNT"
Toggle 1to0 MR_CTRL_IN.STATUS_STCNT "reg MR_CTRL_IN.STATUS_STCNT"
Toggle 0to1 MR_CTRL_IN.STATUS_SPRT "reg MR_CTRL_IN.STATUS_SPRT"
Toggle 1to0 MR_CTRL_IN.STATUS_SPRT "reg MR_CTRL_IN.STATUS_SPRT"
ANNOTATION: " Unreachable: Driven by constant "
Toggle MR_CTRL_IN.RX_MEM_INFO_RX_BUFF_SIZE "reg MR_CTRL_IN.RX_MEM_INFO_RX_BUFF_SIZE[12:0]"
Toggle 0to1 MR_CTRL_IN.FILTER_STATUS_SFR "reg MR_CTRL_IN.FILTER_STATUS_SFR"
Toggle 1to0 MR_CTRL_IN.FILTER_STATUS_SFR "reg MR_CTRL_IN.FILTER_STATUS_SFR"
Toggle 0to1 MR_CTRL_IN.FILTER_STATUS_SFC "reg MR_CTRL_IN.FILTER_STATUS_SFC"
Toggle 1to0 MR_CTRL_IN.FILTER_STATUS_SFC "reg MR_CTRL_IN.FILTER_STATUS_SFC"
Toggle 0to1 MR_CTRL_IN.FILTER_STATUS_SFB "reg MR_CTRL_IN.FILTER_STATUS_SFB"
Toggle 1to0 MR_CTRL_IN.FILTER_STATUS_SFB "reg MR_CTRL_IN.FILTER_STATUS_SFB"
Toggle 0to1 MR_CTRL_IN.FILTER_STATUS_SFA "reg MR_CTRL_IN.FILTER_STATUS_SFA"
Toggle 1to0 MR_CTRL_IN.FILTER_STATUS_SFA "reg MR_CTRL_IN.FILTER_STATUS_SFA"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle MR_CTRL_IN.TX_STATUS_TX5S "reg MR_CTRL_IN.TX_STATUS_TX5S[3:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle MR_CTRL_IN.TX_STATUS_TX8S "reg MR_CTRL_IN.TX_STATUS_TX8S[3:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle MR_CTRL_IN.TX_STATUS_TX7S "reg MR_CTRL_IN.TX_STATUS_TX7S[3:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle MR_CTRL_IN.TX_STATUS_TX6S "reg MR_CTRL_IN.TX_STATUS_TX6S[3:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle MR_CTRL_IN.VERSION_VER_MAJOR "reg MR_CTRL_IN.VERSION_VER_MAJOR[7:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle MR_CTRL_IN.YOLO_REG_YOLO_VAL "reg MR_CTRL_IN.YOLO_REG_YOLO_VAL[31:0]"
ANNOTATION: " Unreachable: Driven by constant "
Toggle MR_CTRL_IN.VERSION_VER_MINOR "reg MR_CTRL_IN.VERSION_VER_MINOR[7:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_B_MASK_BIT_MASK_B_VAL "reg MR_CTRL_OUT.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL "reg MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL "reg MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT_I.FILTER_C_VAL_BIT_VAL_C_VAL "reg MR_CTRL_OUT_I.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT_I.FILTER_C_MASK_BIT_MASK_C_VAL "reg MR_CTRL_OUT_I.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT_I.FILTER_B_VAL_BIT_VAL_B_VAL "reg MR_CTRL_OUT_I.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT_I.FILTER_B_MASK_BIT_MASK_B_VAL "reg MR_CTRL_OUT_I.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL "reg MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL "reg MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_C_VAL_BIT_VAL_C_VAL "reg MR_CTRL_OUT.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_C_MASK_BIT_MASK_C_VAL "reg MR_CTRL_OUT.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_B_VAL_BIT_VAL_B_VAL "reg MR_CTRL_OUT.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle MR_TST_RDATA_TST_RDATA_TXB_I(4) "reg MR_TST_RDATA_TST_RDATA_TXB_I(4)[31:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle MR_TST_RDATA_TST_RDATA_TXB_I(7) "reg MR_TST_RDATA_TST_RDATA_TXB_I(7)[31:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle MR_TST_RDATA_TST_RDATA_TXB_I(6) "reg MR_TST_RDATA_TST_RDATA_TXB_I(6)[31:0]"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Toggle MR_TST_RDATA_TST_RDATA_TXB_I(5) "reg MR_TST_RDATA_TST_RDATA_TXB_I(5)[31:0]"
Toggle 0to1 MR_CTRL_IN.RX_STATUS_RXFRC [10] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 MR_CTRL_IN.RX_STATUS_RXFRC [10] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 MR_CTRL_IN.RX_STATUS_RXFRC [6] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 MR_CTRL_IN.RX_STATUS_RXFRC [6] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 MR_CTRL_IN.RX_STATUS_RXFRC [7] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 MR_CTRL_IN.RX_STATUS_RXFRC [7] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 MR_CTRL_IN.RX_STATUS_RXFRC [8] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 MR_CTRL_IN.RX_STATUS_RXFRC [8] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 MR_CTRL_IN.RX_STATUS_RXFRC [9] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 1to0 MR_CTRL_IN.RX_STATUS_RXFRC [9] "reg MR_CTRL_IN.RX_STATUS_RXFRC[10:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_RPP [11] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_RPP [11] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_RPP [7] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_RPP [7] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_RPP [8] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_RPP [8] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_RPP [9] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_RPP [9] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_RPP [10] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_RPP [10] "reg MR_CTRL_IN.RX_POINTERS_RX_RPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [12] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [12] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [8] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [8] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [9] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [9] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [10] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [10] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [11] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 1to0 MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE [11] "reg MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_WPP [11] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_WPP [11] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_WPP [7] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_WPP [7] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_WPP [8] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_WPP [8] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_WPP [9] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_WPP [9] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 0to1 MR_CTRL_IN.RX_POINTERS_RX_WPP [10] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
Toggle 1to0 MR_CTRL_IN.RX_POINTERS_RX_WPP [10] "reg MR_CTRL_IN.RX_POINTERS_RX_WPP[11:0]"
CHECKSUM: "2062946875 2910922007"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST
Toggle 0to1 CRC_LENGTH_I [8] "reg CRC_LENGTH_I[8:0]"
Toggle 1to0 CRC_LENGTH_I [8] "reg CRC_LENGTH_I[8:0]"
Toggle 0to1 CRC_LENGTH_I [0] "reg CRC_LENGTH_I[8:0]"
Toggle 1to0 CRC_LENGTH_I [0] "reg CRC_LENGTH_I[8:0]"
Toggle 0to1 CRC_LENGTH_I [5] "reg CRC_LENGTH_I[8:0]"
Toggle 1to0 CRC_LENGTH_I [5] "reg CRC_LENGTH_I[8:0]"
Toggle 0to1 CRC_LENGTH_I [6] "reg CRC_LENGTH_I[8:0]"
Toggle 1to0 CRC_LENGTH_I [6] "reg CRC_LENGTH_I[8:0]"
Toggle 0to1 CRC_LENGTH_I [7] "reg CRC_LENGTH_I[8:0]"
Toggle 1to0 CRC_LENGTH_I [7] "reg CRC_LENGTH_I[8:0]"
Toggle 0to1 DATA_LENGTH_BITS_C [2] "reg DATA_LENGTH_BITS_C[8:0]"
Toggle 1to0 DATA_LENGTH_BITS_C [2] "reg DATA_LENGTH_BITS_C[8:0]"
Toggle 0to1 DATA_LENGTH_BITS_C [0] "reg DATA_LENGTH_BITS_C[8:0]"
Toggle 1to0 DATA_LENGTH_BITS_C [0] "reg DATA_LENGTH_BITS_C[8:0]"
Toggle 0to1 DATA_LENGTH_BITS_C [1] "reg DATA_LENGTH_BITS_C[8:0]"
Toggle 1to0 DATA_LENGTH_BITS_C [1] "reg DATA_LENGTH_BITS_C[8:0]"
Toggle 0to1 DATA_LENGTH_SHIFTED_C [2] "reg DATA_LENGTH_SHIFTED_C[9:0]"
Toggle 1to0 DATA_LENGTH_SHIFTED_C [2] "reg DATA_LENGTH_SHIFTED_C[9:0]"
Toggle 0to1 DATA_LENGTH_SHIFTED_C [0] "reg DATA_LENGTH_SHIFTED_C[9:0]"
Toggle 1to0 DATA_LENGTH_SHIFTED_C [0] "reg DATA_LENGTH_SHIFTED_C[9:0]"
Toggle 0to1 DATA_LENGTH_SHIFTED_C [1] "reg DATA_LENGTH_SHIFTED_C[9:0]"
Toggle 1to0 DATA_LENGTH_SHIFTED_C [1] "reg DATA_LENGTH_SHIFTED_C[9:0]"
Toggle 0to1 DATA_LENGTH_SUB_C [2] "reg DATA_LENGTH_SUB_C[9:0]"
Toggle 1to0 DATA_LENGTH_SUB_C [2] "reg DATA_LENGTH_SUB_C[9:0]"
Toggle 0to1 DATA_LENGTH_SUB_C [0] "reg DATA_LENGTH_SUB_C[9:0]"
Toggle 1to0 DATA_LENGTH_SUB_C [0] "reg DATA_LENGTH_SUB_C[9:0]"
Toggle 0to1 DATA_LENGTH_SUB_C [1] "reg DATA_LENGTH_SUB_C[9:0]"
Toggle 1to0 DATA_LENGTH_SUB_C [1] "reg DATA_LENGTH_SUB_C[9:0]"
CHECKSUM: "523369566 2243154350"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST
Toggle 0to1 CURR_TXTB_INDEX [2] "reg CURR_TXTB_INDEX[2:0]"
Toggle 1to0 CURR_TXTB_INDEX [2] "reg CURR_TXTB_INDEX[2:0]"
Toggle 0to1 FRAME_FORM_W [27] "reg FRAME_FORM_W[27:0]"
Toggle 1to0 FRAME_FORM_W [27] "reg FRAME_FORM_W[27:0]"
CHECKSUM: "117296141 659071551"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.CAN_CRC_INST.CRC_CALC_15_INST
Toggle 0to1 INIT_VECT_MSB "reg INIT_VECT_MSB"
Toggle 1to0 INIT_VECT_MSB "reg INIT_VECT_MSB"
CHECKSUM: "2005134580 471960294"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST
Toggle 0to1 CURR_TXTB_INDEX [2] "reg CURR_TXTB_INDEX[2:0]"
Toggle 1to0 CURR_TXTB_INDEX [2] "reg CURR_TXTB_INDEX[2:0]"
CHECKSUM: "1579256472 1517444620"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [15] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [15] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [7] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [7] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [8] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [8] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [9] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [9] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [10] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [10] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [11] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [11] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [12] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [12] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [13] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [13] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 0to1 MR_TST_DEST_TST_ADDR_PAD [14] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
Toggle 1to0 MR_TST_DEST_TST_ADDR_PAD [14] "reg MR_TST_DEST_TST_ADDR_PAD[15:0]"
CHECKSUM: "789212605 2464184066"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_B_MASK_BIT_MASK_B_VAL "reg MR_CTRL_OUT.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL "reg MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL "reg MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_C_VAL_BIT_VAL_C_VAL "reg MR_CTRL_OUT.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_C_MASK_BIT_MASK_C_VAL "reg MR_CTRL_OUT.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]"
ANNOTATION: " Unreachable: Filter not present in medium config "
Toggle MR_CTRL_OUT.FILTER_B_VAL_BIT_VAL_B_VAL "reg MR_CTRL_OUT.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]"
Toggle 0to1 ADRESS [15] "reg ADRESS[15:0]"
Toggle 1to0 ADRESS [15] "reg ADRESS[15:0]"
Toggle 0to1 ADRESS [0] "reg ADRESS[15:0]"
Toggle 1to0 ADRESS [0] "reg ADRESS[15:0]"
Toggle 0to1 ADRESS [1] "reg ADRESS[15:0]"
Toggle 1to0 ADRESS [1] "reg ADRESS[15:0]"
Toggle 0to1 ADRESS [12] "reg ADRESS[15:0]"
Toggle 1to0 ADRESS [12] "reg ADRESS[15:0]"
Toggle 0to1 ADRESS [13] "reg ADRESS[15:0]"
Toggle 1to0 ADRESS [13] "reg ADRESS[15:0]"
Toggle 0to1 ADRESS [14] "reg ADRESS[15:0]"
Toggle 1to0 ADRESS [14] "reg ADRESS[15:0]"
Toggle 0to1 CURR_TXTB_INDEX [2] "reg CURR_TXTB_INDEX[2:0]"
Toggle 1to0 CURR_TXTB_INDEX [2] "reg CURR_TXTB_INDEX[2:0]"
CHECKSUM: "1655113420 1072171566"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP
Toggle 0to1 ADDRESS [1] "reg ADDRESS[7:0]"
Toggle 1to0 ADDRESS [1] "reg ADDRESS[7:0]"
Toggle 0to1 ADDRESS [0] "reg ADDRESS[7:0]"
Toggle 1to0 ADDRESS [0] "reg ADDRESS[7:0]"
CHECKSUM: "4065038636 244590002"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_FSM_INST
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_AB_PROG->S_TXT_EMPTY "3->0"
CHECKSUM: "4065038636 244590002"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.TXT_BUFFER_FSM_INST
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_READY->S_TXT_EMPTY "1->0"
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_AB_PROG->S_TXT_EMPTY "3->0"
CHECKSUM: "4065038636 244590002"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_FSM_INST
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_TX_PROG->S_TXT_EMPTY "2->0"
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_AB_PROG->S_TXT_EMPTY "3->0"
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_READY->S_TXT_EMPTY "1->0"
CHECKSUM: "4065038636 244590002"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.TXT_BUFFER_FSM_INST
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_TX_PROG->S_TXT_EMPTY "2->0"
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_READY->S_TXT_EMPTY "1->0"
Fsm CURR_STATE "244590002"
ANNOTATION: " Not a functional transition -> Only feasible via reset. "
Transition S_TXT_AB_PROG->S_TXT_EMPTY "3->0"
CHECKSUM: "2318402751 2289148412"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST
ANNOTATION: " Unreachable: Always driven by mem-bus agent together "
Condition 29  "((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (SCS = '1')) 1 -1" (2 "10")
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Condition 10  "(MR_CTRL_OUT_I.MODE_TXBBM = '0') 1 -1"
ANNOTATION: "Unreachable: Only 4 TXT Buffers in medium config."
Condition 12  "(MR_CTRL_OUT_I.MODE_TXBBM = '0') 1 -1"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Condition 13  "(MR_CTRL_OUT_I.TX_COMMAND_TXB5 OR MR_CTRL_OUT_I.TX_COMMAND_TXB6) 1 -1"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Condition 11  "(MR_CTRL_OUT_I.TX_COMMAND_TXB7 OR MR_CTRL_OUT_I.TX_COMMAND_TXB8) 1 -1"
ANNOTATION: " Unreachable: Driven by constant "
Condition 4  "G_SUP_FILTA 1 -1"
ANNOTATION: " Unreachable: Driven by constant "
Condition 7  "G_SUP_TRAFFIC_CTRS 1 -1"
ANNOTATION: " Unreachable: Driven by constant "
Condition 5  "G_SUP_TEST_REGISTERS 1 -1"
ANNOTATION: " Unreachable: Driven by constant "
Condition 1  "G_SUP_RANGE 1 -1"
ANNOTATION: " Unreachable: Driven by constant "
Condition 6  "G_SUP_PARITY 1 -1"
ANNOTATION: " Unreachable: Driven by constant "
Condition 2  "G_SUP_FILTC 1 -1"
ANNOTATION: " Unreachable: Driven by constant "
Condition 3  "G_SUP_FILTB 1 -1"
CHECKSUM: "2318402751 2558433111"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST
Branch 11 "552633961" "(MR_CTRL_OUT_I.MODE_TXBBM = '0')" (0) "(MR_CTRL_OUT_I.MODE_TXBBM = '0') 1"
Branch 11 "552633961" "(MR_CTRL_OUT_I.MODE_TXBBM = '0')" (1) "(MR_CTRL_OUT_I.MODE_TXBBM = '0') 0"
ANNOTATION: " Unreachable: due to generic. "
Branch 18 "3530720119" "G_SUP_TEST_REGISTERS" (1) "G_SUP_TEST_REGISTERS 0"
ANNOTATION: " Unreachable: due to generic. "
Branch 17 "797505194" "G_SUP_PARITY" (1) "G_SUP_PARITY 0"
ANNOTATION: " Unreachable: due to generic. "
Branch 16 "3748204042" "G_SUP_TRAFFIC_CTRS" (1) "G_SUP_TRAFFIC_CTRS 0"
Branch 12 "552633961" "(MR_CTRL_OUT_I.MODE_TXBBM = '0')" (0) "(MR_CTRL_OUT_I.MODE_TXBBM = '0') 1"
Branch 12 "552633961" "(MR_CTRL_OUT_I.MODE_TXBBM = '0')" (1) "(MR_CTRL_OUT_I.MODE_TXBBM = '0') 0"
ANNOTATION: " Unreachable: due to generic. "
Branch 19 "3455465730" "G_SUP_FILTA" (1) "G_SUP_FILTA 0"
ANNOTATION: " Unreachable: due to generic. "
Branch 20 "383881621" "G_SUP_FILTB" (0) "G_SUP_FILTB 1"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Branch 21 "1609365016" "G_SUP_FILTC" (0) "G_SUP_FILTC 1"
ANNOTATION: " Unreachable: due to generic. "
Branch 22 "3776839358" "G_SUP_RANGE" (0) "G_SUP_RANGE 1"
CHECKSUM: "1454561467 3572044788"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.FRAME_FILTERS_INST
ANNOTATION: " Unreachable: Filter not present in medium config "
Condition 13  "((INT_FILTER_A_VALID = '1') OR (INT_FILTER_B_VALID = '1') OR (INT_FILTER_C_VALID = '1') OR (INT_FILTER_RAN_VALID = '1')) 1 -1" (2 "0001")
ANNOTATION: " Unreachable: Filter not present in medium config "
Condition 13  "((INT_FILTER_A_VALID = '1') OR (INT_FILTER_B_VALID = '1') OR (INT_FILTER_C_VALID = '1') OR (INT_FILTER_RAN_VALID = '1')) 1 -1" (4 "01--")
ANNOTATION: " Unreachable: Filter not present in medium config "
Condition 13  "((INT_FILTER_A_VALID = '1') OR (INT_FILTER_B_VALID = '1') OR (INT_FILTER_C_VALID = '1') OR (INT_FILTER_RAN_VALID = '1')) 1 -1" (3 "001-")
CHECKSUM: "2465700354 3169051615"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CLK_GATE_CONTROL_REGS_COMP
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (1 "00")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (2 "01")
CHECKSUM: "2465700354 3169051615"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CLK_GATE_TEST_REGS_COMP
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (1 "00")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (2 "01")
CHECKSUM: "2465700354 3169051615"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.CLK_GATE_RX_BUFFER_RAM_COMP
ANNOTATION: " Unreachable: Due to generic "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (1 "00")
ANNOTATION: " Unreachable: Due to generic "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (2 "01")
CHECKSUM: "2465700354 3169051615"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.CLK_GATE_TXT_BUFFER_RAM_COMP
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (1 "00")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (2 "01")
CHECKSUM: "2465700354 3169051615"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.CLK_GATE_TXT_BUFFER_RAM_COMP
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (1 "00")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (2 "01")
CHECKSUM: "2465700354 3169051615"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.CLK_GATE_TXT_BUFFER_RAM_COMP
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (1 "00")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (2 "01")
CHECKSUM: "2465700354 3169051615"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.CLK_GATE_TXT_BUFFER_RAM_COMP
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (1 "00")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_TECHNOLOGY = C_TECH_ASIC) OR (G_TECHNOLOGY = C_TECH_FPGA)) 1 -1" (2 "01")
CHECKSUM: "4072019928 3868646722"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP
ANNOTATION: " Unreachable: Always driven by mem-bus agent together "
Condition 1  "(BE /= BE_ZEROES) 1 -1" (1 "0")
ANNOTATION: " Unreachable: Always driven by mem-bus agent together "
Condition 2  "(READ AND CS) 1 -1" (1 "01")
CHECKSUM: "643129847 1499846520"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.DP_INF_RAM_INST
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (1 "00000")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (6 "1----")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (5 "01---")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (3 "0001-")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (2 "00001")
CHECKSUM: "1686304904 4269879076"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST.PRIORITY_DECODER_INST
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Condition 4  "((L2_VALID(1 DOWNTO 0) = \"11\") AND (UNSIGNED(L2_PRIO(1)) > UNSIGNED(L2_PRIO(0)))) 1 -1" (2 "10")
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Condition 4  "((L2_VALID(1 DOWNTO 0) = \"11\") AND (UNSIGNED(L2_PRIO(1)) > UNSIGNED(L2_PRIO(0)))) 1 -1" (3 "11")
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Condition 3  "((L2_VALID(1 DOWNTO 0) = \"11\") AND (UNSIGNED(L2_PRIO(1)) > UNSIGNED(L2_PRIO(0)))) 1 -1" (2 "1")
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Condition 2  "(L2_VALID(1 DOWNTO 0) = \"10\") 1 -1" (2 "1")
CHECKSUM: "1918530930 4019821592"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.FAULT_CONFINEMENT_RULES_INST
ANNOTATION: " Unreachable: When MODE_ROM is enabled, none of the situations where inc_eight is set can happen. "
Condition 2  "((INC_EIGHT_I = '1') AND (MR_MODE_ROM = '0')) 1 -1" (2 "10")
CHECKSUM: "3718099042 2176973993"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (1 "00000")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (6 "1----")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (5 "01---")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (3 "0001-")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (2 "00001")
CHECKSUM: "3718099042 2176973993"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (1 "00000")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (6 "1----")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (5 "01---")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (3 "0001-")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (2 "00001")
CHECKSUM: "3718099042 2176973993"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (1 "00000")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (6 "1----")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (5 "01---")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (3 "0001-")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (2 "00001")
CHECKSUM: "3718099042 2176973993"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (1 "00000")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (6 "1----")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (5 "01---")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (3 "0001-")
ANNOTATION: " Unreachable: due to generic. "
Condition 1  "((G_WORD_WIDTH = 8) OR (G_WORD_WIDTH = 16) OR (G_WORD_WIDTH = 32) OR (G_WORD_WIDTH = 64) OR (G_WORD_WIDTH = 128)) 1 -1" (2 "00001")
CHECKSUM: "344676805 1336549794"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ADDRESS_DECODER_CONTROL_REGISTERS_COMP
Branch 2 "4157726895" "(RES_N = '0')" (0) "(RES_N = '0') 1,-"
Branch 2 "4157726895" "(RES_N = '0')" (1) "(RES_N = '0') 0,1"
Branch 2 "4157726895" "(RES_N = '0')" (2) "(RES_N = '0') 0,0"
CHECKSUM: "344676805 1336549794"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.ADDRESS_DECODER_TEST_REGISTERS_COMP
Branch 2 "4157726895" "(RES_N = '0')" (0) "(RES_N = '0') 1,-"
Branch 2 "4157726895" "(RES_N = '0')" (1) "(RES_N = '0') 0,1"
Branch 2 "4157726895" "(RES_N = '0')" (2) "(RES_N = '0') 0,0"
CHECKSUM: "4072019928 3704039522"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP
ANNOTATION: " Unreachable: Always driven by mem-bus agent together "
Branch 0 "1808286524" "(BE /= BE_ZEROES)" (1) "(BE /= BE_ZEROES) 0"
CHECKSUM: "643129847 2943076179"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_RAM_INST.DP_INF_RAM_INST
Branch 1 "3655821560" "(RES_N = '0')" (0) "(RES_N = '0') 1,-,-"
Branch 1 "3655821560" "(RES_N = '0')" (1) "(RES_N = '0') 0,1,1"
Branch 1 "3655821560" "(RES_N = '0')" (2) "(RES_N = '0') 0,1,0"
Branch 1 "3655821560" "(RES_N = '0')" (3) "(RES_N = '0') 0,0,-"
CHECKSUM: "1686304904 2197264862"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TX_ARBITRATOR_INST.PRIORITY_DECODER_INST
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Branch 4 "1676439013" "(L2_VALID(1 DOWNTO 0) = \"01\")" (1) "(L2_VALID(1 DOWNTO 0) = \"01\") 0,1,-"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Branch 4 "1676439013" "(L2_VALID(1 DOWNTO 0) = \"01\")" (2) "(L2_VALID(1 DOWNTO 0) = \"01\") 0,0,1"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Branch 5 "3172672129" "(L3_WINNER = '0')" (4) "(L3_WINNER = '0') 0,-,-,-,1,1,-"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Branch 5 "3172672129" "(L3_WINNER = '0')" (6) "(L3_WINNER = '0') 0,-,-,-,0,-,1"
ANNOTATION: " Unreachable: Only 4 TXT Buffers in medium config. "
Branch 5 "3172672129" "(L3_WINNER = '0')" (5) "(L3_WINNER = '0') 0,-,-,-,1,0,-"
CHECKSUM: "3718099042 3847274500"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(0).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
Branch 2 "3300621836" "(RES_N = '0')" (0) "(RES_N = '0') 1,-,-"
Branch 2 "3300621836" "(RES_N = '0')" (1) "(RES_N = '0') 0,1,1"
Branch 2 "3300621836" "(RES_N = '0')" (2) "(RES_N = '0') 0,1,0"
Branch 2 "3300621836" "(RES_N = '0')" (3) "(RES_N = '0') 0,0,-"
CHECKSUM: "3718099042 3847274500"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(1).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
Branch 2 "3300621836" "(RES_N = '0')" (0) "(RES_N = '0') 1,-,-"
Branch 2 "3300621836" "(RES_N = '0')" (1) "(RES_N = '0') 0,1,1"
Branch 2 "3300621836" "(RES_N = '0')" (2) "(RES_N = '0') 0,1,0"
Branch 2 "3300621836" "(RES_N = '0')" (3) "(RES_N = '0') 0,0,-"
CHECKSUM: "3718099042 3847274500"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(2).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
Branch 2 "3300621836" "(RES_N = '0')" (0) "(RES_N = '0') 1,-,-"
Branch 2 "3300621836" "(RES_N = '0')" (1) "(RES_N = '0') 0,1,1"
Branch 2 "3300621836" "(RES_N = '0')" (2) "(RES_N = '0') 0,1,0"
Branch 2 "3300621836" "(RES_N = '0')" (3) "(RES_N = '0') 0,0,-"
CHECKSUM: "3718099042 3847274500"
INSTANCE: TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.TXT_BUFFER_RAM_INST.DP_INF_RAM_BE_INST
Branch 2 "3300621836" "(RES_N = '0')" (0) "(RES_N = '0') 1,-,-"
Branch 2 "3300621836" "(RES_N = '0')" (1) "(RES_N = '0') 0,1,1"
Branch 2 "3300621836" "(RES_N = '0')" (2) "(RES_N = '0') 0,1,0"
Branch 2 "3300621836" "(RES_N = '0')" (3) "(RES_N = '0') 0,0,-"
