
*** Running vivado
    with args -log RaySOC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RaySOC.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source RaySOC.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/utils_1/imports/synth_1/alu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/utils_1/imports/synth_1/alu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RaySOC -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17352
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/software/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 823.621 ; gain = 411.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RaySOC' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RaySOC.v:23]
INFO: [Synth 8-6157] synthesizing module 'RayRiscv' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v:24]
INFO: [Synth 8-6157] synthesizing module 'Ctrl' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'PcReg' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PcReg' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/pc_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'Ifetch' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ifetch.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Ifetch' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ifetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'If2Id' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v:24]
INFO: [Synth 8-6157] synthesizing module 'DiffSet' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v:24]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DiffSet' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v:24]
INFO: [Synth 8-6155] done synthesizing module 'If2Id' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v:24]
INFO: [Synth 8-6157] synthesizing module 'Id' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Id' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v:24]
INFO: [Synth 8-6157] synthesizing module 'Id2Ex' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v:24]
INFO: [Synth 8-6157] synthesizing module 'DiffSet__parameterized0' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v:24]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DiffSet__parameterized0' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v:24]
INFO: [Synth 8-6157] synthesizing module 'DiffSet__parameterized1' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v:24]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DiffSet__parameterized1' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Id2Ex' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v:24]
INFO: [Synth 8-6157] synthesizing module 'Ex' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v:24]
INFO: [Synth 8-226] default block is never used [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v:142]
INFO: [Synth 8-226] default block is never used [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v:159]
INFO: [Synth 8-6155] done synthesizing module 'Ex' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v:24]
INFO: [Synth 8-6157] synthesizing module 'Regs' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Regs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Regs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RayRiscv' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v:24]
INFO: [Synth 8-6157] synthesizing module 'Rom' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v:24]
INFO: [Synth 8-3876] $readmem data file 'D:/Ray/projects/ray_riscv/2.test/led.txt' is read successfully [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Rom' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v:24]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RaySOC' (0#1) [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RaySOC.v:23]
WARNING: [Synth 8-7129] Port addrIn[31] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[30] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[29] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[28] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[27] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[26] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[25] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[24] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[23] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[22] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[21] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[20] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[19] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[18] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[17] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[16] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[15] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[14] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[13] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[12] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[1] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrIn[0] in module Ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[24] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[23] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[22] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[21] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[20] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[19] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[18] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[17] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[16] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[15] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Id is either unconnected or has no load
WARNING: [Synth 8-7129] Port holdFlagIn[1] in module PcReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port holdFlagIn[0] in module PcReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 919.781 ; gain = 507.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 919.781 ; gain = 507.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 919.781 ; gain = 507.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'op1Out_reg' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'op2Out_reg' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'reg_wdata_reg' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'busDataOut_reg' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v:192]
WARNING: [Synth 8-327] inferring latch for variable 'busAddrOut_reg' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v:186]
WARNING: [Synth 8-327] inferring latch for variable 'ioReg_reg' [D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RaySOC.v:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 919.781 ; gain = 507.672
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 16    
	  10 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 33    
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rst in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[24] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[23] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[22] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[21] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[20] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[19] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[18] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[17] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[16] in module Ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port instIn[15] in module Ex is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------+-----------+----------------------+------------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives       | 
+------------+--------------+-----------+----------------------+------------------+
|RaySOC      | ram/_ram_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+--------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------+-----------+----------------------+------------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives       | 
+------------+--------------+-----------+----------------------+------------------+
|RaySOC      | ram/_ram_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+--------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     6|
|2     |CARRY4    |    40|
|3     |LUT1      |     2|
|4     |LUT2      |    38|
|5     |LUT3      |    93|
|6     |LUT4      |   169|
|7     |LUT5      |   120|
|8     |LUT6      |   192|
|9     |MUXF7     |     1|
|10    |RAM256X1S |   128|
|11    |FDRE      |   239|
|12    |LD        |   208|
|13    |IBUF      |     2|
|14    |OBUF      |    32|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        |  1270|
|2     |  cpu              |RayRiscv                |  1006|
|3     |    ex             |Ex                      |   196|
|4     |    id1            |Id                      |    72|
|5     |    id2ex          |Id2Ex                   |   493|
|6     |      inst_addr_ff |DiffSet_1               |    40|
|7     |      inst_ff      |DiffSet_2               |   102|
|8     |      op1_ff       |DiffSet_3               |   208|
|9     |      op2_ff       |DiffSet_4               |   108|
|10    |      reg_waddr_ff |DiffSet__parameterized1 |    34|
|11    |      reg_we_ff    |DiffSet__parameterized0 |     1|
|12    |    if2id          |If2Id                   |   141|
|13    |      diff1        |DiffSet                 |   111|
|14    |      inst_addr_ff |DiffSet_0               |    30|
|15    |    pcreg          |PcReg                   |    39|
|16    |    regs           |Regs                    |    64|
|17    |  ram              |Ram                     |   192|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.121 ; gain = 724.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.121 ; gain = 724.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.121 ; gain = 724.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1136.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1224.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336 instances were transformed.
  LD => LDCE: 208 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

Synth Design complete, checksum: f66e76c6
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1224.684 ; gain = 820.246
INFO: [Common 17-1381] The checkpoint 'D:/Ray/projects/ray_riscv/1.IP/ray_riscv.runs/synth_1/RaySOC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RaySOC_utilization_synth.rpt -pb RaySOC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 19:57:03 2023...
