







.version 7.0
.target sm_80
.address_size 64


.global .align 4 .u32 _ZZN61_INTERNAL_39_half_32bit_regular_RT_SM80_plus_cpp1_ii_a617c1b718cooperative_groups4__v17details17_binary_partitionINS1_15coalesced_groupEEES4_RKT_bE8fullMask = -1;
.extern .shared .align 4 .b8 smem_full[];

.weak .entry _Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E(
.param .align 8 .b8 _Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0[120]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<626>;
.reg .b32 %r<5926>;
.reg .f64 %fd<2>;
.reg .b64 %rd<134>;


ld.param.u32 %r7, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+64];
ld.param.u32 %r4, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+60];
ld.param.u32 %r6, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+56];
ld.param.u32 %r3, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+44];
ld.param.u32 %r411, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+40];
ld.param.u32 %r2, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+24];
ld.param.u32 %r1, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+16];
ld.param.u64 %rd19, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0];
ld.param.u32 %r16, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+52];
ld.param.u32 %r409, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+32];
ld.param.u32 %r15, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+28];
ld.param.u32 %r12, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
mov.u32 %r9, %tid.y;
mov.u32 %r10, %ctaid.x;
shl.b32 %r11, %r10, 1;
rem.u32 %r13, %r11, %r12;
div.u32 %r14, %r11, %r12;
setp.eq.s32	%p3, %r15, 1;
setp.eq.s32	%p4, %r409, 1;
and.pred %p1, %p3, %p4;
mul.lo.s32 %r17, %r13, %r16;
@%p1 bra BB0_2;
bra.uni BB0_1;

BB0_2:
mad.lo.s32 %r5874, %r14, %r6, %r17;
bra.uni BB0_3;

BB0_1:
rem.u32 %r426, %r14, %r2;
div.u32 %r427, %r14, %r2;
rem.u32 %r428, %r427, %r15;
div.u32 %r429, %r427, %r15;
mad.lo.s32 %r430, %r426, %r6, %r17;
mad.lo.s32 %r431, %r428, %r4, %r430;
mad.lo.s32 %r5874, %r429, %r7, %r431;

BB0_3:
add.s32 %r432, %r11, 1;
rem.u32 %r21, %r432, %r12;
div.u32 %r22, %r432, %r12;
mul.lo.s32 %r23, %r21, %r16;
@%p1 bra BB0_5;
bra.uni BB0_4;

BB0_5:
mad.lo.s32 %r5875, %r22, %r6, %r23;
bra.uni BB0_6;

BB0_4:
rem.u32 %r433, %r22, %r2;
div.u32 %r434, %r22, %r2;
rem.u32 %r435, %r434, %r15;
div.u32 %r436, %r434, %r15;
mad.lo.s32 %r437, %r433, %r6, %r23;
mad.lo.s32 %r438, %r435, %r4, %r437;
mad.lo.s32 %r5875, %r436, %r7, %r438;

BB0_6:
mov.u32 %r440, %nctaid.x;
add.s32 %r441, %r440, -1;
setp.lt.u32	%p5, %r10, %r441;
setp.lt.u32	%p6, %r432, %r411;
or.pred %p2, %p5, %p6;
cvta.to.global.u64 %rd1, %rd19;
mul.lo.s32 %r27, %r9, %r3;
add.s32 %r28, %r9, 1024;
@!%p2 bra BB0_8;
bra.uni BB0_7;

BB0_7:
add.s32 %r443, %r27, %r5875;
mul.wide.u32 %rd21, %r443, 4;
add.s64 %rd22, %rd1, %rd21;
ld.global.u32 %r5891, [%rd22];
mad.lo.s32 %r444, %r28, %r3, %r5875;
mul.wide.u32 %rd23, %r444, 4;
add.s64 %rd24, %rd1, %rd23;
ld.global.u32 %r5890, [%rd24];
add.s32 %r445, %r28, 1024;
mad.lo.s32 %r446, %r445, %r3, %r5875;
mul.wide.u32 %rd25, %r446, 4;
add.s64 %rd26, %rd1, %rd25;
ld.global.u32 %r5889, [%rd26];
add.s32 %r447, %r28, 2048;
mad.lo.s32 %r448, %r447, %r3, %r5875;
mul.wide.u32 %rd27, %r448, 4;
add.s64 %rd28, %rd1, %rd27;
ld.global.u32 %r5888, [%rd28];
add.s32 %r449, %r28, 3072;
mad.lo.s32 %r450, %r449, %r3, %r5875;
mul.wide.u32 %rd29, %r450, 4;
add.s64 %rd30, %rd1, %rd29;
ld.global.u32 %r5887, [%rd30];
add.s32 %r451, %r28, 4096;
mad.lo.s32 %r452, %r451, %r3, %r5875;
mul.wide.u32 %rd31, %r452, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u32 %r5886, [%rd32];
add.s32 %r453, %r28, 5120;
mad.lo.s32 %r454, %r453, %r3, %r5875;
mul.wide.u32 %rd33, %r454, 4;
add.s64 %rd34, %rd1, %rd33;
ld.global.u32 %r5885, [%rd34];
add.s32 %r455, %r28, 6144;
mad.lo.s32 %r456, %r455, %r3, %r5875;
mul.wide.u32 %rd35, %r456, 4;
add.s64 %rd36, %rd1, %rd35;
ld.global.u32 %r5884, [%rd36];
add.s32 %r457, %r28, 7168;
mad.lo.s32 %r458, %r457, %r3, %r5875;
mul.wide.u32 %rd37, %r458, 4;
add.s64 %rd38, %rd1, %rd37;
ld.global.u32 %r5883, [%rd38];
add.s32 %r459, %r28, 8192;
mad.lo.s32 %r460, %r459, %r3, %r5875;
mul.wide.u32 %rd39, %r460, 4;
add.s64 %rd40, %rd1, %rd39;
ld.global.u32 %r5882, [%rd40];
add.s32 %r461, %r28, 9216;
mad.lo.s32 %r462, %r461, %r3, %r5875;
mul.wide.u32 %rd41, %r462, 4;
add.s64 %rd42, %rd1, %rd41;
ld.global.u32 %r5881, [%rd42];
add.s32 %r463, %r28, 10240;
mad.lo.s32 %r464, %r463, %r3, %r5875;
mul.wide.u32 %rd43, %r464, 4;
add.s64 %rd44, %rd1, %rd43;
ld.global.u32 %r5880, [%rd44];
add.s32 %r465, %r28, 11264;
mad.lo.s32 %r466, %r465, %r3, %r5875;
mul.wide.u32 %rd45, %r466, 4;
add.s64 %rd46, %rd1, %rd45;
ld.global.u32 %r5879, [%rd46];
add.s32 %r467, %r28, 12288;
mad.lo.s32 %r468, %r467, %r3, %r5875;
mul.wide.u32 %rd47, %r468, 4;
add.s64 %rd48, %rd1, %rd47;
ld.global.u32 %r5878, [%rd48];
add.s32 %r469, %r28, 13312;
mad.lo.s32 %r470, %r469, %r3, %r5875;
mul.wide.u32 %rd49, %r470, 4;
add.s64 %rd50, %rd1, %rd49;
ld.global.u32 %r5877, [%rd50];
add.s32 %r471, %r28, 14336;
mad.lo.s32 %r472, %r471, %r3, %r5875;
mul.wide.u32 %rd51, %r472, 4;
add.s64 %rd52, %rd1, %rd51;
ld.global.u32 %r5876, [%rd52];

BB0_8:
add.s32 %r1743, %r28, 1024;
add.s32 %r1744, %r28, 2048;
add.s32 %r1745, %r28, 3072;
add.s32 %r1746, %r28, 4096;
add.s32 %r1747, %r28, 5120;
add.s32 %r1748, %r28, 6144;
add.s32 %r1749, %r28, 7168;
add.s32 %r1750, %r28, 8192;
add.s32 %r1751, %r28, 9216;
add.s32 %r1752, %r28, 10240;
add.s32 %r1753, %r28, 11264;
add.s32 %r1754, %r28, 12288;
add.s32 %r1755, %r28, 13312;
add.s32 %r1756, %r28, 14336;
mad.lo.s32 %r1757, %r28, %r3, %r5874;
mad.lo.s32 %r1758, %r1743, %r3, %r5874;
mad.lo.s32 %r1759, %r1744, %r3, %r5874;
mad.lo.s32 %r1760, %r1745, %r3, %r5874;
mad.lo.s32 %r1761, %r1746, %r3, %r5874;
mad.lo.s32 %r1762, %r1747, %r3, %r5874;
mad.lo.s32 %r1763, %r1748, %r3, %r5874;
mad.lo.s32 %r1764, %r1749, %r3, %r5874;
mad.lo.s32 %r1765, %r1750, %r3, %r5874;
mad.lo.s32 %r1766, %r1751, %r3, %r5874;
mad.lo.s32 %r1767, %r1752, %r3, %r5874;
mad.lo.s32 %r1768, %r1753, %r3, %r5874;
mad.lo.s32 %r1769, %r1754, %r3, %r5874;
mad.lo.s32 %r1770, %r1755, %r3, %r5874;
mad.lo.s32 %r1771, %r1756, %r3, %r5874;
mul.wide.u32 %rd53, %r1757, 4;
add.s64 %rd54, %rd1, %rd53;
mul.wide.u32 %rd55, %r1758, 4;
add.s64 %rd56, %rd1, %rd55;
mul.wide.u32 %rd57, %r1759, 4;
add.s64 %rd58, %rd1, %rd57;
mul.wide.u32 %rd59, %r1760, 4;
add.s64 %rd60, %rd1, %rd59;
mul.wide.u32 %rd61, %r1761, 4;
add.s64 %rd62, %rd1, %rd61;
mul.wide.u32 %rd63, %r1762, 4;
add.s64 %rd64, %rd1, %rd63;
mul.wide.u32 %rd65, %r1763, 4;
add.s64 %rd66, %rd1, %rd65;
mul.wide.u32 %rd67, %r1764, 4;
add.s64 %rd68, %rd1, %rd67;
mul.wide.u32 %rd69, %r1765, 4;
add.s64 %rd70, %rd1, %rd69;
mul.wide.u32 %rd71, %r1766, 4;
add.s64 %rd72, %rd1, %rd71;
mul.wide.u32 %rd73, %r1767, 4;
add.s64 %rd74, %rd1, %rd73;
mul.wide.u32 %rd75, %r1768, 4;
add.s64 %rd76, %rd1, %rd75;
mul.wide.u32 %rd77, %r1769, 4;
add.s64 %rd78, %rd1, %rd77;
mul.wide.u32 %rd79, %r1770, 4;
add.s64 %rd80, %rd1, %rd79;
mul.wide.u32 %rd81, %r1771, 4;
add.s64 %rd82, %rd1, %rd81;
add.s32 %r1772, %r27, %r5874;
mul.wide.u32 %rd83, %r1772, 4;
add.s64 %rd84, %rd1, %rd83;
ld.global.u32 %r474, [%rd84];
ld.global.u32 %r480, [%rd54];
ld.global.u32 %r486, [%rd56];
ld.global.u32 %r492, [%rd58];
ld.global.u32 %r498, [%rd60];
ld.global.u32 %r504, [%rd62];
ld.global.u32 %r510, [%rd64];
ld.global.u32 %r516, [%rd66];
ld.global.u32 %r522, [%rd68];
ld.global.u32 %r528, [%rd70];
ld.global.u32 %r534, [%rd72];
ld.global.u32 %r540, [%rd74];
ld.global.u32 %r546, [%rd76];
ld.global.u32 %r552, [%rd78];
ld.global.u32 %r558, [%rd80];
ld.global.u32 %r564, [%rd82];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r474;
mov.b32 {blow,bhigh}, %r5891;
mov.b32 %r473, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r474;
mov.b32 {blow,bhigh}, %r5891;
mov.b32 %r476, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r480;
mov.b32 {blow,bhigh}, %r5890;
mov.b32 %r479, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r480;
mov.b32 {blow,bhigh}, %r5890;
mov.b32 %r482, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r486;
mov.b32 {blow,bhigh}, %r5889;
mov.b32 %r485, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r486;
mov.b32 {blow,bhigh}, %r5889;
mov.b32 %r488, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r492;
mov.b32 {blow,bhigh}, %r5888;
mov.b32 %r491, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r492;
mov.b32 {blow,bhigh}, %r5888;
mov.b32 %r494, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r498;
mov.b32 {blow,bhigh}, %r5887;
mov.b32 %r497, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r498;
mov.b32 {blow,bhigh}, %r5887;
mov.b32 %r500, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r504;
mov.b32 {blow,bhigh}, %r5886;
mov.b32 %r503, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r504;
mov.b32 {blow,bhigh}, %r5886;
mov.b32 %r506, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r510;
mov.b32 {blow,bhigh}, %r5885;
mov.b32 %r509, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r510;
mov.b32 {blow,bhigh}, %r5885;
mov.b32 %r512, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r516;
mov.b32 {blow,bhigh}, %r5884;
mov.b32 %r515, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r516;
mov.b32 {blow,bhigh}, %r5884;
mov.b32 %r518, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r522;
mov.b32 {blow,bhigh}, %r5883;
mov.b32 %r521, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r522;
mov.b32 {blow,bhigh}, %r5883;
mov.b32 %r524, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r528;
mov.b32 {blow,bhigh}, %r5882;
mov.b32 %r527, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r528;
mov.b32 {blow,bhigh}, %r5882;
mov.b32 %r530, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r534;
mov.b32 {blow,bhigh}, %r5881;
mov.b32 %r533, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r534;
mov.b32 {blow,bhigh}, %r5881;
mov.b32 %r536, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r540;
mov.b32 {blow,bhigh}, %r5880;
mov.b32 %r539, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r540;
mov.b32 {blow,bhigh}, %r5880;
mov.b32 %r542, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r546;
mov.b32 {blow,bhigh}, %r5879;
mov.b32 %r545, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r546;
mov.b32 {blow,bhigh}, %r5879;
mov.b32 %r548, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r552;
mov.b32 {blow,bhigh}, %r5878;
mov.b32 %r551, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r552;
mov.b32 {blow,bhigh}, %r5878;
mov.b32 %r554, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r558;
mov.b32 {blow,bhigh}, %r5877;
mov.b32 %r557, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r558;
mov.b32 {blow,bhigh}, %r5877;
mov.b32 %r560, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r564;
mov.b32 {blow,bhigh}, %r5876;
mov.b32 %r563, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r564;
mov.b32 {blow,bhigh}, %r5876;
mov.b32 %r566, {ahigh,bhigh};}


	setp.eq.s32	%p7, %r1, 1;
selp.b32	%r838, %r563, %r566, %p7;
selp.b32	%r835, %r566, %r563, %p7;
selp.b32	%r642, %r557, %r560, %p7;
selp.b32	%r639, %r560, %r557, %p7;
selp.b32	%r788, %r551, %r554, %p7;
selp.b32	%r785, %r554, %r551, %p7;
selp.b32	%r592, %r545, %r548, %p7;
selp.b32	%r589, %r548, %r545, %p7;
selp.b32	%r826, %r539, %r542, %p7;
selp.b32	%r823, %r542, %r539, %p7;
selp.b32	%r630, %r533, %r536, %p7;
selp.b32	%r627, %r536, %r533, %p7;
selp.b32	%r776, %r527, %r530, %p7;
selp.b32	%r773, %r530, %r527, %p7;
selp.b32	%r580, %r521, %r524, %p7;
selp.b32	%r577, %r524, %r521, %p7;
selp.b32	%r837, %r515, %r518, %p7;
selp.b32	%r834, %r518, %r515, %p7;
selp.b32	%r641, %r509, %r512, %p7;
selp.b32	%r638, %r512, %r509, %p7;
selp.b32	%r787, %r503, %r506, %p7;
selp.b32	%r784, %r506, %r503, %p7;
selp.b32	%r591, %r497, %r500, %p7;
selp.b32	%r588, %r500, %r497, %p7;
selp.b32	%r825, %r491, %r494, %p7;
selp.b32	%r822, %r494, %r491, %p7;
selp.b32	%r629, %r485, %r488, %p7;
selp.b32	%r626, %r488, %r485, %p7;
selp.b32	%r775, %r479, %r482, %p7;
selp.b32	%r772, %r482, %r479, %p7;
selp.b32	%r579, %r473, %r476, %p7;
selp.b32	%r576, %r476, %r473, %p7;

	{add.f16x2 %r569,%r576,%r577;
}

	
	{add.f16x2 %r572,%r579,%r580;
}

	
	{sub.f16x2 %r575,%r576,%r577;
}

	
	{sub.f16x2 %r578,%r579,%r580;
}

	
	{add.f16x2 %r581,%r588,%r589;
}

	
	{add.f16x2 %r584,%r591,%r592;
}

	
	{sub.f16x2 %r587,%r588,%r589;
}

	
	{sub.f16x2 %r590,%r591,%r592;
}

	
	{xor.b32 %r593,%r587,0x80008000;
}

	
	{add.f16x2 %r595,%r569,%r581;
}

	
	{add.f16x2 %r598,%r572,%r584;
}

	
	{sub.f16x2 %r601,%r569,%r581;
}

	
	{sub.f16x2 %r604,%r572,%r584;
}

	
	{add.f16x2 %r607,%r575,%r590;
}

	
	{add.f16x2 %r610,%r578,%r593;
}

	
	{sub.f16x2 %r613,%r575,%r590;
}

	
	{sub.f16x2 %r616,%r578,%r593;
}

	
	{add.f16x2 %r619,%r626,%r627;
}

	
	{add.f16x2 %r622,%r629,%r630;
}

	
	{sub.f16x2 %r625,%r626,%r627;
}

	
	{sub.f16x2 %r628,%r629,%r630;
}

	
	{add.f16x2 %r631,%r638,%r639;
}

	
	{add.f16x2 %r634,%r641,%r642;
}

	
	{sub.f16x2 %r637,%r638,%r639;
}

	
	{sub.f16x2 %r640,%r641,%r642;
}

	
	{xor.b32 %r643,%r637,0x80008000;
}

	
	{add.f16x2 %r645,%r619,%r631;
}

	
	{add.f16x2 %r648,%r622,%r634;
}

	
	{sub.f16x2 %r651,%r619,%r631;
}

	
	{sub.f16x2 %r654,%r622,%r634;
}

	
	{add.f16x2 %r657,%r625,%r640;
}

	
	{add.f16x2 %r660,%r628,%r643;
}

	
	{sub.f16x2 %r663,%r625,%r640;
}

	
	{sub.f16x2 %r666,%r628,%r643;
}

	mov.f32 %f63, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f63;
cvt.rn.f16.f32 high, %f63;
mov.b32 %r669, {low,high};}


	mov.f32 %f81, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r670, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r673, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r674, {low,high};}


	
	{mul.f16x2 %r683,%r657,%r669;
}

	
	{mul.f16x2 %r686,%r660,%r670;
}

	
	{sub.f16x2 %r689,%r683,%r686;
}

	
	{mul.f16x2 %r692,%r657,%r670;
}

	
	{fma.rn.f16x2 %r695,%r660,%r669,%r692;
}

	
	{xor.b32 %r699,%r651,0x80008000;
}

	
	{mul.f16x2 %r701,%r663,%r673;
}

	
	{mul.f16x2 %r704,%r666,%r674;
}

	
	{sub.f16x2 %r707,%r701,%r704;
}

	
	{mul.f16x2 %r710,%r663,%r674;
}

	
	{fma.rn.f16x2 %r713,%r666,%r673,%r710;
}

	
	{add.f16x2 %r717,%r595,%r645;
}

	
	{add.f16x2 %r720,%r598,%r648;
}

	
	{sub.f16x2 %r723,%r595,%r645;
}

	
	{sub.f16x2 %r726,%r598,%r648;
}

	
	{add.f16x2 %r729,%r607,%r689;
}

	
	{add.f16x2 %r732,%r610,%r695;
}

	
	{sub.f16x2 %r735,%r607,%r689;
}

	
	{sub.f16x2 %r738,%r610,%r695;
}

	
	{add.f16x2 %r741,%r601,%r654;
}

	
	{add.f16x2 %r744,%r604,%r699;
}

	
	{sub.f16x2 %r747,%r601,%r654;
}

	
	{sub.f16x2 %r750,%r604,%r699;
}

	
	{add.f16x2 %r753,%r613,%r707;
}

	
	{add.f16x2 %r756,%r616,%r713;
}

	
	{sub.f16x2 %r759,%r613,%r707;
}

	
	{sub.f16x2 %r762,%r616,%r713;
}

	
	{add.f16x2 %r765,%r772,%r773;
}

	
	{add.f16x2 %r768,%r775,%r776;
}

	
	{sub.f16x2 %r771,%r772,%r773;
}

	
	{sub.f16x2 %r774,%r775,%r776;
}

	
	{add.f16x2 %r777,%r784,%r785;
}

	
	{add.f16x2 %r780,%r787,%r788;
}

	
	{sub.f16x2 %r783,%r784,%r785;
}

	
	{sub.f16x2 %r786,%r787,%r788;
}

	
	{xor.b32 %r789,%r783,0x80008000;
}

	
	{add.f16x2 %r791,%r765,%r777;
}

	
	{add.f16x2 %r794,%r768,%r780;
}

	
	{sub.f16x2 %r797,%r765,%r777;
}

	
	{sub.f16x2 %r800,%r768,%r780;
}

	
	{add.f16x2 %r803,%r771,%r786;
}

	
	{add.f16x2 %r806,%r774,%r789;
}

	
	{sub.f16x2 %r809,%r771,%r786;
}

	
	{sub.f16x2 %r812,%r774,%r789;
}

	
	{add.f16x2 %r815,%r822,%r823;
}

	
	{add.f16x2 %r818,%r825,%r826;
}

	
	{sub.f16x2 %r821,%r822,%r823;
}

	
	{sub.f16x2 %r824,%r825,%r826;
}

	
	{add.f16x2 %r827,%r834,%r835;
}

	
	{add.f16x2 %r830,%r837,%r838;
}

	
	{sub.f16x2 %r833,%r834,%r835;
}

	
	{sub.f16x2 %r836,%r837,%r838;
}

	
	{xor.b32 %r839,%r833,0x80008000;
}

	
	{add.f16x2 %r841,%r815,%r827;
}

	
	{add.f16x2 %r844,%r818,%r830;
}

	
	{sub.f16x2 %r847,%r815,%r827;
}

	
	{sub.f16x2 %r850,%r818,%r830;
}

	
	{add.f16x2 %r853,%r821,%r836;
}

	
	{add.f16x2 %r856,%r824,%r839;
}

	
	{sub.f16x2 %r859,%r821,%r836;
}

	
	{sub.f16x2 %r862,%r824,%r839;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f63;
cvt.rn.f16.f32 high, %f63;
mov.b32 %r865, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r866, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r869, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r870, {low,high};}


	
	{mul.f16x2 %r879,%r853,%r865;
}

	
	{mul.f16x2 %r882,%r856,%r866;
}

	
	{sub.f16x2 %r885,%r879,%r882;
}

	
	{mul.f16x2 %r888,%r853,%r866;
}

	
	{fma.rn.f16x2 %r891,%r856,%r865,%r888;
}

	
	{xor.b32 %r895,%r847,0x80008000;
}

	
	{mul.f16x2 %r897,%r859,%r869;
}

	
	{mul.f16x2 %r900,%r862,%r870;
}

	
	{sub.f16x2 %r903,%r897,%r900;
}

	
	{mul.f16x2 %r906,%r859,%r870;
}

	
	{fma.rn.f16x2 %r909,%r862,%r869,%r906;
}

	
	{add.f16x2 %r913,%r791,%r841;
}

	
	{add.f16x2 %r916,%r794,%r844;
}

	
	{sub.f16x2 %r919,%r791,%r841;
}

	
	{sub.f16x2 %r922,%r794,%r844;
}

	
	{add.f16x2 %r925,%r803,%r885;
}

	
	{add.f16x2 %r928,%r806,%r891;
}

	
	{sub.f16x2 %r931,%r803,%r885;
}

	
	{sub.f16x2 %r934,%r806,%r891;
}

	
	{add.f16x2 %r937,%r797,%r850;
}

	
	{add.f16x2 %r940,%r800,%r895;
}

	
	{sub.f16x2 %r943,%r797,%r850;
}

	
	{sub.f16x2 %r946,%r800,%r895;
}

	
	{add.f16x2 %r949,%r809,%r903;
}

	
	{add.f16x2 %r952,%r812,%r909;
}

	
	{sub.f16x2 %r955,%r809,%r903;
}

	
	{sub.f16x2 %r958,%r812,%r909;
}

	mov.f32 %f59, 0f3F6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f59;
cvt.rn.f16.f32 high, %f59;
mov.b32 %r961, {low,high};}


	mov.f32 %f85, 0fBEC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f85;
cvt.rn.f16.f32 high, %f85;
mov.b32 %r962, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f63;
cvt.rn.f16.f32 high, %f63;
mov.b32 %r963, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r964, {low,high};}


	mov.f32 %f67, 0f3EC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f67;
cvt.rn.f16.f32 high, %f67;
mov.b32 %r965, {low,high};}


	mov.f32 %f83, 0fBF6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f83;
cvt.rn.f16.f32 high, %f83;
mov.b32 %r966, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f85;
cvt.rn.f16.f32 high, %f85;
mov.b32 %r969, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f83;
cvt.rn.f16.f32 high, %f83;
mov.b32 %r970, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r971, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f81;
cvt.rn.f16.f32 high, %f81;
mov.b32 %r972, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f83;
cvt.rn.f16.f32 high, %f83;
mov.b32 %r973, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f85;
cvt.rn.f16.f32 high, %f85;
mov.b32 %r974, {low,high};}


	
	{mul.f16x2 %r991,%r925,%r961;
}

	
	{mul.f16x2 %r994,%r928,%r962;
}

	
	{sub.f16x2 %r997,%r991,%r994;
}

	
	{mul.f16x2 %r1000,%r925,%r962;
}

	
	{fma.rn.f16x2 %r1003,%r928,%r961,%r1000;
}

	
	{mul.f16x2 %r1007,%r937,%r963;
}

	
	{mul.f16x2 %r1010,%r940,%r964;
}

	
	{sub.f16x2 %r1013,%r1007,%r1010;
}

	
	{mul.f16x2 %r1016,%r937,%r964;
}

	
	{fma.rn.f16x2 %r1019,%r940,%r963,%r1016;
}

	
	{mul.f16x2 %r1023,%r949,%r965;
}

	
	{mul.f16x2 %r1026,%r952,%r966;
}

	
	{sub.f16x2 %r1029,%r1023,%r1026;
}

	
	{mul.f16x2 %r1032,%r949,%r966;
}

	
	{fma.rn.f16x2 %r1035,%r952,%r965,%r1032;
}

	
	{xor.b32 %r1039,%r919,0x80008000;
}

	
	{mul.f16x2 %r1041,%r931,%r969;
}

	
	{mul.f16x2 %r1044,%r934,%r970;
}

	
	{sub.f16x2 %r1047,%r1041,%r1044;
}

	
	{mul.f16x2 %r1050,%r931,%r970;
}

	
	{fma.rn.f16x2 %r1053,%r934,%r969,%r1050;
}

	
	{mul.f16x2 %r1057,%r943,%r971;
}

	
	{mul.f16x2 %r1060,%r946,%r972;
}

	
	{sub.f16x2 %r1063,%r1057,%r1060;
}

	
	{mul.f16x2 %r1066,%r943,%r972;
}

	
	{fma.rn.f16x2 %r1069,%r946,%r971,%r1066;
}

	
	{mul.f16x2 %r1073,%r955,%r973;
}

	
	{mul.f16x2 %r1076,%r958,%r974;
}

	
	{sub.f16x2 %r1079,%r1073,%r1076;
}

	
	{mul.f16x2 %r1082,%r955,%r974;
}

	
	{fma.rn.f16x2 %r1085,%r958,%r973,%r1082;
}

	
	{add.f16x2 %r1089,%r717,%r913;
}

	
	{add.f16x2 %r1092,%r720,%r916;
}

	
	{sub.f16x2 %r1095,%r717,%r913;
}

	
	{sub.f16x2 %r1098,%r720,%r916;
}

	
	{add.f16x2 %r1101,%r729,%r997;
}

	
	{add.f16x2 %r1104,%r732,%r1003;
}

	
	{sub.f16x2 %r1107,%r729,%r997;
}

	
	{sub.f16x2 %r1110,%r732,%r1003;
}

	
	{add.f16x2 %r1113,%r741,%r1013;
}

	
	{add.f16x2 %r1116,%r744,%r1019;
}

	
	{sub.f16x2 %r1119,%r741,%r1013;
}

	
	{sub.f16x2 %r1122,%r744,%r1019;
}

	
	{add.f16x2 %r1125,%r753,%r1029;
}

	
	{add.f16x2 %r1128,%r756,%r1035;
}

	
	{sub.f16x2 %r1131,%r753,%r1029;
}

	
	{sub.f16x2 %r1134,%r756,%r1035;
}

	
	{add.f16x2 %r1137,%r723,%r922;
}

	
	{add.f16x2 %r1140,%r726,%r1039;
}

	
	{sub.f16x2 %r1143,%r723,%r922;
}

	
	{sub.f16x2 %r1146,%r726,%r1039;
}

	
	{add.f16x2 %r1149,%r735,%r1047;
}

	
	{add.f16x2 %r1152,%r738,%r1053;
}

	
	{sub.f16x2 %r1155,%r735,%r1047;
}

	
	{sub.f16x2 %r1158,%r738,%r1053;
}

	
	{add.f16x2 %r1161,%r747,%r1063;
}

	
	{add.f16x2 %r1164,%r750,%r1069;
}

	
	{sub.f16x2 %r1167,%r747,%r1063;
}

	
	{sub.f16x2 %r1170,%r750,%r1069;
}

	
	{add.f16x2 %r1173,%r759,%r1079;
}

	
	{add.f16x2 %r1176,%r762,%r1085;
}

	
	{sub.f16x2 %r1179,%r759,%r1079;
}

	
	{sub.f16x2 %r1182,%r762,%r1085;
}

	and.b32 %r63, %r9, 1023;
cvt.rn.f32.u32	%f152, %r63;
mul.f32 %f153, %f152, 0f39C90FDB;
cos.approx.f32 %f118, %f153;
sin.approx.f32 %f154, %f153;
neg.f32 %f119, %f154;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f118;
cvt.rn.f16.f32 high, %f119;
mov.b32 %r1185, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1188, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1190, {high,high};}


	
	{mul.f16x2 %r1192,%r1104,%r1190;
}

	
	{xor.b32 %r1195,%r1192,0x80008000;
}

	
	{fma.rn.f16x2 %r1197,%r1101,%r1188,%r1195;
}

	
	{mul.f16x2 %r1201,%r1101,%r1190;
}

	
	{fma.rn.f16x2 %r1204,%r1104,%r1188,%r1201;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1208, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1210, {high,high};}


	mov.f32 %f148, 0fBF800000;
mov.f32 %f149, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1212, {low,high};}


	
	{mul.f16x2 %r1213,%r1210,%r1212;
}

	
	{mul.f16x2 %r1216,%r1185,%r1208;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1219, {high,low};}


	
	{fma.rn.f16x2 %r1221,%r1213,%r1219,%r1216;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1221;
mov.b32 %r1225, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1221;
mov.b32 %r1227, {high,high};}


	
	{mul.f16x2 %r1229,%r1116,%r1227;
}

	
	{xor.b32 %r1232,%r1229,0x80008000;
}

	
	{fma.rn.f16x2 %r1234,%r1113,%r1225,%r1232;
}

	
	{mul.f16x2 %r1238,%r1113,%r1227;
}

	
	{fma.rn.f16x2 %r1241,%r1116,%r1225,%r1238;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1245, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1247, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1249, {low,high};}


	
	{mul.f16x2 %r1250,%r1247,%r1249;
}

	
	{mul.f16x2 %r1253,%r1221,%r1245;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1221;
mov.b32 %r1256, {high,low};}


	
	{fma.rn.f16x2 %r1258,%r1250,%r1256,%r1253;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1258;
mov.b32 %r1262, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1258;
mov.b32 %r1264, {high,high};}


	
	{mul.f16x2 %r1266,%r1128,%r1264;
}

	
	{xor.b32 %r1269,%r1266,0x80008000;
}

	
	{fma.rn.f16x2 %r1271,%r1125,%r1262,%r1269;
}

	
	{mul.f16x2 %r1275,%r1125,%r1264;
}

	
	{fma.rn.f16x2 %r1278,%r1128,%r1262,%r1275;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1282, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1284, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1286, {low,high};}


	
	{mul.f16x2 %r1287,%r1284,%r1286;
}

	
	{mul.f16x2 %r1290,%r1258,%r1282;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1258;
mov.b32 %r1293, {high,low};}


	
	{fma.rn.f16x2 %r1295,%r1287,%r1293,%r1290;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1295;
mov.b32 %r1299, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1295;
mov.b32 %r1301, {high,high};}


	
	{mul.f16x2 %r1303,%r1140,%r1301;
}

	
	{xor.b32 %r1306,%r1303,0x80008000;
}

	
	{fma.rn.f16x2 %r1308,%r1137,%r1299,%r1306;
}

	
	{mul.f16x2 %r1312,%r1137,%r1301;
}

	
	{fma.rn.f16x2 %r1315,%r1140,%r1299,%r1312;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1319, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1321, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1323, {low,high};}


	
	{mul.f16x2 %r1324,%r1321,%r1323;
}

	
	{mul.f16x2 %r1327,%r1295,%r1319;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1295;
mov.b32 %r1330, {high,low};}


	
	{fma.rn.f16x2 %r1332,%r1324,%r1330,%r1327;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1332;
mov.b32 %r1336, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1332;
mov.b32 %r1338, {high,high};}


	
	{mul.f16x2 %r1340,%r1152,%r1338;
}

	
	{xor.b32 %r1343,%r1340,0x80008000;
}

	
	{fma.rn.f16x2 %r1345,%r1149,%r1336,%r1343;
}

	
	{mul.f16x2 %r1349,%r1149,%r1338;
}

	
	{fma.rn.f16x2 %r1352,%r1152,%r1336,%r1349;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1356, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1358, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1360, {low,high};}


	
	{mul.f16x2 %r1361,%r1358,%r1360;
}

	
	{mul.f16x2 %r1364,%r1332,%r1356;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1332;
mov.b32 %r1367, {high,low};}


	
	{fma.rn.f16x2 %r1369,%r1361,%r1367,%r1364;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1369;
mov.b32 %r1373, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1369;
mov.b32 %r1375, {high,high};}


	
	{mul.f16x2 %r1377,%r1164,%r1375;
}

	
	{xor.b32 %r1380,%r1377,0x80008000;
}

	
	{fma.rn.f16x2 %r1382,%r1161,%r1373,%r1380;
}

	
	{mul.f16x2 %r1386,%r1161,%r1375;
}

	
	{fma.rn.f16x2 %r1389,%r1164,%r1373,%r1386;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1393, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1395, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1397, {low,high};}


	
	{mul.f16x2 %r1398,%r1395,%r1397;
}

	
	{mul.f16x2 %r1401,%r1369,%r1393;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1369;
mov.b32 %r1404, {high,low};}


	
	{fma.rn.f16x2 %r1406,%r1398,%r1404,%r1401;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1406;
mov.b32 %r1410, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1406;
mov.b32 %r1412, {high,high};}


	
	{mul.f16x2 %r1414,%r1176,%r1412;
}

	
	{xor.b32 %r1417,%r1414,0x80008000;
}

	
	{fma.rn.f16x2 %r1419,%r1173,%r1410,%r1417;
}

	
	{mul.f16x2 %r1423,%r1173,%r1412;
}

	
	{fma.rn.f16x2 %r1426,%r1176,%r1410,%r1423;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1430, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1432, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1434, {low,high};}


	
	{mul.f16x2 %r1435,%r1432,%r1434;
}

	
	{mul.f16x2 %r1438,%r1406,%r1430;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1406;
mov.b32 %r1441, {high,low};}


	
	{fma.rn.f16x2 %r1443,%r1435,%r1441,%r1438;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1443;
mov.b32 %r1447, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1443;
mov.b32 %r1449, {high,high};}


	
	{mul.f16x2 %r1451,%r1098,%r1449;
}

	
	{xor.b32 %r1454,%r1451,0x80008000;
}

	
	{fma.rn.f16x2 %r1456,%r1095,%r1447,%r1454;
}

	
	{mul.f16x2 %r1460,%r1095,%r1449;
}

	
	{fma.rn.f16x2 %r1463,%r1098,%r1447,%r1460;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1467, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1469, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1471, {low,high};}


	
	{mul.f16x2 %r1472,%r1469,%r1471;
}

	
	{mul.f16x2 %r1475,%r1443,%r1467;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1443;
mov.b32 %r1478, {high,low};}


	
	{fma.rn.f16x2 %r1480,%r1472,%r1478,%r1475;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1480;
mov.b32 %r1484, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1480;
mov.b32 %r1486, {high,high};}


	
	{mul.f16x2 %r1488,%r1110,%r1486;
}

	
	{xor.b32 %r1491,%r1488,0x80008000;
}

	
	{fma.rn.f16x2 %r1493,%r1107,%r1484,%r1491;
}

	
	{mul.f16x2 %r1497,%r1107,%r1486;
}

	
	{fma.rn.f16x2 %r1500,%r1110,%r1484,%r1497;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1504, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1506, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1508, {low,high};}


	
	{mul.f16x2 %r1509,%r1506,%r1508;
}

	
	{mul.f16x2 %r1512,%r1480,%r1504;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1480;
mov.b32 %r1515, {high,low};}


	
	{fma.rn.f16x2 %r1517,%r1509,%r1515,%r1512;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1517;
mov.b32 %r1521, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1517;
mov.b32 %r1523, {high,high};}


	
	{mul.f16x2 %r1525,%r1122,%r1523;
}

	
	{xor.b32 %r1528,%r1525,0x80008000;
}

	
	{fma.rn.f16x2 %r1530,%r1119,%r1521,%r1528;
}

	
	{mul.f16x2 %r1534,%r1119,%r1523;
}

	
	{fma.rn.f16x2 %r1537,%r1122,%r1521,%r1534;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1541, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1543, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1545, {low,high};}


	
	{mul.f16x2 %r1546,%r1543,%r1545;
}

	
	{mul.f16x2 %r1549,%r1517,%r1541;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1517;
mov.b32 %r1552, {high,low};}


	
	{fma.rn.f16x2 %r1554,%r1546,%r1552,%r1549;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1554;
mov.b32 %r1558, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1554;
mov.b32 %r1560, {high,high};}


	
	{mul.f16x2 %r1562,%r1134,%r1560;
}

	
	{xor.b32 %r1565,%r1562,0x80008000;
}

	
	{fma.rn.f16x2 %r1567,%r1131,%r1558,%r1565;
}

	
	{mul.f16x2 %r1571,%r1131,%r1560;
}

	
	{fma.rn.f16x2 %r1574,%r1134,%r1558,%r1571;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1578, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1580, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1582, {low,high};}


	
	{mul.f16x2 %r1583,%r1580,%r1582;
}

	
	{mul.f16x2 %r1586,%r1554,%r1578;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1554;
mov.b32 %r1589, {high,low};}


	
	{fma.rn.f16x2 %r1591,%r1583,%r1589,%r1586;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1591;
mov.b32 %r1595, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1591;
mov.b32 %r1597, {high,high};}


	
	{mul.f16x2 %r1599,%r1146,%r1597;
}

	
	{xor.b32 %r1602,%r1599,0x80008000;
}

	
	{fma.rn.f16x2 %r1604,%r1143,%r1595,%r1602;
}

	
	{mul.f16x2 %r1608,%r1143,%r1597;
}

	
	{fma.rn.f16x2 %r1611,%r1146,%r1595,%r1608;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1615, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1617, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1619, {low,high};}


	
	{mul.f16x2 %r1620,%r1617,%r1619;
}

	
	{mul.f16x2 %r1623,%r1591,%r1615;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1591;
mov.b32 %r1626, {high,low};}


	
	{fma.rn.f16x2 %r1628,%r1620,%r1626,%r1623;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1628;
mov.b32 %r1632, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1628;
mov.b32 %r1634, {high,high};}


	
	{mul.f16x2 %r1636,%r1158,%r1634;
}

	
	{xor.b32 %r1639,%r1636,0x80008000;
}

	
	{fma.rn.f16x2 %r1641,%r1155,%r1632,%r1639;
}

	
	{mul.f16x2 %r1645,%r1155,%r1634;
}

	
	{fma.rn.f16x2 %r1648,%r1158,%r1632,%r1645;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1652, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1654, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1656, {low,high};}


	
	{mul.f16x2 %r1657,%r1654,%r1656;
}

	
	{mul.f16x2 %r1660,%r1628,%r1652;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1628;
mov.b32 %r1663, {high,low};}


	
	{fma.rn.f16x2 %r1665,%r1657,%r1663,%r1660;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1665;
mov.b32 %r1669, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1665;
mov.b32 %r1671, {high,high};}


	
	{mul.f16x2 %r1673,%r1170,%r1671;
}

	
	{xor.b32 %r1676,%r1673,0x80008000;
}

	
	{fma.rn.f16x2 %r1678,%r1167,%r1669,%r1676;
}

	
	{mul.f16x2 %r1682,%r1167,%r1671;
}

	
	{fma.rn.f16x2 %r1685,%r1170,%r1669,%r1682;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1689, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1185;
mov.b32 %r1691, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f148;
cvt.rn.f16.f32 high, %f149;
mov.b32 %r1693, {low,high};}


	
	{mul.f16x2 %r1694,%r1691,%r1693;
}

	
	{mul.f16x2 %r1697,%r1665,%r1689;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1665;
mov.b32 %r1700, {high,low};}


	
	{fma.rn.f16x2 %r1702,%r1694,%r1700,%r1697;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1702;
mov.b32 %r1706, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r1702;
mov.b32 %r1708, {high,high};}


	
	{mul.f16x2 %r1710,%r1182,%r1708;
}

	
	{xor.b32 %r1713,%r1710,0x80008000;
}

	
	{fma.rn.f16x2 %r1715,%r1179,%r1706,%r1713;
}

	
	{mul.f16x2 %r1719,%r1179,%r1708;
}

	
	{fma.rn.f16x2 %r1722,%r1182,%r1706,%r1719;
}

	shl.b32 %r1773, %r9, 4;
and.b32 %r94, %r1773, -16384;
barrier.sync 0;
mov.u32 %r5866, %tid.y;
and.b32 %r5865, %r5866, 1023;
shl.b32 %r1774, %r5865, 4;
add.s32 %r1775, %r1774, %r94;
shl.b32 %r1776, %r1775, 2;
mov.u32 %r1777, smem_full;
add.s32 %r95, %r1777, %r1776;
st.shared.u32 [%r95], %r1089;
st.shared.u32 [%r95+4], %r1197;
st.shared.u32 [%r95+8], %r1234;
st.shared.u32 [%r95+12], %r1271;
st.shared.u32 [%r95+16], %r1308;
st.shared.u32 [%r95+20], %r1345;
st.shared.u32 [%r95+24], %r1382;
st.shared.u32 [%r95+28], %r1419;
st.shared.u32 [%r95+32], %r1456;
st.shared.u32 [%r95+36], %r1493;
st.shared.u32 [%r95+40], %r1530;
st.shared.u32 [%r95+44], %r1567;
st.shared.u32 [%r95+48], %r1604;
st.shared.u32 [%r95+52], %r1641;
st.shared.u32 [%r95+56], %r1678;
st.shared.u32 [%r95+60], %r1715;
barrier.sync 0;
mov.u32 %r5868, %tid.y;
and.b32 %r5867, %r5868, 1023;
add.s32 %r1778, %r5867, %r94;
shl.b32 %r1779, %r1778, 2;
add.s32 %r96, %r1777, %r1779;
ld.shared.u32 %r97, [%r96];
ld.shared.u32 %r98, [%r96+4096];
ld.shared.u32 %r99, [%r96+8192];
ld.shared.u32 %r100, [%r96+12288];
ld.shared.u32 %r101, [%r96+16384];
ld.shared.u32 %r102, [%r96+20480];
ld.shared.u32 %r103, [%r96+24576];
ld.shared.u32 %r104, [%r96+28672];
ld.shared.u32 %r105, [%r96+32768];
ld.shared.u32 %r106, [%r96+36864];
ld.shared.u32 %r107, [%r96+40960];
ld.shared.u32 %r108, [%r96+45056];
ld.shared.u32 %r109, [%r96+49152];
ld.shared.u32 %r110, [%r96+53248];
ld.shared.u32 %r111, [%r96+57344];
ld.shared.u32 %r112, [%r96+61440];
barrier.sync 0;
st.shared.u32 [%r95], %r1092;
st.shared.u32 [%r95+4], %r1204;
st.shared.u32 [%r95+8], %r1241;
st.shared.u32 [%r95+12], %r1278;
st.shared.u32 [%r95+16], %r1315;
st.shared.u32 [%r95+20], %r1352;
st.shared.u32 [%r95+24], %r1389;
st.shared.u32 [%r95+28], %r1426;
st.shared.u32 [%r95+32], %r1463;
st.shared.u32 [%r95+36], %r1500;
st.shared.u32 [%r95+40], %r1537;
st.shared.u32 [%r95+44], %r1574;
st.shared.u32 [%r95+48], %r1611;
st.shared.u32 [%r95+52], %r1648;
st.shared.u32 [%r95+56], %r1685;
st.shared.u32 [%r95+60], %r1722;
barrier.sync 0;
mov.f32 %f625, 0f3F800000;
mov.f32 %f624, 0fBF800000;
mov.f32 %f623, 0fBF6C835E;
mov.f32 %f622, 0f3EC3EF15;
mov.f32 %f621, 0fBEC3EF15;
mov.f32 %f620, 0f3F6C835E;
mov.f32 %f619, 0fBF3504F3;
mov.f32 %f618, 0f3F3504F3;
mov.u32 %r5869, %tid.y;
ld.shared.u32 %r1785, [%r96];
ld.shared.u32 %r1981, [%r96+4096];
ld.shared.u32 %r1835, [%r96+8192];
ld.shared.u32 %r2031, [%r96+12288];
ld.shared.u32 %r1797, [%r96+16384];
ld.shared.u32 %r1993, [%r96+20480];
ld.shared.u32 %r1847, [%r96+24576];
ld.shared.u32 %r2043, [%r96+28672];
ld.shared.u32 %r1786, [%r96+32768];
ld.shared.u32 %r1982, [%r96+36864];
ld.shared.u32 %r1836, [%r96+40960];
ld.shared.u32 %r2032, [%r96+45056];
ld.shared.u32 %r1798, [%r96+49152];
ld.shared.u32 %r1994, [%r96+53248];
ld.shared.u32 %r1848, [%r96+57344];
ld.shared.u32 %r2044, [%r96+61440];

	{add.f16x2 %r1781,%r97,%r105;
}

	
	{add.f16x2 %r1784,%r1785,%r1786;
}

	
	{sub.f16x2 %r1787,%r97,%r105;
}

	
	{sub.f16x2 %r1790,%r1785,%r1786;
}

	
	{add.f16x2 %r1793,%r101,%r109;
}

	
	{add.f16x2 %r1796,%r1797,%r1798;
}

	
	{sub.f16x2 %r1799,%r101,%r109;
}

	
	{sub.f16x2 %r1802,%r1797,%r1798;
}

	
	{xor.b32 %r1805,%r1799,0x80008000;
}

	
	{add.f16x2 %r1807,%r1781,%r1793;
}

	
	{add.f16x2 %r1810,%r1784,%r1796;
}

	
	{sub.f16x2 %r1813,%r1781,%r1793;
}

	
	{sub.f16x2 %r1816,%r1784,%r1796;
}

	
	{add.f16x2 %r1819,%r1787,%r1802;
}

	
	{add.f16x2 %r1822,%r1790,%r1805;
}

	
	{sub.f16x2 %r1825,%r1787,%r1802;
}

	
	{sub.f16x2 %r1828,%r1790,%r1805;
}

	
	{add.f16x2 %r1831,%r99,%r107;
}

	
	{add.f16x2 %r1834,%r1835,%r1836;
}

	
	{sub.f16x2 %r1837,%r99,%r107;
}

	
	{sub.f16x2 %r1840,%r1835,%r1836;
}

	
	{add.f16x2 %r1843,%r103,%r111;
}

	
	{add.f16x2 %r1846,%r1847,%r1848;
}

	
	{sub.f16x2 %r1849,%r103,%r111;
}

	
	{sub.f16x2 %r1852,%r1847,%r1848;
}

	
	{xor.b32 %r1855,%r1849,0x80008000;
}

	
	{add.f16x2 %r1857,%r1831,%r1843;
}

	
	{add.f16x2 %r1860,%r1834,%r1846;
}

	
	{sub.f16x2 %r1863,%r1831,%r1843;
}

	
	{sub.f16x2 %r1866,%r1834,%r1846;
}

	
	{add.f16x2 %r1869,%r1837,%r1852;
}

	
	{add.f16x2 %r1872,%r1840,%r1855;
}

	
	{sub.f16x2 %r1875,%r1837,%r1852;
}

	
	{sub.f16x2 %r1878,%r1840,%r1855;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f618;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r1881, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r1882, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r1885, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r1886, {low,high};}


	
	{mul.f16x2 %r1895,%r1869,%r1881;
}

	
	{mul.f16x2 %r1898,%r1872,%r1882;
}

	
	{sub.f16x2 %r1901,%r1895,%r1898;
}

	
	{mul.f16x2 %r1904,%r1869,%r1882;
}

	
	{fma.rn.f16x2 %r1907,%r1872,%r1881,%r1904;
}

	
	{xor.b32 %r1911,%r1863,0x80008000;
}

	
	{mul.f16x2 %r1913,%r1875,%r1885;
}

	
	{mul.f16x2 %r1916,%r1878,%r1886;
}

	
	{sub.f16x2 %r1919,%r1913,%r1916;
}

	
	{mul.f16x2 %r1922,%r1875,%r1886;
}

	
	{fma.rn.f16x2 %r1925,%r1878,%r1885,%r1922;
}

	
	{add.f16x2 %r1929,%r1807,%r1857;
}

	
	{add.f16x2 %r1932,%r1810,%r1860;
}

	
	{sub.f16x2 %r1935,%r1807,%r1857;
}

	
	{sub.f16x2 %r1938,%r1810,%r1860;
}

	
	{add.f16x2 %r1941,%r1819,%r1901;
}

	
	{add.f16x2 %r1944,%r1822,%r1907;
}

	
	{sub.f16x2 %r1947,%r1819,%r1901;
}

	
	{sub.f16x2 %r1950,%r1822,%r1907;
}

	
	{add.f16x2 %r1953,%r1813,%r1866;
}

	
	{add.f16x2 %r1956,%r1816,%r1911;
}

	
	{sub.f16x2 %r1959,%r1813,%r1866;
}

	
	{sub.f16x2 %r1962,%r1816,%r1911;
}

	
	{add.f16x2 %r1965,%r1825,%r1919;
}

	
	{add.f16x2 %r1968,%r1828,%r1925;
}

	
	{sub.f16x2 %r1971,%r1825,%r1919;
}

	
	{sub.f16x2 %r1974,%r1828,%r1925;
}

	
	{add.f16x2 %r1977,%r98,%r106;
}

	
	{add.f16x2 %r1980,%r1981,%r1982;
}

	
	{sub.f16x2 %r1983,%r98,%r106;
}

	
	{sub.f16x2 %r1986,%r1981,%r1982;
}

	
	{add.f16x2 %r1989,%r102,%r110;
}

	
	{add.f16x2 %r1992,%r1993,%r1994;
}

	
	{sub.f16x2 %r1995,%r102,%r110;
}

	
	{sub.f16x2 %r1998,%r1993,%r1994;
}

	
	{xor.b32 %r2001,%r1995,0x80008000;
}

	
	{add.f16x2 %r2003,%r1977,%r1989;
}

	
	{add.f16x2 %r2006,%r1980,%r1992;
}

	
	{sub.f16x2 %r2009,%r1977,%r1989;
}

	
	{sub.f16x2 %r2012,%r1980,%r1992;
}

	
	{add.f16x2 %r2015,%r1983,%r1998;
}

	
	{add.f16x2 %r2018,%r1986,%r2001;
}

	
	{sub.f16x2 %r2021,%r1983,%r1998;
}

	
	{sub.f16x2 %r2024,%r1986,%r2001;
}

	
	{add.f16x2 %r2027,%r100,%r108;
}

	
	{add.f16x2 %r2030,%r2031,%r2032;
}

	
	{sub.f16x2 %r2033,%r100,%r108;
}

	
	{sub.f16x2 %r2036,%r2031,%r2032;
}

	
	{add.f16x2 %r2039,%r104,%r112;
}

	
	{add.f16x2 %r2042,%r2043,%r2044;
}

	
	{sub.f16x2 %r2045,%r104,%r112;
}

	
	{sub.f16x2 %r2048,%r2043,%r2044;
}

	
	{xor.b32 %r2051,%r2045,0x80008000;
}

	
	{add.f16x2 %r2053,%r2027,%r2039;
}

	
	{add.f16x2 %r2056,%r2030,%r2042;
}

	
	{sub.f16x2 %r2059,%r2027,%r2039;
}

	
	{sub.f16x2 %r2062,%r2030,%r2042;
}

	
	{add.f16x2 %r2065,%r2033,%r2048;
}

	
	{add.f16x2 %r2068,%r2036,%r2051;
}

	
	{sub.f16x2 %r2071,%r2033,%r2048;
}

	
	{sub.f16x2 %r2074,%r2036,%r2051;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f618;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r2077, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r2078, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r2081, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r2082, {low,high};}


	
	{mul.f16x2 %r2091,%r2065,%r2077;
}

	
	{mul.f16x2 %r2094,%r2068,%r2078;
}

	
	{sub.f16x2 %r2097,%r2091,%r2094;
}

	
	{mul.f16x2 %r2100,%r2065,%r2078;
}

	
	{fma.rn.f16x2 %r2103,%r2068,%r2077,%r2100;
}

	
	{xor.b32 %r2107,%r2059,0x80008000;
}

	
	{mul.f16x2 %r2109,%r2071,%r2081;
}

	
	{mul.f16x2 %r2112,%r2074,%r2082;
}

	
	{sub.f16x2 %r2115,%r2109,%r2112;
}

	
	{mul.f16x2 %r2118,%r2071,%r2082;
}

	
	{fma.rn.f16x2 %r2121,%r2074,%r2081,%r2118;
}

	
	{add.f16x2 %r2125,%r2003,%r2053;
}

	
	{add.f16x2 %r2128,%r2006,%r2056;
}

	
	{sub.f16x2 %r2131,%r2003,%r2053;
}

	
	{sub.f16x2 %r2134,%r2006,%r2056;
}

	
	{add.f16x2 %r2137,%r2015,%r2097;
}

	
	{add.f16x2 %r2140,%r2018,%r2103;
}

	
	{sub.f16x2 %r2143,%r2015,%r2097;
}

	
	{sub.f16x2 %r2146,%r2018,%r2103;
}

	
	{add.f16x2 %r2149,%r2009,%r2062;
}

	
	{add.f16x2 %r2152,%r2012,%r2107;
}

	
	{sub.f16x2 %r2155,%r2009,%r2062;
}

	
	{sub.f16x2 %r2158,%r2012,%r2107;
}

	
	{add.f16x2 %r2161,%r2021,%r2115;
}

	
	{add.f16x2 %r2164,%r2024,%r2121;
}

	
	{sub.f16x2 %r2167,%r2021,%r2115;
}

	
	{sub.f16x2 %r2170,%r2024,%r2121;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f620;
cvt.rn.f16.f32 high, %f620;
mov.b32 %r2173, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f621;
mov.b32 %r2174, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f618;
cvt.rn.f16.f32 high, %f618;
mov.b32 %r2175, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r2176, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f622;
cvt.rn.f16.f32 high, %f622;
mov.b32 %r2177, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f623;
cvt.rn.f16.f32 high, %f623;
mov.b32 %r2178, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f621;
mov.b32 %r2181, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f623;
cvt.rn.f16.f32 high, %f623;
mov.b32 %r2182, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r2183, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f619;
cvt.rn.f16.f32 high, %f619;
mov.b32 %r2184, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f623;
cvt.rn.f16.f32 high, %f623;
mov.b32 %r2185, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f621;
cvt.rn.f16.f32 high, %f621;
mov.b32 %r2186, {low,high};}


	
	{mul.f16x2 %r2203,%r2137,%r2173;
}

	
	{mul.f16x2 %r2206,%r2140,%r2174;
}

	
	{sub.f16x2 %r2209,%r2203,%r2206;
}

	
	{mul.f16x2 %r2212,%r2137,%r2174;
}

	
	{fma.rn.f16x2 %r2215,%r2140,%r2173,%r2212;
}

	
	{mul.f16x2 %r2219,%r2149,%r2175;
}

	
	{mul.f16x2 %r2222,%r2152,%r2176;
}

	
	{sub.f16x2 %r2225,%r2219,%r2222;
}

	
	{mul.f16x2 %r2228,%r2149,%r2176;
}

	
	{fma.rn.f16x2 %r2231,%r2152,%r2175,%r2228;
}

	
	{mul.f16x2 %r2235,%r2161,%r2177;
}

	
	{mul.f16x2 %r2238,%r2164,%r2178;
}

	
	{sub.f16x2 %r2241,%r2235,%r2238;
}

	
	{mul.f16x2 %r2244,%r2161,%r2178;
}

	
	{fma.rn.f16x2 %r2247,%r2164,%r2177,%r2244;
}

	
	{xor.b32 %r2251,%r2131,0x80008000;
}

	
	{mul.f16x2 %r2253,%r2143,%r2181;
}

	
	{mul.f16x2 %r2256,%r2146,%r2182;
}

	
	{sub.f16x2 %r2259,%r2253,%r2256;
}

	
	{mul.f16x2 %r2262,%r2143,%r2182;
}

	
	{fma.rn.f16x2 %r2265,%r2146,%r2181,%r2262;
}

	
	{mul.f16x2 %r2269,%r2155,%r2183;
}

	
	{mul.f16x2 %r2272,%r2158,%r2184;
}

	
	{sub.f16x2 %r2275,%r2269,%r2272;
}

	
	{mul.f16x2 %r2278,%r2155,%r2184;
}

	
	{fma.rn.f16x2 %r2281,%r2158,%r2183,%r2278;
}

	
	{mul.f16x2 %r2285,%r2167,%r2185;
}

	
	{mul.f16x2 %r2288,%r2170,%r2186;
}

	
	{sub.f16x2 %r2291,%r2285,%r2288;
}

	
	{mul.f16x2 %r2294,%r2167,%r2186;
}

	
	{fma.rn.f16x2 %r2297,%r2170,%r2185,%r2294;
}

	
	{add.f16x2 %r2301,%r1929,%r2125;
}

	
	{add.f16x2 %r2304,%r1932,%r2128;
}

	
	{sub.f16x2 %r2307,%r1929,%r2125;
}

	
	{sub.f16x2 %r2310,%r1932,%r2128;
}

	
	{add.f16x2 %r2313,%r1941,%r2209;
}

	
	{add.f16x2 %r2316,%r1944,%r2215;
}

	
	{sub.f16x2 %r2319,%r1941,%r2209;
}

	
	{sub.f16x2 %r2322,%r1944,%r2215;
}

	
	{add.f16x2 %r2325,%r1953,%r2225;
}

	
	{add.f16x2 %r2328,%r1956,%r2231;
}

	
	{sub.f16x2 %r2331,%r1953,%r2225;
}

	
	{sub.f16x2 %r2334,%r1956,%r2231;
}

	
	{add.f16x2 %r2337,%r1965,%r2241;
}

	
	{add.f16x2 %r2340,%r1968,%r2247;
}

	
	{sub.f16x2 %r2343,%r1965,%r2241;
}

	
	{sub.f16x2 %r2346,%r1968,%r2247;
}

	
	{add.f16x2 %r2349,%r1935,%r2134;
}

	
	{add.f16x2 %r2352,%r1938,%r2251;
}

	
	{sub.f16x2 %r2355,%r1935,%r2134;
}

	
	{sub.f16x2 %r2358,%r1938,%r2251;
}

	
	{add.f16x2 %r2361,%r1947,%r2259;
}

	
	{add.f16x2 %r2364,%r1950,%r2265;
}

	
	{sub.f16x2 %r2367,%r1947,%r2259;
}

	
	{sub.f16x2 %r2370,%r1950,%r2265;
}

	
	{add.f16x2 %r2373,%r1959,%r2275;
}

	
	{add.f16x2 %r2376,%r1962,%r2281;
}

	
	{sub.f16x2 %r2379,%r1959,%r2275;
}

	
	{sub.f16x2 %r2382,%r1962,%r2281;
}

	
	{add.f16x2 %r2385,%r1971,%r2291;
}

	
	{add.f16x2 %r2388,%r1974,%r2297;
}

	
	{sub.f16x2 %r2391,%r1971,%r2291;
}

	
	{sub.f16x2 %r2394,%r1974,%r2297;
}

	bfe.u32 %r2955, %r5869, 4, 6;
cvt.rn.f32.u32	%f305, %r2955;
mul.f32 %f306, %f305, 0f3BC90FDB;
cos.approx.f32 %f271, %f306;
sin.approx.f32 %f307, %f306;
neg.f32 %f272, %f307;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f271;
cvt.rn.f16.f32 high, %f272;
mov.b32 %r2397, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2400, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2402, {high,high};}


	
	{mul.f16x2 %r2404,%r2316,%r2402;
}

	
	{xor.b32 %r2407,%r2404,0x80008000;
}

	
	{fma.rn.f16x2 %r2409,%r2313,%r2400,%r2407;
}

	
	{mul.f16x2 %r2413,%r2313,%r2402;
}

	
	{fma.rn.f16x2 %r2416,%r2316,%r2400,%r2413;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2420, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2422, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2424, {low,high};}


	
	{mul.f16x2 %r2425,%r2422,%r2424;
}

	
	{mul.f16x2 %r2428,%r2397,%r2420;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2431, {high,low};}


	
	{fma.rn.f16x2 %r2433,%r2425,%r2431,%r2428;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2433;
mov.b32 %r2437, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2433;
mov.b32 %r2439, {high,high};}


	
	{mul.f16x2 %r2441,%r2328,%r2439;
}

	
	{xor.b32 %r2444,%r2441,0x80008000;
}

	
	{fma.rn.f16x2 %r2446,%r2325,%r2437,%r2444;
}

	
	{mul.f16x2 %r2450,%r2325,%r2439;
}

	
	{fma.rn.f16x2 %r2453,%r2328,%r2437,%r2450;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2457, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2459, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2461, {low,high};}


	
	{mul.f16x2 %r2462,%r2459,%r2461;
}

	
	{mul.f16x2 %r2465,%r2433,%r2457;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2433;
mov.b32 %r2468, {high,low};}


	
	{fma.rn.f16x2 %r2470,%r2462,%r2468,%r2465;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2470;
mov.b32 %r2474, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2470;
mov.b32 %r2476, {high,high};}


	
	{mul.f16x2 %r2478,%r2340,%r2476;
}

	
	{xor.b32 %r2481,%r2478,0x80008000;
}

	
	{fma.rn.f16x2 %r2483,%r2337,%r2474,%r2481;
}

	
	{mul.f16x2 %r2487,%r2337,%r2476;
}

	
	{fma.rn.f16x2 %r2490,%r2340,%r2474,%r2487;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2494, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2496, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2498, {low,high};}


	
	{mul.f16x2 %r2499,%r2496,%r2498;
}

	
	{mul.f16x2 %r2502,%r2470,%r2494;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2470;
mov.b32 %r2505, {high,low};}


	
	{fma.rn.f16x2 %r2507,%r2499,%r2505,%r2502;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2507;
mov.b32 %r2511, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2507;
mov.b32 %r2513, {high,high};}


	
	{mul.f16x2 %r2515,%r2352,%r2513;
}

	
	{xor.b32 %r2518,%r2515,0x80008000;
}

	
	{fma.rn.f16x2 %r2520,%r2349,%r2511,%r2518;
}

	
	{mul.f16x2 %r2524,%r2349,%r2513;
}

	
	{fma.rn.f16x2 %r2527,%r2352,%r2511,%r2524;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2531, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2533, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2535, {low,high};}


	
	{mul.f16x2 %r2536,%r2533,%r2535;
}

	
	{mul.f16x2 %r2539,%r2507,%r2531;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2507;
mov.b32 %r2542, {high,low};}


	
	{fma.rn.f16x2 %r2544,%r2536,%r2542,%r2539;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2544;
mov.b32 %r2548, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2544;
mov.b32 %r2550, {high,high};}


	
	{mul.f16x2 %r2552,%r2364,%r2550;
}

	
	{xor.b32 %r2555,%r2552,0x80008000;
}

	
	{fma.rn.f16x2 %r2557,%r2361,%r2548,%r2555;
}

	
	{mul.f16x2 %r2561,%r2361,%r2550;
}

	
	{fma.rn.f16x2 %r2564,%r2364,%r2548,%r2561;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2568, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2570, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2572, {low,high};}


	
	{mul.f16x2 %r2573,%r2570,%r2572;
}

	
	{mul.f16x2 %r2576,%r2544,%r2568;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2544;
mov.b32 %r2579, {high,low};}


	
	{fma.rn.f16x2 %r2581,%r2573,%r2579,%r2576;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2581;
mov.b32 %r2585, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2581;
mov.b32 %r2587, {high,high};}


	
	{mul.f16x2 %r2589,%r2376,%r2587;
}

	
	{xor.b32 %r2592,%r2589,0x80008000;
}

	
	{fma.rn.f16x2 %r2594,%r2373,%r2585,%r2592;
}

	
	{mul.f16x2 %r2598,%r2373,%r2587;
}

	
	{fma.rn.f16x2 %r2601,%r2376,%r2585,%r2598;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2605, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2607, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2609, {low,high};}


	
	{mul.f16x2 %r2610,%r2607,%r2609;
}

	
	{mul.f16x2 %r2613,%r2581,%r2605;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2581;
mov.b32 %r2616, {high,low};}


	
	{fma.rn.f16x2 %r2618,%r2610,%r2616,%r2613;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2618;
mov.b32 %r2622, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2618;
mov.b32 %r2624, {high,high};}


	
	{mul.f16x2 %r2626,%r2388,%r2624;
}

	
	{xor.b32 %r2629,%r2626,0x80008000;
}

	
	{fma.rn.f16x2 %r2631,%r2385,%r2622,%r2629;
}

	
	{mul.f16x2 %r2635,%r2385,%r2624;
}

	
	{fma.rn.f16x2 %r2638,%r2388,%r2622,%r2635;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2642, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2644, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2646, {low,high};}


	
	{mul.f16x2 %r2647,%r2644,%r2646;
}

	
	{mul.f16x2 %r2650,%r2618,%r2642;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2618;
mov.b32 %r2653, {high,low};}


	
	{fma.rn.f16x2 %r2655,%r2647,%r2653,%r2650;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2655;
mov.b32 %r2659, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2655;
mov.b32 %r2661, {high,high};}


	
	{mul.f16x2 %r2663,%r2310,%r2661;
}

	
	{xor.b32 %r2666,%r2663,0x80008000;
}

	
	{fma.rn.f16x2 %r2668,%r2307,%r2659,%r2666;
}

	
	{mul.f16x2 %r2672,%r2307,%r2661;
}

	
	{fma.rn.f16x2 %r2675,%r2310,%r2659,%r2672;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2679, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2681, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2683, {low,high};}


	
	{mul.f16x2 %r2684,%r2681,%r2683;
}

	
	{mul.f16x2 %r2687,%r2655,%r2679;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2655;
mov.b32 %r2690, {high,low};}


	
	{fma.rn.f16x2 %r2692,%r2684,%r2690,%r2687;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2692;
mov.b32 %r2696, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2692;
mov.b32 %r2698, {high,high};}


	
	{mul.f16x2 %r2700,%r2322,%r2698;
}

	
	{xor.b32 %r2703,%r2700,0x80008000;
}

	
	{fma.rn.f16x2 %r2705,%r2319,%r2696,%r2703;
}

	
	{mul.f16x2 %r2709,%r2319,%r2698;
}

	
	{fma.rn.f16x2 %r2712,%r2322,%r2696,%r2709;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2716, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2718, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2720, {low,high};}


	
	{mul.f16x2 %r2721,%r2718,%r2720;
}

	
	{mul.f16x2 %r2724,%r2692,%r2716;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2692;
mov.b32 %r2727, {high,low};}


	
	{fma.rn.f16x2 %r2729,%r2721,%r2727,%r2724;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2729;
mov.b32 %r2733, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2729;
mov.b32 %r2735, {high,high};}


	
	{mul.f16x2 %r2737,%r2334,%r2735;
}

	
	{xor.b32 %r2740,%r2737,0x80008000;
}

	
	{fma.rn.f16x2 %r2742,%r2331,%r2733,%r2740;
}

	
	{mul.f16x2 %r2746,%r2331,%r2735;
}

	
	{fma.rn.f16x2 %r2749,%r2334,%r2733,%r2746;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2753, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2755, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2757, {low,high};}


	
	{mul.f16x2 %r2758,%r2755,%r2757;
}

	
	{mul.f16x2 %r2761,%r2729,%r2753;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2729;
mov.b32 %r2764, {high,low};}


	
	{fma.rn.f16x2 %r2766,%r2758,%r2764,%r2761;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2766;
mov.b32 %r2770, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2766;
mov.b32 %r2772, {high,high};}


	
	{mul.f16x2 %r2774,%r2346,%r2772;
}

	
	{xor.b32 %r2777,%r2774,0x80008000;
}

	
	{fma.rn.f16x2 %r2779,%r2343,%r2770,%r2777;
}

	
	{mul.f16x2 %r2783,%r2343,%r2772;
}

	
	{fma.rn.f16x2 %r2786,%r2346,%r2770,%r2783;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2790, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2792, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2794, {low,high};}


	
	{mul.f16x2 %r2795,%r2792,%r2794;
}

	
	{mul.f16x2 %r2798,%r2766,%r2790;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2766;
mov.b32 %r2801, {high,low};}


	
	{fma.rn.f16x2 %r2803,%r2795,%r2801,%r2798;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2803;
mov.b32 %r2807, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2803;
mov.b32 %r2809, {high,high};}


	
	{mul.f16x2 %r2811,%r2358,%r2809;
}

	
	{xor.b32 %r2814,%r2811,0x80008000;
}

	
	{fma.rn.f16x2 %r2816,%r2355,%r2807,%r2814;
}

	
	{mul.f16x2 %r2820,%r2355,%r2809;
}

	
	{fma.rn.f16x2 %r2823,%r2358,%r2807,%r2820;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2827, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2829, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2831, {low,high};}


	
	{mul.f16x2 %r2832,%r2829,%r2831;
}

	
	{mul.f16x2 %r2835,%r2803,%r2827;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2803;
mov.b32 %r2838, {high,low};}


	
	{fma.rn.f16x2 %r2840,%r2832,%r2838,%r2835;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2840;
mov.b32 %r2844, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2840;
mov.b32 %r2846, {high,high};}


	
	{mul.f16x2 %r2848,%r2370,%r2846;
}

	
	{xor.b32 %r2851,%r2848,0x80008000;
}

	
	{fma.rn.f16x2 %r2853,%r2367,%r2844,%r2851;
}

	
	{mul.f16x2 %r2857,%r2367,%r2846;
}

	
	{fma.rn.f16x2 %r2860,%r2370,%r2844,%r2857;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2864, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2866, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2868, {low,high};}


	
	{mul.f16x2 %r2869,%r2866,%r2868;
}

	
	{mul.f16x2 %r2872,%r2840,%r2864;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2840;
mov.b32 %r2875, {high,low};}


	
	{fma.rn.f16x2 %r2877,%r2869,%r2875,%r2872;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2877;
mov.b32 %r2881, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2877;
mov.b32 %r2883, {high,high};}


	
	{mul.f16x2 %r2885,%r2382,%r2883;
}

	
	{xor.b32 %r2888,%r2885,0x80008000;
}

	
	{fma.rn.f16x2 %r2890,%r2379,%r2881,%r2888;
}

	
	{mul.f16x2 %r2894,%r2379,%r2883;
}

	
	{fma.rn.f16x2 %r2897,%r2382,%r2881,%r2894;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2901, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2397;
mov.b32 %r2903, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f624;
cvt.rn.f16.f32 high, %f625;
mov.b32 %r2905, {low,high};}


	
	{mul.f16x2 %r2906,%r2903,%r2905;
}

	
	{mul.f16x2 %r2909,%r2877,%r2901;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2877;
mov.b32 %r2912, {high,low};}


	
	{fma.rn.f16x2 %r2914,%r2906,%r2912,%r2909;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2914;
mov.b32 %r2918, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2914;
mov.b32 %r2920, {high,high};}


	
	{mul.f16x2 %r2922,%r2394,%r2920;
}

	
	{xor.b32 %r2925,%r2922,0x80008000;
}

	
	{fma.rn.f16x2 %r2927,%r2391,%r2918,%r2925;
}

	
	{mul.f16x2 %r2931,%r2391,%r2920;
}

	
	{fma.rn.f16x2 %r2934,%r2394,%r2918,%r2931;
}

	and.b32 %r2956, %r5869, 15;
add.s32 %r146, %r94, %r2956;
barrier.sync 0;
mov.u32 %r5798, %tid.y;
and.b32 %r5797, %r5798, 1008;
mov.u32 %r5796, smem_full;
shl.b32 %r2957, %r5797, 4;
add.s32 %r2958, %r2957, %r146;
shl.b32 %r2959, %r2958, 2;
add.s32 %r147, %r5796, %r2959;
st.shared.u32 [%r147], %r2301;
st.shared.u32 [%r147+64], %r2409;
st.shared.u32 [%r147+128], %r2446;
st.shared.u32 [%r147+192], %r2483;
st.shared.u32 [%r147+256], %r2520;
st.shared.u32 [%r147+320], %r2557;
st.shared.u32 [%r147+384], %r2594;
st.shared.u32 [%r147+448], %r2631;
st.shared.u32 [%r147+512], %r2668;
st.shared.u32 [%r147+576], %r2705;
st.shared.u32 [%r147+640], %r2742;
st.shared.u32 [%r147+704], %r2779;
st.shared.u32 [%r147+768], %r2816;
st.shared.u32 [%r147+832], %r2853;
st.shared.u32 [%r147+896], %r2890;
st.shared.u32 [%r147+960], %r2927;
barrier.sync 0;
mov.u32 %r5801, %tid.y;
and.b32 %r5800, %r5801, 1008;
mov.u32 %r5799, smem_full;
add.s32 %r2961, %r5800, %r146;
shl.b32 %r2962, %r2961, 2;
add.s32 %r148, %r5799, %r2962;
ld.shared.u32 %r149, [%r148];
ld.shared.u32 %r150, [%r148+4096];
ld.shared.u32 %r151, [%r148+8192];
ld.shared.u32 %r152, [%r148+12288];
ld.shared.u32 %r153, [%r148+16384];
ld.shared.u32 %r154, [%r148+20480];
ld.shared.u32 %r155, [%r148+24576];
ld.shared.u32 %r156, [%r148+28672];
ld.shared.u32 %r157, [%r148+32768];
ld.shared.u32 %r158, [%r148+36864];
ld.shared.u32 %r159, [%r148+40960];
ld.shared.u32 %r160, [%r148+45056];
ld.shared.u32 %r161, [%r148+49152];
ld.shared.u32 %r162, [%r148+53248];
ld.shared.u32 %r163, [%r148+57344];
ld.shared.u32 %r164, [%r148+61440];
barrier.sync 0;
st.shared.u32 [%r147], %r2304;
st.shared.u32 [%r147+64], %r2416;
st.shared.u32 [%r147+128], %r2453;
st.shared.u32 [%r147+192], %r2490;
st.shared.u32 [%r147+256], %r2527;
st.shared.u32 [%r147+320], %r2564;
st.shared.u32 [%r147+384], %r2601;
st.shared.u32 [%r147+448], %r2638;
st.shared.u32 [%r147+512], %r2675;
st.shared.u32 [%r147+576], %r2712;
st.shared.u32 [%r147+640], %r2749;
st.shared.u32 [%r147+704], %r2786;
st.shared.u32 [%r147+768], %r2823;
st.shared.u32 [%r147+832], %r2860;
st.shared.u32 [%r147+896], %r2897;
st.shared.u32 [%r147+960], %r2934;
barrier.sync 0;
mov.u32 %r5804, %tid.y;
mov.f32 %f615, 0f3F800000;
mov.f32 %f614, 0fBF800000;
mov.f32 %f613, 0fBF6C835E;
mov.f32 %f612, 0f3EC3EF15;
mov.f32 %f611, 0fBEC3EF15;
mov.f32 %f610, 0f3F6C835E;
mov.f32 %f609, 0fBF3504F3;
mov.f32 %f608, 0f3F3504F3;
shl.b32 %r5803, %r5804, 4;
and.b32 %r5802, %r5803, -16384;
ld.shared.u32 %r2968, [%r148];
ld.shared.u32 %r3164, [%r148+4096];
ld.shared.u32 %r3018, [%r148+8192];
ld.shared.u32 %r3214, [%r148+12288];
ld.shared.u32 %r2980, [%r148+16384];
ld.shared.u32 %r3176, [%r148+20480];
ld.shared.u32 %r3030, [%r148+24576];
ld.shared.u32 %r3226, [%r148+28672];
ld.shared.u32 %r2969, [%r148+32768];
ld.shared.u32 %r3165, [%r148+36864];
ld.shared.u32 %r3019, [%r148+40960];
ld.shared.u32 %r3215, [%r148+45056];
ld.shared.u32 %r2981, [%r148+49152];
ld.shared.u32 %r3177, [%r148+53248];
ld.shared.u32 %r3031, [%r148+57344];
ld.shared.u32 %r3227, [%r148+61440];

	{add.f16x2 %r2964,%r149,%r157;
}

	
	{add.f16x2 %r2967,%r2968,%r2969;
}

	
	{sub.f16x2 %r2970,%r149,%r157;
}

	
	{sub.f16x2 %r2973,%r2968,%r2969;
}

	
	{add.f16x2 %r2976,%r153,%r161;
}

	
	{add.f16x2 %r2979,%r2980,%r2981;
}

	
	{sub.f16x2 %r2982,%r153,%r161;
}

	
	{sub.f16x2 %r2985,%r2980,%r2981;
}

	
	{xor.b32 %r2988,%r2982,0x80008000;
}

	
	{add.f16x2 %r2990,%r2964,%r2976;
}

	
	{add.f16x2 %r2993,%r2967,%r2979;
}

	
	{sub.f16x2 %r2996,%r2964,%r2976;
}

	
	{sub.f16x2 %r2999,%r2967,%r2979;
}

	
	{add.f16x2 %r3002,%r2970,%r2985;
}

	
	{add.f16x2 %r3005,%r2973,%r2988;
}

	
	{sub.f16x2 %r3008,%r2970,%r2985;
}

	
	{sub.f16x2 %r3011,%r2973,%r2988;
}

	
	{add.f16x2 %r3014,%r151,%r159;
}

	
	{add.f16x2 %r3017,%r3018,%r3019;
}

	
	{sub.f16x2 %r3020,%r151,%r159;
}

	
	{sub.f16x2 %r3023,%r3018,%r3019;
}

	
	{add.f16x2 %r3026,%r155,%r163;
}

	
	{add.f16x2 %r3029,%r3030,%r3031;
}

	
	{sub.f16x2 %r3032,%r155,%r163;
}

	
	{sub.f16x2 %r3035,%r3030,%r3031;
}

	
	{xor.b32 %r3038,%r3032,0x80008000;
}

	
	{add.f16x2 %r3040,%r3014,%r3026;
}

	
	{add.f16x2 %r3043,%r3017,%r3029;
}

	
	{sub.f16x2 %r3046,%r3014,%r3026;
}

	
	{sub.f16x2 %r3049,%r3017,%r3029;
}

	
	{add.f16x2 %r3052,%r3020,%r3035;
}

	
	{add.f16x2 %r3055,%r3023,%r3038;
}

	
	{sub.f16x2 %r3058,%r3020,%r3035;
}

	
	{sub.f16x2 %r3061,%r3023,%r3038;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f608;
cvt.rn.f16.f32 high, %f608;
mov.b32 %r3064, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3065, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3068, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3069, {low,high};}


	
	{mul.f16x2 %r3078,%r3052,%r3064;
}

	
	{mul.f16x2 %r3081,%r3055,%r3065;
}

	
	{sub.f16x2 %r3084,%r3078,%r3081;
}

	
	{mul.f16x2 %r3087,%r3052,%r3065;
}

	
	{fma.rn.f16x2 %r3090,%r3055,%r3064,%r3087;
}

	
	{xor.b32 %r3094,%r3046,0x80008000;
}

	
	{mul.f16x2 %r3096,%r3058,%r3068;
}

	
	{mul.f16x2 %r3099,%r3061,%r3069;
}

	
	{sub.f16x2 %r3102,%r3096,%r3099;
}

	
	{mul.f16x2 %r3105,%r3058,%r3069;
}

	
	{fma.rn.f16x2 %r3108,%r3061,%r3068,%r3105;
}

	
	{add.f16x2 %r3112,%r2990,%r3040;
}

	
	{add.f16x2 %r3115,%r2993,%r3043;
}

	
	{sub.f16x2 %r3118,%r2990,%r3040;
}

	
	{sub.f16x2 %r3121,%r2993,%r3043;
}

	
	{add.f16x2 %r3124,%r3002,%r3084;
}

	
	{add.f16x2 %r3127,%r3005,%r3090;
}

	
	{sub.f16x2 %r3130,%r3002,%r3084;
}

	
	{sub.f16x2 %r3133,%r3005,%r3090;
}

	
	{add.f16x2 %r3136,%r2996,%r3049;
}

	
	{add.f16x2 %r3139,%r2999,%r3094;
}

	
	{sub.f16x2 %r3142,%r2996,%r3049;
}

	
	{sub.f16x2 %r3145,%r2999,%r3094;
}

	
	{add.f16x2 %r3148,%r3008,%r3102;
}

	
	{add.f16x2 %r3151,%r3011,%r3108;
}

	
	{sub.f16x2 %r3154,%r3008,%r3102;
}

	
	{sub.f16x2 %r3157,%r3011,%r3108;
}

	
	{add.f16x2 %r3160,%r150,%r158;
}

	
	{add.f16x2 %r3163,%r3164,%r3165;
}

	
	{sub.f16x2 %r3166,%r150,%r158;
}

	
	{sub.f16x2 %r3169,%r3164,%r3165;
}

	
	{add.f16x2 %r3172,%r154,%r162;
}

	
	{add.f16x2 %r3175,%r3176,%r3177;
}

	
	{sub.f16x2 %r3178,%r154,%r162;
}

	
	{sub.f16x2 %r3181,%r3176,%r3177;
}

	
	{xor.b32 %r3184,%r3178,0x80008000;
}

	
	{add.f16x2 %r3186,%r3160,%r3172;
}

	
	{add.f16x2 %r3189,%r3163,%r3175;
}

	
	{sub.f16x2 %r3192,%r3160,%r3172;
}

	
	{sub.f16x2 %r3195,%r3163,%r3175;
}

	
	{add.f16x2 %r3198,%r3166,%r3181;
}

	
	{add.f16x2 %r3201,%r3169,%r3184;
}

	
	{sub.f16x2 %r3204,%r3166,%r3181;
}

	
	{sub.f16x2 %r3207,%r3169,%r3184;
}

	
	{add.f16x2 %r3210,%r152,%r160;
}

	
	{add.f16x2 %r3213,%r3214,%r3215;
}

	
	{sub.f16x2 %r3216,%r152,%r160;
}

	
	{sub.f16x2 %r3219,%r3214,%r3215;
}

	
	{add.f16x2 %r3222,%r156,%r164;
}

	
	{add.f16x2 %r3225,%r3226,%r3227;
}

	
	{sub.f16x2 %r3228,%r156,%r164;
}

	
	{sub.f16x2 %r3231,%r3226,%r3227;
}

	
	{xor.b32 %r3234,%r3228,0x80008000;
}

	
	{add.f16x2 %r3236,%r3210,%r3222;
}

	
	{add.f16x2 %r3239,%r3213,%r3225;
}

	
	{sub.f16x2 %r3242,%r3210,%r3222;
}

	
	{sub.f16x2 %r3245,%r3213,%r3225;
}

	
	{add.f16x2 %r3248,%r3216,%r3231;
}

	
	{add.f16x2 %r3251,%r3219,%r3234;
}

	
	{sub.f16x2 %r3254,%r3216,%r3231;
}

	
	{sub.f16x2 %r3257,%r3219,%r3234;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f608;
cvt.rn.f16.f32 high, %f608;
mov.b32 %r3260, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3261, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3264, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3265, {low,high};}


	
	{mul.f16x2 %r3274,%r3248,%r3260;
}

	
	{mul.f16x2 %r3277,%r3251,%r3261;
}

	
	{sub.f16x2 %r3280,%r3274,%r3277;
}

	
	{mul.f16x2 %r3283,%r3248,%r3261;
}

	
	{fma.rn.f16x2 %r3286,%r3251,%r3260,%r3283;
}

	
	{xor.b32 %r3290,%r3242,0x80008000;
}

	
	{mul.f16x2 %r3292,%r3254,%r3264;
}

	
	{mul.f16x2 %r3295,%r3257,%r3265;
}

	
	{sub.f16x2 %r3298,%r3292,%r3295;
}

	
	{mul.f16x2 %r3301,%r3254,%r3265;
}

	
	{fma.rn.f16x2 %r3304,%r3257,%r3264,%r3301;
}

	
	{add.f16x2 %r3308,%r3186,%r3236;
}

	
	{add.f16x2 %r3311,%r3189,%r3239;
}

	
	{sub.f16x2 %r3314,%r3186,%r3236;
}

	
	{sub.f16x2 %r3317,%r3189,%r3239;
}

	
	{add.f16x2 %r3320,%r3198,%r3280;
}

	
	{add.f16x2 %r3323,%r3201,%r3286;
}

	
	{sub.f16x2 %r3326,%r3198,%r3280;
}

	
	{sub.f16x2 %r3329,%r3201,%r3286;
}

	
	{add.f16x2 %r3332,%r3192,%r3245;
}

	
	{add.f16x2 %r3335,%r3195,%r3290;
}

	
	{sub.f16x2 %r3338,%r3192,%r3245;
}

	
	{sub.f16x2 %r3341,%r3195,%r3290;
}

	
	{add.f16x2 %r3344,%r3204,%r3298;
}

	
	{add.f16x2 %r3347,%r3207,%r3304;
}

	
	{sub.f16x2 %r3350,%r3204,%r3298;
}

	
	{sub.f16x2 %r3353,%r3207,%r3304;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f610;
cvt.rn.f16.f32 high, %f610;
mov.b32 %r3356, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f611;
cvt.rn.f16.f32 high, %f611;
mov.b32 %r3357, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f608;
cvt.rn.f16.f32 high, %f608;
mov.b32 %r3358, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3359, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f612;
cvt.rn.f16.f32 high, %f612;
mov.b32 %r3360, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f613;
mov.b32 %r3361, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f611;
cvt.rn.f16.f32 high, %f611;
mov.b32 %r3364, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f613;
mov.b32 %r3365, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3366, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f609;
cvt.rn.f16.f32 high, %f609;
mov.b32 %r3367, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f613;
cvt.rn.f16.f32 high, %f613;
mov.b32 %r3368, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f611;
cvt.rn.f16.f32 high, %f611;
mov.b32 %r3369, {low,high};}


	
	{mul.f16x2 %r3386,%r3320,%r3356;
}

	
	{mul.f16x2 %r3389,%r3323,%r3357;
}

	
	{sub.f16x2 %r3392,%r3386,%r3389;
}

	
	{mul.f16x2 %r3395,%r3320,%r3357;
}

	
	{fma.rn.f16x2 %r3398,%r3323,%r3356,%r3395;
}

	
	{mul.f16x2 %r3402,%r3332,%r3358;
}

	
	{mul.f16x2 %r3405,%r3335,%r3359;
}

	
	{sub.f16x2 %r3408,%r3402,%r3405;
}

	
	{mul.f16x2 %r3411,%r3332,%r3359;
}

	
	{fma.rn.f16x2 %r3414,%r3335,%r3358,%r3411;
}

	
	{mul.f16x2 %r3418,%r3344,%r3360;
}

	
	{mul.f16x2 %r3421,%r3347,%r3361;
}

	
	{sub.f16x2 %r3424,%r3418,%r3421;
}

	
	{mul.f16x2 %r3427,%r3344,%r3361;
}

	
	{fma.rn.f16x2 %r3430,%r3347,%r3360,%r3427;
}

	
	{xor.b32 %r3434,%r3314,0x80008000;
}

	
	{mul.f16x2 %r3436,%r3326,%r3364;
}

	
	{mul.f16x2 %r3439,%r3329,%r3365;
}

	
	{sub.f16x2 %r3442,%r3436,%r3439;
}

	
	{mul.f16x2 %r3445,%r3326,%r3365;
}

	
	{fma.rn.f16x2 %r3448,%r3329,%r3364,%r3445;
}

	
	{mul.f16x2 %r3452,%r3338,%r3366;
}

	
	{mul.f16x2 %r3455,%r3341,%r3367;
}

	
	{sub.f16x2 %r3458,%r3452,%r3455;
}

	
	{mul.f16x2 %r3461,%r3338,%r3367;
}

	
	{fma.rn.f16x2 %r3464,%r3341,%r3366,%r3461;
}

	
	{mul.f16x2 %r3468,%r3350,%r3368;
}

	
	{mul.f16x2 %r3471,%r3353,%r3369;
}

	
	{sub.f16x2 %r3474,%r3468,%r3471;
}

	
	{mul.f16x2 %r3477,%r3350,%r3369;
}

	
	{fma.rn.f16x2 %r3480,%r3353,%r3368,%r3477;
}

	
	{add.f16x2 %r3484,%r3112,%r3308;
}

	
	{add.f16x2 %r3487,%r3115,%r3311;
}

	
	{sub.f16x2 %r3490,%r3112,%r3308;
}

	
	{sub.f16x2 %r3493,%r3115,%r3311;
}

	
	{add.f16x2 %r3496,%r3124,%r3392;
}

	
	{add.f16x2 %r3499,%r3127,%r3398;
}

	
	{sub.f16x2 %r3502,%r3124,%r3392;
}

	
	{sub.f16x2 %r3505,%r3127,%r3398;
}

	
	{add.f16x2 %r3508,%r3136,%r3408;
}

	
	{add.f16x2 %r3511,%r3139,%r3414;
}

	
	{sub.f16x2 %r3514,%r3136,%r3408;
}

	
	{sub.f16x2 %r3517,%r3139,%r3414;
}

	
	{add.f16x2 %r3520,%r3148,%r3424;
}

	
	{add.f16x2 %r3523,%r3151,%r3430;
}

	
	{sub.f16x2 %r3526,%r3148,%r3424;
}

	
	{sub.f16x2 %r3529,%r3151,%r3430;
}

	
	{add.f16x2 %r3532,%r3118,%r3317;
}

	
	{add.f16x2 %r3535,%r3121,%r3434;
}

	
	{sub.f16x2 %r3538,%r3118,%r3317;
}

	
	{sub.f16x2 %r3541,%r3121,%r3434;
}

	
	{add.f16x2 %r3544,%r3130,%r3442;
}

	
	{add.f16x2 %r3547,%r3133,%r3448;
}

	
	{sub.f16x2 %r3550,%r3130,%r3442;
}

	
	{sub.f16x2 %r3553,%r3133,%r3448;
}

	
	{add.f16x2 %r3556,%r3142,%r3458;
}

	
	{add.f16x2 %r3559,%r3145,%r3464;
}

	
	{sub.f16x2 %r3562,%r3142,%r3458;
}

	
	{sub.f16x2 %r3565,%r3145,%r3464;
}

	
	{add.f16x2 %r3568,%r3154,%r3474;
}

	
	{add.f16x2 %r3571,%r3157,%r3480;
}

	
	{sub.f16x2 %r3574,%r3154,%r3474;
}

	
	{sub.f16x2 %r3577,%r3157,%r3480;
}

	bfe.u32 %r4138, %r5804, 8, 2;
cvt.rn.f32.u32	%f458, %r4138;
mul.f32 %f459, %f458, 0f3DC90FDB;
cos.approx.f32 %f424, %f459;
sin.approx.f32 %f460, %f459;
neg.f32 %f425, %f460;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f424;
cvt.rn.f16.f32 high, %f425;
mov.b32 %r3580, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3583, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3585, {high,high};}


	
	{mul.f16x2 %r3587,%r3499,%r3585;
}

	
	{xor.b32 %r3590,%r3587,0x80008000;
}

	
	{fma.rn.f16x2 %r3592,%r3496,%r3583,%r3590;
}

	
	{mul.f16x2 %r3596,%r3496,%r3585;
}

	
	{fma.rn.f16x2 %r3599,%r3499,%r3583,%r3596;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3603, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3605, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3607, {low,high};}


	
	{mul.f16x2 %r3608,%r3605,%r3607;
}

	
	{mul.f16x2 %r3611,%r3580,%r3603;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3614, {high,low};}


	
	{fma.rn.f16x2 %r3616,%r3608,%r3614,%r3611;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3616;
mov.b32 %r3620, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3616;
mov.b32 %r3622, {high,high};}


	
	{mul.f16x2 %r3624,%r3511,%r3622;
}

	
	{xor.b32 %r3627,%r3624,0x80008000;
}

	
	{fma.rn.f16x2 %r3629,%r3508,%r3620,%r3627;
}

	
	{mul.f16x2 %r3633,%r3508,%r3622;
}

	
	{fma.rn.f16x2 %r3636,%r3511,%r3620,%r3633;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3640, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3642, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3644, {low,high};}


	
	{mul.f16x2 %r3645,%r3642,%r3644;
}

	
	{mul.f16x2 %r3648,%r3616,%r3640;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3616;
mov.b32 %r3651, {high,low};}


	
	{fma.rn.f16x2 %r3653,%r3645,%r3651,%r3648;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3653;
mov.b32 %r3657, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3653;
mov.b32 %r3659, {high,high};}


	
	{mul.f16x2 %r3661,%r3523,%r3659;
}

	
	{xor.b32 %r3664,%r3661,0x80008000;
}

	
	{fma.rn.f16x2 %r3666,%r3520,%r3657,%r3664;
}

	
	{mul.f16x2 %r3670,%r3520,%r3659;
}

	
	{fma.rn.f16x2 %r3673,%r3523,%r3657,%r3670;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3677, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3679, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3681, {low,high};}


	
	{mul.f16x2 %r3682,%r3679,%r3681;
}

	
	{mul.f16x2 %r3685,%r3653,%r3677;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3653;
mov.b32 %r3688, {high,low};}


	
	{fma.rn.f16x2 %r3690,%r3682,%r3688,%r3685;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3690;
mov.b32 %r3694, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3690;
mov.b32 %r3696, {high,high};}


	
	{mul.f16x2 %r3698,%r3535,%r3696;
}

	
	{xor.b32 %r3701,%r3698,0x80008000;
}

	
	{fma.rn.f16x2 %r3703,%r3532,%r3694,%r3701;
}

	
	{mul.f16x2 %r3707,%r3532,%r3696;
}

	
	{fma.rn.f16x2 %r3710,%r3535,%r3694,%r3707;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3714, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3716, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3718, {low,high};}


	
	{mul.f16x2 %r3719,%r3716,%r3718;
}

	
	{mul.f16x2 %r3722,%r3690,%r3714;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3690;
mov.b32 %r3725, {high,low};}


	
	{fma.rn.f16x2 %r3727,%r3719,%r3725,%r3722;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3727;
mov.b32 %r3731, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3727;
mov.b32 %r3733, {high,high};}


	
	{mul.f16x2 %r3735,%r3547,%r3733;
}

	
	{xor.b32 %r3738,%r3735,0x80008000;
}

	
	{fma.rn.f16x2 %r3740,%r3544,%r3731,%r3738;
}

	
	{mul.f16x2 %r3744,%r3544,%r3733;
}

	
	{fma.rn.f16x2 %r3747,%r3547,%r3731,%r3744;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3751, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3753, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3755, {low,high};}


	
	{mul.f16x2 %r3756,%r3753,%r3755;
}

	
	{mul.f16x2 %r3759,%r3727,%r3751;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3727;
mov.b32 %r3762, {high,low};}


	
	{fma.rn.f16x2 %r3764,%r3756,%r3762,%r3759;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3764;
mov.b32 %r3768, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3764;
mov.b32 %r3770, {high,high};}


	
	{mul.f16x2 %r3772,%r3559,%r3770;
}

	
	{xor.b32 %r3775,%r3772,0x80008000;
}

	
	{fma.rn.f16x2 %r3777,%r3556,%r3768,%r3775;
}

	
	{mul.f16x2 %r3781,%r3556,%r3770;
}

	
	{fma.rn.f16x2 %r3784,%r3559,%r3768,%r3781;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3788, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3790, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3792, {low,high};}


	
	{mul.f16x2 %r3793,%r3790,%r3792;
}

	
	{mul.f16x2 %r3796,%r3764,%r3788;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3764;
mov.b32 %r3799, {high,low};}


	
	{fma.rn.f16x2 %r3801,%r3793,%r3799,%r3796;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3801;
mov.b32 %r3805, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3801;
mov.b32 %r3807, {high,high};}


	
	{mul.f16x2 %r3809,%r3571,%r3807;
}

	
	{xor.b32 %r3812,%r3809,0x80008000;
}

	
	{fma.rn.f16x2 %r3814,%r3568,%r3805,%r3812;
}

	
	{mul.f16x2 %r3818,%r3568,%r3807;
}

	
	{fma.rn.f16x2 %r3821,%r3571,%r3805,%r3818;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3825, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3827, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3829, {low,high};}


	
	{mul.f16x2 %r3830,%r3827,%r3829;
}

	
	{mul.f16x2 %r3833,%r3801,%r3825;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3801;
mov.b32 %r3836, {high,low};}


	
	{fma.rn.f16x2 %r3838,%r3830,%r3836,%r3833;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3838;
mov.b32 %r3842, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3838;
mov.b32 %r3844, {high,high};}


	
	{mul.f16x2 %r3846,%r3493,%r3844;
}

	
	{xor.b32 %r3849,%r3846,0x80008000;
}

	
	{fma.rn.f16x2 %r3851,%r3490,%r3842,%r3849;
}

	
	{mul.f16x2 %r3855,%r3490,%r3844;
}

	
	{fma.rn.f16x2 %r3858,%r3493,%r3842,%r3855;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3862, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3864, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3866, {low,high};}


	
	{mul.f16x2 %r3867,%r3864,%r3866;
}

	
	{mul.f16x2 %r3870,%r3838,%r3862;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3838;
mov.b32 %r3873, {high,low};}


	
	{fma.rn.f16x2 %r3875,%r3867,%r3873,%r3870;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3875;
mov.b32 %r3879, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3875;
mov.b32 %r3881, {high,high};}


	
	{mul.f16x2 %r3883,%r3505,%r3881;
}

	
	{xor.b32 %r3886,%r3883,0x80008000;
}

	
	{fma.rn.f16x2 %r3888,%r3502,%r3879,%r3886;
}

	
	{mul.f16x2 %r3892,%r3502,%r3881;
}

	
	{fma.rn.f16x2 %r3895,%r3505,%r3879,%r3892;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3899, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3901, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3903, {low,high};}


	
	{mul.f16x2 %r3904,%r3901,%r3903;
}

	
	{mul.f16x2 %r3907,%r3875,%r3899;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3875;
mov.b32 %r3910, {high,low};}


	
	{fma.rn.f16x2 %r3912,%r3904,%r3910,%r3907;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3912;
mov.b32 %r3916, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3912;
mov.b32 %r3918, {high,high};}


	
	{mul.f16x2 %r3920,%r3517,%r3918;
}

	
	{xor.b32 %r3923,%r3920,0x80008000;
}

	
	{fma.rn.f16x2 %r3925,%r3514,%r3916,%r3923;
}

	
	{mul.f16x2 %r3929,%r3514,%r3918;
}

	
	{fma.rn.f16x2 %r3932,%r3517,%r3916,%r3929;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3936, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3938, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3940, {low,high};}


	
	{mul.f16x2 %r3941,%r3938,%r3940;
}

	
	{mul.f16x2 %r3944,%r3912,%r3936;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3912;
mov.b32 %r3947, {high,low};}


	
	{fma.rn.f16x2 %r3949,%r3941,%r3947,%r3944;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3949;
mov.b32 %r3953, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3949;
mov.b32 %r3955, {high,high};}


	
	{mul.f16x2 %r3957,%r3529,%r3955;
}

	
	{xor.b32 %r3960,%r3957,0x80008000;
}

	
	{fma.rn.f16x2 %r3962,%r3526,%r3953,%r3960;
}

	
	{mul.f16x2 %r3966,%r3526,%r3955;
}

	
	{fma.rn.f16x2 %r3969,%r3529,%r3953,%r3966;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3973, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r3975, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r3977, {low,high};}


	
	{mul.f16x2 %r3978,%r3975,%r3977;
}

	
	{mul.f16x2 %r3981,%r3949,%r3973;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3949;
mov.b32 %r3984, {high,low};}


	
	{fma.rn.f16x2 %r3986,%r3978,%r3984,%r3981;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3986;
mov.b32 %r3990, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3986;
mov.b32 %r3992, {high,high};}


	
	{mul.f16x2 %r3994,%r3541,%r3992;
}

	
	{xor.b32 %r3997,%r3994,0x80008000;
}

	
	{fma.rn.f16x2 %r3999,%r3538,%r3990,%r3997;
}

	
	{mul.f16x2 %r4003,%r3538,%r3992;
}

	
	{fma.rn.f16x2 %r4006,%r3541,%r3990,%r4003;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r4010, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r4012, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r4014, {low,high};}


	
	{mul.f16x2 %r4015,%r4012,%r4014;
}

	
	{mul.f16x2 %r4018,%r3986,%r4010;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3986;
mov.b32 %r4021, {high,low};}


	
	{fma.rn.f16x2 %r4023,%r4015,%r4021,%r4018;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4023;
mov.b32 %r4027, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4023;
mov.b32 %r4029, {high,high};}


	
	{mul.f16x2 %r4031,%r3553,%r4029;
}

	
	{xor.b32 %r4034,%r4031,0x80008000;
}

	
	{fma.rn.f16x2 %r4036,%r3550,%r4027,%r4034;
}

	
	{mul.f16x2 %r4040,%r3550,%r4029;
}

	
	{fma.rn.f16x2 %r4043,%r3553,%r4027,%r4040;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r4047, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r4049, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r4051, {low,high};}


	
	{mul.f16x2 %r4052,%r4049,%r4051;
}

	
	{mul.f16x2 %r4055,%r4023,%r4047;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4023;
mov.b32 %r4058, {high,low};}


	
	{fma.rn.f16x2 %r4060,%r4052,%r4058,%r4055;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4060;
mov.b32 %r4064, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4060;
mov.b32 %r4066, {high,high};}


	
	{mul.f16x2 %r4068,%r3565,%r4066;
}

	
	{xor.b32 %r4071,%r4068,0x80008000;
}

	
	{fma.rn.f16x2 %r4073,%r3562,%r4064,%r4071;
}

	
	{mul.f16x2 %r4077,%r3562,%r4066;
}

	
	{fma.rn.f16x2 %r4080,%r3565,%r4064,%r4077;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r4084, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3580;
mov.b32 %r4086, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f614;
cvt.rn.f16.f32 high, %f615;
mov.b32 %r4088, {low,high};}


	
	{mul.f16x2 %r4089,%r4086,%r4088;
}

	
	{mul.f16x2 %r4092,%r4060,%r4084;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4060;
mov.b32 %r4095, {high,low};}


	
	{fma.rn.f16x2 %r4097,%r4089,%r4095,%r4092;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4097;
mov.b32 %r4101, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4097;
mov.b32 %r4103, {high,high};}


	
	{mul.f16x2 %r4105,%r3577,%r4103;
}

	
	{xor.b32 %r4108,%r4105,0x80008000;
}

	
	{fma.rn.f16x2 %r4110,%r3574,%r4101,%r4108;
}

	
	{mul.f16x2 %r4114,%r3574,%r4103;
}

	
	{fma.rn.f16x2 %r4117,%r3577,%r4101,%r4114;
}

	and.b32 %r4139, %r5804, 255;
add.s32 %r198, %r5802, %r4139;
barrier.sync 0;
mov.u32 %r5871, %tid.y;
and.b32 %r5870, %r5871, 768;
mov.u32 %r5805, smem_full;
shl.b32 %r4140, %r5870, 4;
add.s32 %r4141, %r4140, %r198;
shl.b32 %r4142, %r4141, 2;
add.s32 %r199, %r5805, %r4142;
st.shared.u32 [%r199], %r3484;
st.shared.u32 [%r199+1024], %r3592;
st.shared.u32 [%r199+2048], %r3629;
st.shared.u32 [%r199+3072], %r3666;
st.shared.u32 [%r199+4096], %r3703;
st.shared.u32 [%r199+5120], %r3740;
st.shared.u32 [%r199+6144], %r3777;
st.shared.u32 [%r199+7168], %r3814;
st.shared.u32 [%r199+8192], %r3851;
st.shared.u32 [%r199+9216], %r3888;
st.shared.u32 [%r199+10240], %r3925;
st.shared.u32 [%r199+11264], %r3962;
st.shared.u32 [%r199+12288], %r3999;
st.shared.u32 [%r199+13312], %r4036;
st.shared.u32 [%r199+14336], %r4073;
st.shared.u32 [%r199+15360], %r4110;
barrier.sync 0;
mov.u32 %r5873, %tid.y;
and.b32 %r5872, %r5873, 768;
mov.u32 %r5806, smem_full;
add.s32 %r4144, %r5872, %r198;
shl.b32 %r4145, %r4144, 2;
add.s32 %r200, %r5806, %r4145;
ld.shared.u32 %r201, [%r200];
ld.shared.u32 %r202, [%r200+4096];
ld.shared.u32 %r203, [%r200+8192];
ld.shared.u32 %r204, [%r200+12288];
ld.shared.u32 %r205, [%r200+16384];
ld.shared.u32 %r206, [%r200+20480];
ld.shared.u32 %r207, [%r200+24576];
ld.shared.u32 %r208, [%r200+28672];
ld.shared.u32 %r209, [%r200+32768];
ld.shared.u32 %r210, [%r200+36864];
ld.shared.u32 %r211, [%r200+40960];
ld.shared.u32 %r212, [%r200+45056];
ld.shared.u32 %r213, [%r200+49152];
ld.shared.u32 %r214, [%r200+53248];
ld.shared.u32 %r215, [%r200+57344];
ld.shared.u32 %r216, [%r200+61440];
barrier.sync 0;
st.shared.u32 [%r199], %r3487;
st.shared.u32 [%r199+1024], %r3599;
st.shared.u32 [%r199+2048], %r3636;
st.shared.u32 [%r199+3072], %r3673;
st.shared.u32 [%r199+4096], %r3710;
st.shared.u32 [%r199+5120], %r3747;
st.shared.u32 [%r199+6144], %r3784;
st.shared.u32 [%r199+7168], %r3821;
st.shared.u32 [%r199+8192], %r3858;
st.shared.u32 [%r199+9216], %r3895;
st.shared.u32 [%r199+10240], %r3932;
st.shared.u32 [%r199+11264], %r3969;
st.shared.u32 [%r199+12288], %r4006;
st.shared.u32 [%r199+13312], %r4043;
st.shared.u32 [%r199+14336], %r4080;
st.shared.u32 [%r199+15360], %r4117;
barrier.sync 0;
ld.param.u32 %r5807, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+92];
ld.shared.u32 %r4151, [%r200];
ld.shared.u32 %r4201, [%r200+4096];
ld.shared.u32 %r4251, [%r200+8192];
ld.shared.u32 %r4301, [%r200+12288];
ld.shared.u32 %r4163, [%r200+16384];
ld.shared.u32 %r4213, [%r200+20480];
ld.shared.u32 %r4263, [%r200+24576];
ld.shared.u32 %r4313, [%r200+28672];
ld.shared.u32 %r4152, [%r200+32768];
ld.shared.u32 %r4202, [%r200+36864];
ld.shared.u32 %r4252, [%r200+40960];
ld.shared.u32 %r4302, [%r200+45056];
ld.shared.u32 %r4164, [%r200+49152];
ld.shared.u32 %r4214, [%r200+53248];
ld.shared.u32 %r4264, [%r200+57344];
ld.shared.u32 %r4314, [%r200+61440];

	{add.f16x2 %r4147,%r201,%r209;
}

	
	{add.f16x2 %r4150,%r4151,%r4152;
}

	
	{sub.f16x2 %r4153,%r201,%r209;
}

	
	{sub.f16x2 %r4156,%r4151,%r4152;
}

	
	{add.f16x2 %r4159,%r205,%r213;
}

	
	{add.f16x2 %r4162,%r4163,%r4164;
}

	
	{sub.f16x2 %r4165,%r205,%r213;
}

	
	{sub.f16x2 %r4168,%r4163,%r4164;
}

	
	{xor.b32 %r4171,%r4165,0x80008000;
}

	
	{add.f16x2 %r5923,%r4147,%r4159;
}

	
	{add.f16x2 %r5922,%r4150,%r4162;
}

	
	{sub.f16x2 %r5907,%r4147,%r4159;
}

	
	{sub.f16x2 %r5906,%r4150,%r4162;
}

	
	{add.f16x2 %r5915,%r4153,%r4168;
}

	
	{add.f16x2 %r5914,%r4156,%r4171;
}

	
	{sub.f16x2 %r5899,%r4153,%r4168;
}

	
	{sub.f16x2 %r5898,%r4156,%r4171;
}

	
	{add.f16x2 %r4197,%r202,%r210;
}

	
	{add.f16x2 %r4200,%r4201,%r4202;
}

	
	{sub.f16x2 %r4203,%r202,%r210;
}

	
	{sub.f16x2 %r4206,%r4201,%r4202;
}

	
	{add.f16x2 %r4209,%r206,%r214;
}

	
	{add.f16x2 %r4212,%r4213,%r4214;
}

	
	{sub.f16x2 %r4215,%r206,%r214;
}

	
	{sub.f16x2 %r4218,%r4213,%r4214;
}

	
	{xor.b32 %r4221,%r4215,0x80008000;
}

	
	{add.f16x2 %r5921,%r4197,%r4209;
}

	
	{add.f16x2 %r5920,%r4200,%r4212;
}

	
	{sub.f16x2 %r5905,%r4197,%r4209;
}

	
	{sub.f16x2 %r5904,%r4200,%r4212;
}

	
	{add.f16x2 %r5913,%r4203,%r4218;
}

	
	{add.f16x2 %r5912,%r4206,%r4221;
}

	
	{sub.f16x2 %r5897,%r4203,%r4218;
}

	
	{sub.f16x2 %r5896,%r4206,%r4221;
}

	
	{add.f16x2 %r4247,%r203,%r211;
}

	
	{add.f16x2 %r4250,%r4251,%r4252;
}

	
	{sub.f16x2 %r4253,%r203,%r211;
}

	
	{sub.f16x2 %r4256,%r4251,%r4252;
}

	
	{add.f16x2 %r4259,%r207,%r215;
}

	
	{add.f16x2 %r4262,%r4263,%r4264;
}

	
	{sub.f16x2 %r4265,%r207,%r215;
}

	
	{sub.f16x2 %r4268,%r4263,%r4264;
}

	
	{xor.b32 %r4271,%r4265,0x80008000;
}

	
	{add.f16x2 %r5919,%r4247,%r4259;
}

	
	{add.f16x2 %r5918,%r4250,%r4262;
}

	
	{sub.f16x2 %r5903,%r4247,%r4259;
}

	
	{sub.f16x2 %r5902,%r4250,%r4262;
}

	
	{add.f16x2 %r5911,%r4253,%r4268;
}

	
	{add.f16x2 %r5910,%r4256,%r4271;
}

	
	{sub.f16x2 %r5895,%r4253,%r4268;
}

	
	{sub.f16x2 %r5894,%r4256,%r4271;
}

	
	{add.f16x2 %r4297,%r204,%r212;
}

	
	{add.f16x2 %r4300,%r4301,%r4302;
}

	
	{sub.f16x2 %r4303,%r204,%r212;
}

	
	{sub.f16x2 %r4306,%r4301,%r4302;
}

	
	{add.f16x2 %r4309,%r208,%r216;
}

	
	{add.f16x2 %r4312,%r4313,%r4314;
}

	
	{sub.f16x2 %r4315,%r208,%r216;
}

	
	{sub.f16x2 %r4318,%r4313,%r4314;
}

	
	{xor.b32 %r4321,%r4315,0x80008000;
}

	
	{add.f16x2 %r5917,%r4297,%r4309;
}

	
	{add.f16x2 %r5916,%r4300,%r4312;
}

	
	{sub.f16x2 %r5901,%r4297,%r4309;
}

	
	{sub.f16x2 %r5900,%r4300,%r4312;
}

	
	{add.f16x2 %r5909,%r4303,%r4318;
}

	
	{add.f16x2 %r5908,%r4306,%r4321;
}

	
	{sub.f16x2 %r5893,%r4303,%r4318;
}

	
	{sub.f16x2 %r5892,%r4306,%r4321;
}

	setp.eq.s32	%p8, %r5807, 0;
@%p8 bra BB0_10;

mov.u32 %r5813, %ctaid.x;
shl.b32 %r5812, %r5813, 1;
ld.param.u32 %r5811, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+96];
ld.param.u32 %r5810, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+92];
mov.f32 %f617, 0f3F800000;
mov.f32 %f616, 0fBF800000;
mov.u32 %r5809, %tid.y;
add.s32 %r5808, %r5812, 1;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5923;
mov.b32 {blow,bhigh}, %r5922;
mov.b32 %r4347, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5923;
mov.b32 {blow,bhigh}, %r5922;
mov.b32 %r4350, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5921;
mov.b32 {blow,bhigh}, %r5920;
mov.b32 %r4353, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5921;
mov.b32 {blow,bhigh}, %r5920;
mov.b32 %r4356, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5919;
mov.b32 {blow,bhigh}, %r5918;
mov.b32 %r4359, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5919;
mov.b32 {blow,bhigh}, %r5918;
mov.b32 %r4362, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5917;
mov.b32 {blow,bhigh}, %r5916;
mov.b32 %r4365, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5917;
mov.b32 {blow,bhigh}, %r5916;
mov.b32 %r4368, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5915;
mov.b32 {blow,bhigh}, %r5914;
mov.b32 %r4371, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5915;
mov.b32 {blow,bhigh}, %r5914;
mov.b32 %r4374, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5913;
mov.b32 {blow,bhigh}, %r5912;
mov.b32 %r4377, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5913;
mov.b32 {blow,bhigh}, %r5912;
mov.b32 %r4380, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5911;
mov.b32 {blow,bhigh}, %r5910;
mov.b32 %r4383, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5911;
mov.b32 {blow,bhigh}, %r5910;
mov.b32 %r4386, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5909;
mov.b32 {blow,bhigh}, %r5908;
mov.b32 %r4389, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5909;
mov.b32 {blow,bhigh}, %r5908;
mov.b32 %r4392, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5907;
mov.b32 {blow,bhigh}, %r5906;
mov.b32 %r4395, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5907;
mov.b32 {blow,bhigh}, %r5906;
mov.b32 %r4398, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5905;
mov.b32 {blow,bhigh}, %r5904;
mov.b32 %r4401, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5905;
mov.b32 {blow,bhigh}, %r5904;
mov.b32 %r4404, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5903;
mov.b32 {blow,bhigh}, %r5902;
mov.b32 %r4407, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5903;
mov.b32 {blow,bhigh}, %r5902;
mov.b32 %r4410, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5901;
mov.b32 {blow,bhigh}, %r5900;
mov.b32 %r4413, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5901;
mov.b32 {blow,bhigh}, %r5900;
mov.b32 %r4416, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5899;
mov.b32 {blow,bhigh}, %r5898;
mov.b32 %r4419, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5899;
mov.b32 {blow,bhigh}, %r5898;
mov.b32 %r4422, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5897;
mov.b32 {blow,bhigh}, %r5896;
mov.b32 %r4425, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5897;
mov.b32 {blow,bhigh}, %r5896;
mov.b32 %r4428, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5895;
mov.b32 {blow,bhigh}, %r5894;
mov.b32 %r4431, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5895;
mov.b32 {blow,bhigh}, %r5894;
mov.b32 %r4434, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5893;
mov.b32 {blow,bhigh}, %r5892;
mov.b32 %r4437, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5893;
mov.b32 {blow,bhigh}, %r5892;
mov.b32 %r4440, {ahigh,bhigh};}


	shr.u32 %r5631, %r5810, 14;
div.u32 %r5632, %r5812, %r5811;
rem.u32 %r5633, %r5632, %r5631;
div.u32 %r5635, %r5808, %r5811;
rem.u32 %r5636, %r5635, %r5631;
shl.b32 %r5637, %r5633, 10;
cvt.rn.f32.u32	%f597, %r5637;
cvt.rn.f32.u32	%f598, %r5810;
mov.f32 %f599, 0fC0C90FDB;
div.rn.f32 %f600, %f599, %f598;
mul.f32 %f601, %f597, %f600;
cos.approx.f32 %f461, %f601;
sin.approx.f32 %f462, %f601;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f461;
cvt.rn.f16.f32 high, %f462;
mov.b32 %r4443, {low,high};}


	mul.lo.s32 %r5638, %r5633, %r5809;
cvt.rn.f32.u32	%f602, %r5638;
mul.f32 %f603, %f602, %f600;
cos.approx.f32 %f463, %f603;
sin.approx.f32 %f464, %f603;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f463;
cvt.rn.f16.f32 high, %f464;
mov.b32 %r4444, {low,high};}


	shl.b32 %r5639, %r5636, 10;
cvt.rn.f32.u32	%f604, %r5639;
mul.f32 %f605, %f600, %f604;
cos.approx.f32 %f465, %f605;
sin.approx.f32 %f466, %f605;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f465;
cvt.rn.f16.f32 high, %f466;
mov.b32 %r4445, {low,high};}


	mul.lo.s32 %r5640, %r5636, %r5809;
cvt.rn.f32.u32	%f606, %r5640;
mul.f32 %f607, %f600, %f606;
cos.approx.f32 %f467, %f607;
sin.approx.f32 %f468, %f607;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f467;
cvt.rn.f16.f32 high, %f468;
mov.b32 %r4446, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4444;
mov.b32 %r4447, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4444;
mov.b32 %r4449, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4451, {low,high};}


	
	{mul.f16x2 %r4452,%r4449,%r4451;
}

	
	{mul.f16x2 %r4455,%r4347,%r4447;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4347;
mov.b32 %r4458, {high,low};}


	
	{fma.rn.f16x2 %r4460,%r4452,%r4458,%r4455;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4446;
mov.b32 %r4464, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4446;
mov.b32 %r4466, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4468, {low,high};}


	
	{mul.f16x2 %r4469,%r4466,%r4468;
}

	
	{mul.f16x2 %r4472,%r4350,%r4464;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4350;
mov.b32 %r4475, {high,low};}


	
	{fma.rn.f16x2 %r4477,%r4469,%r4475,%r4472;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4481, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4483, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4485, {low,high};}


	
	{mul.f16x2 %r4486,%r4483,%r4485;
}

	
	{mul.f16x2 %r4489,%r4444,%r4481;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4444;
mov.b32 %r4492, {high,low};}


	
	{fma.rn.f16x2 %r4494,%r4486,%r4492,%r4489;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4498, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4500, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4502, {low,high};}


	
	{mul.f16x2 %r4503,%r4500,%r4502;
}

	
	{mul.f16x2 %r4506,%r4446,%r4498;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4446;
mov.b32 %r4509, {high,low};}


	
	{fma.rn.f16x2 %r4511,%r4503,%r4509,%r4506;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4494;
mov.b32 %r4515, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4494;
mov.b32 %r4517, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4519, {low,high};}


	
	{mul.f16x2 %r4520,%r4517,%r4519;
}

	
	{mul.f16x2 %r4523,%r4353,%r4515;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4353;
mov.b32 %r4526, {high,low};}


	
	{fma.rn.f16x2 %r4528,%r4520,%r4526,%r4523;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4511;
mov.b32 %r4532, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4511;
mov.b32 %r4534, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4536, {low,high};}


	
	{mul.f16x2 %r4537,%r4534,%r4536;
}

	
	{mul.f16x2 %r4540,%r4356,%r4532;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4356;
mov.b32 %r4543, {high,low};}


	
	{fma.rn.f16x2 %r4545,%r4537,%r4543,%r4540;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4549, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4551, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4553, {low,high};}


	
	{mul.f16x2 %r4554,%r4551,%r4553;
}

	
	{mul.f16x2 %r4557,%r4494,%r4549;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4494;
mov.b32 %r4560, {high,low};}


	
	{fma.rn.f16x2 %r4562,%r4554,%r4560,%r4557;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4566, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4568, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4570, {low,high};}


	
	{mul.f16x2 %r4571,%r4568,%r4570;
}

	
	{mul.f16x2 %r4574,%r4511,%r4566;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4511;
mov.b32 %r4577, {high,low};}


	
	{fma.rn.f16x2 %r4579,%r4571,%r4577,%r4574;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4562;
mov.b32 %r4583, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4562;
mov.b32 %r4585, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4587, {low,high};}


	
	{mul.f16x2 %r4588,%r4585,%r4587;
}

	
	{mul.f16x2 %r4591,%r4359,%r4583;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4359;
mov.b32 %r4594, {high,low};}


	
	{fma.rn.f16x2 %r4596,%r4588,%r4594,%r4591;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4579;
mov.b32 %r4600, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4579;
mov.b32 %r4602, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4604, {low,high};}


	
	{mul.f16x2 %r4605,%r4602,%r4604;
}

	
	{mul.f16x2 %r4608,%r4362,%r4600;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4362;
mov.b32 %r4611, {high,low};}


	
	{fma.rn.f16x2 %r4613,%r4605,%r4611,%r4608;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4617, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4619, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4621, {low,high};}


	
	{mul.f16x2 %r4622,%r4619,%r4621;
}

	
	{mul.f16x2 %r4625,%r4562,%r4617;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4562;
mov.b32 %r4628, {high,low};}


	
	{fma.rn.f16x2 %r4630,%r4622,%r4628,%r4625;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4634, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4636, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4638, {low,high};}


	
	{mul.f16x2 %r4639,%r4636,%r4638;
}

	
	{mul.f16x2 %r4642,%r4579,%r4634;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4579;
mov.b32 %r4645, {high,low};}


	
	{fma.rn.f16x2 %r4647,%r4639,%r4645,%r4642;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4630;
mov.b32 %r4651, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4630;
mov.b32 %r4653, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4655, {low,high};}


	
	{mul.f16x2 %r4656,%r4653,%r4655;
}

	
	{mul.f16x2 %r4659,%r4365,%r4651;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4365;
mov.b32 %r4662, {high,low};}


	
	{fma.rn.f16x2 %r4664,%r4656,%r4662,%r4659;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4647;
mov.b32 %r4668, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4647;
mov.b32 %r4670, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4672, {low,high};}


	
	{mul.f16x2 %r4673,%r4670,%r4672;
}

	
	{mul.f16x2 %r4676,%r4368,%r4668;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4368;
mov.b32 %r4679, {high,low};}


	
	{fma.rn.f16x2 %r4681,%r4673,%r4679,%r4676;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4685, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4687, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4689, {low,high};}


	
	{mul.f16x2 %r4690,%r4687,%r4689;
}

	
	{mul.f16x2 %r4693,%r4630,%r4685;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4630;
mov.b32 %r4696, {high,low};}


	
	{fma.rn.f16x2 %r4698,%r4690,%r4696,%r4693;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4702, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4704, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4706, {low,high};}


	
	{mul.f16x2 %r4707,%r4704,%r4706;
}

	
	{mul.f16x2 %r4710,%r4647,%r4702;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4647;
mov.b32 %r4713, {high,low};}


	
	{fma.rn.f16x2 %r4715,%r4707,%r4713,%r4710;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4698;
mov.b32 %r4719, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4698;
mov.b32 %r4721, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4723, {low,high};}


	
	{mul.f16x2 %r4724,%r4721,%r4723;
}

	
	{mul.f16x2 %r4727,%r4371,%r4719;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4371;
mov.b32 %r4730, {high,low};}


	
	{fma.rn.f16x2 %r4732,%r4724,%r4730,%r4727;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4715;
mov.b32 %r4736, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4715;
mov.b32 %r4738, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4740, {low,high};}


	
	{mul.f16x2 %r4741,%r4738,%r4740;
}

	
	{mul.f16x2 %r4744,%r4374,%r4736;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4374;
mov.b32 %r4747, {high,low};}


	
	{fma.rn.f16x2 %r4749,%r4741,%r4747,%r4744;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4753, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4755, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4757, {low,high};}


	
	{mul.f16x2 %r4758,%r4755,%r4757;
}

	
	{mul.f16x2 %r4761,%r4698,%r4753;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4698;
mov.b32 %r4764, {high,low};}


	
	{fma.rn.f16x2 %r4766,%r4758,%r4764,%r4761;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4770, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4772, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4774, {low,high};}


	
	{mul.f16x2 %r4775,%r4772,%r4774;
}

	
	{mul.f16x2 %r4778,%r4715,%r4770;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4715;
mov.b32 %r4781, {high,low};}


	
	{fma.rn.f16x2 %r4783,%r4775,%r4781,%r4778;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4766;
mov.b32 %r4787, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4766;
mov.b32 %r4789, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4791, {low,high};}


	
	{mul.f16x2 %r4792,%r4789,%r4791;
}

	
	{mul.f16x2 %r4795,%r4377,%r4787;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4377;
mov.b32 %r4798, {high,low};}


	
	{fma.rn.f16x2 %r4800,%r4792,%r4798,%r4795;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4783;
mov.b32 %r4804, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4783;
mov.b32 %r4806, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4808, {low,high};}


	
	{mul.f16x2 %r4809,%r4806,%r4808;
}

	
	{mul.f16x2 %r4812,%r4380,%r4804;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4380;
mov.b32 %r4815, {high,low};}


	
	{fma.rn.f16x2 %r4817,%r4809,%r4815,%r4812;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4821, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4823, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4825, {low,high};}


	
	{mul.f16x2 %r4826,%r4823,%r4825;
}

	
	{mul.f16x2 %r4829,%r4766,%r4821;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4766;
mov.b32 %r4832, {high,low};}


	
	{fma.rn.f16x2 %r4834,%r4826,%r4832,%r4829;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4838, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4840, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4842, {low,high};}


	
	{mul.f16x2 %r4843,%r4840,%r4842;
}

	
	{mul.f16x2 %r4846,%r4783,%r4838;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4783;
mov.b32 %r4849, {high,low};}


	
	{fma.rn.f16x2 %r4851,%r4843,%r4849,%r4846;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4834;
mov.b32 %r4855, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4834;
mov.b32 %r4857, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4859, {low,high};}


	
	{mul.f16x2 %r4860,%r4857,%r4859;
}

	
	{mul.f16x2 %r4863,%r4383,%r4855;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4383;
mov.b32 %r4866, {high,low};}


	
	{fma.rn.f16x2 %r4868,%r4860,%r4866,%r4863;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4851;
mov.b32 %r4872, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4851;
mov.b32 %r4874, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4876, {low,high};}


	
	{mul.f16x2 %r4877,%r4874,%r4876;
}

	
	{mul.f16x2 %r4880,%r4386,%r4872;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4386;
mov.b32 %r4883, {high,low};}


	
	{fma.rn.f16x2 %r4885,%r4877,%r4883,%r4880;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4889, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4891, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4893, {low,high};}


	
	{mul.f16x2 %r4894,%r4891,%r4893;
}

	
	{mul.f16x2 %r4897,%r4834,%r4889;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4834;
mov.b32 %r4900, {high,low};}


	
	{fma.rn.f16x2 %r4902,%r4894,%r4900,%r4897;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4906, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4908, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4910, {low,high};}


	
	{mul.f16x2 %r4911,%r4908,%r4910;
}

	
	{mul.f16x2 %r4914,%r4851,%r4906;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4851;
mov.b32 %r4917, {high,low};}


	
	{fma.rn.f16x2 %r4919,%r4911,%r4917,%r4914;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4902;
mov.b32 %r4923, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4902;
mov.b32 %r4925, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4927, {low,high};}


	
	{mul.f16x2 %r4928,%r4925,%r4927;
}

	
	{mul.f16x2 %r4931,%r4389,%r4923;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4389;
mov.b32 %r4934, {high,low};}


	
	{fma.rn.f16x2 %r4936,%r4928,%r4934,%r4931;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4919;
mov.b32 %r4940, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4919;
mov.b32 %r4942, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4944, {low,high};}


	
	{mul.f16x2 %r4945,%r4942,%r4944;
}

	
	{mul.f16x2 %r4948,%r4392,%r4940;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4392;
mov.b32 %r4951, {high,low};}


	
	{fma.rn.f16x2 %r4953,%r4945,%r4951,%r4948;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4957, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r4959, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4961, {low,high};}


	
	{mul.f16x2 %r4962,%r4959,%r4961;
}

	
	{mul.f16x2 %r4965,%r4902,%r4957;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4902;
mov.b32 %r4968, {high,low};}


	
	{fma.rn.f16x2 %r4970,%r4962,%r4968,%r4965;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4974, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r4976, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4978, {low,high};}


	
	{mul.f16x2 %r4979,%r4976,%r4978;
}

	
	{mul.f16x2 %r4982,%r4919,%r4974;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4919;
mov.b32 %r4985, {high,low};}


	
	{fma.rn.f16x2 %r4987,%r4979,%r4985,%r4982;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4970;
mov.b32 %r4991, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4970;
mov.b32 %r4993, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r4995, {low,high};}


	
	{mul.f16x2 %r4996,%r4993,%r4995;
}

	
	{mul.f16x2 %r4999,%r4395,%r4991;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4395;
mov.b32 %r5002, {high,low};}


	
	{fma.rn.f16x2 %r5004,%r4996,%r5002,%r4999;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4987;
mov.b32 %r5008, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4987;
mov.b32 %r5010, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5012, {low,high};}


	
	{mul.f16x2 %r5013,%r5010,%r5012;
}

	
	{mul.f16x2 %r5016,%r4398,%r5008;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4398;
mov.b32 %r5019, {high,low};}


	
	{fma.rn.f16x2 %r5021,%r5013,%r5019,%r5016;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5025, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5027, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5029, {low,high};}


	
	{mul.f16x2 %r5030,%r5027,%r5029;
}

	
	{mul.f16x2 %r5033,%r4970,%r5025;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4970;
mov.b32 %r5036, {high,low};}


	
	{fma.rn.f16x2 %r5038,%r5030,%r5036,%r5033;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5042, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5044, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5046, {low,high};}


	
	{mul.f16x2 %r5047,%r5044,%r5046;
}

	
	{mul.f16x2 %r5050,%r4987,%r5042;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4987;
mov.b32 %r5053, {high,low};}


	
	{fma.rn.f16x2 %r5055,%r5047,%r5053,%r5050;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5038;
mov.b32 %r5059, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5038;
mov.b32 %r5061, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5063, {low,high};}


	
	{mul.f16x2 %r5064,%r5061,%r5063;
}

	
	{mul.f16x2 %r5067,%r4401,%r5059;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4401;
mov.b32 %r5070, {high,low};}


	
	{fma.rn.f16x2 %r5072,%r5064,%r5070,%r5067;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5055;
mov.b32 %r5076, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5055;
mov.b32 %r5078, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5080, {low,high};}


	
	{mul.f16x2 %r5081,%r5078,%r5080;
}

	
	{mul.f16x2 %r5084,%r4404,%r5076;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4404;
mov.b32 %r5087, {high,low};}


	
	{fma.rn.f16x2 %r5089,%r5081,%r5087,%r5084;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5093, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5095, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5097, {low,high};}


	
	{mul.f16x2 %r5098,%r5095,%r5097;
}

	
	{mul.f16x2 %r5101,%r5038,%r5093;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5038;
mov.b32 %r5104, {high,low};}


	
	{fma.rn.f16x2 %r5106,%r5098,%r5104,%r5101;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5110, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5112, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5114, {low,high};}


	
	{mul.f16x2 %r5115,%r5112,%r5114;
}

	
	{mul.f16x2 %r5118,%r5055,%r5110;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5055;
mov.b32 %r5121, {high,low};}


	
	{fma.rn.f16x2 %r5123,%r5115,%r5121,%r5118;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5106;
mov.b32 %r5127, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5106;
mov.b32 %r5129, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5131, {low,high};}


	
	{mul.f16x2 %r5132,%r5129,%r5131;
}

	
	{mul.f16x2 %r5135,%r4407,%r5127;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4407;
mov.b32 %r5138, {high,low};}


	
	{fma.rn.f16x2 %r5140,%r5132,%r5138,%r5135;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5123;
mov.b32 %r5144, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5123;
mov.b32 %r5146, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5148, {low,high};}


	
	{mul.f16x2 %r5149,%r5146,%r5148;
}

	
	{mul.f16x2 %r5152,%r4410,%r5144;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4410;
mov.b32 %r5155, {high,low};}


	
	{fma.rn.f16x2 %r5157,%r5149,%r5155,%r5152;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5161, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5163, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5165, {low,high};}


	
	{mul.f16x2 %r5166,%r5163,%r5165;
}

	
	{mul.f16x2 %r5169,%r5106,%r5161;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5106;
mov.b32 %r5172, {high,low};}


	
	{fma.rn.f16x2 %r5174,%r5166,%r5172,%r5169;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5178, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5180, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5182, {low,high};}


	
	{mul.f16x2 %r5183,%r5180,%r5182;
}

	
	{mul.f16x2 %r5186,%r5123,%r5178;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5123;
mov.b32 %r5189, {high,low};}


	
	{fma.rn.f16x2 %r5191,%r5183,%r5189,%r5186;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5174;
mov.b32 %r5195, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5174;
mov.b32 %r5197, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5199, {low,high};}


	
	{mul.f16x2 %r5200,%r5197,%r5199;
}

	
	{mul.f16x2 %r5203,%r4413,%r5195;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4413;
mov.b32 %r5206, {high,low};}


	
	{fma.rn.f16x2 %r5208,%r5200,%r5206,%r5203;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5191;
mov.b32 %r5212, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5191;
mov.b32 %r5214, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5216, {low,high};}


	
	{mul.f16x2 %r5217,%r5214,%r5216;
}

	
	{mul.f16x2 %r5220,%r4416,%r5212;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4416;
mov.b32 %r5223, {high,low};}


	
	{fma.rn.f16x2 %r5225,%r5217,%r5223,%r5220;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5229, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5231, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5233, {low,high};}


	
	{mul.f16x2 %r5234,%r5231,%r5233;
}

	
	{mul.f16x2 %r5237,%r5174,%r5229;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5174;
mov.b32 %r5240, {high,low};}


	
	{fma.rn.f16x2 %r5242,%r5234,%r5240,%r5237;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5246, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5248, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5250, {low,high};}


	
	{mul.f16x2 %r5251,%r5248,%r5250;
}

	
	{mul.f16x2 %r5254,%r5191,%r5246;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5191;
mov.b32 %r5257, {high,low};}


	
	{fma.rn.f16x2 %r5259,%r5251,%r5257,%r5254;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5242;
mov.b32 %r5263, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5242;
mov.b32 %r5265, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5267, {low,high};}


	
	{mul.f16x2 %r5268,%r5265,%r5267;
}

	
	{mul.f16x2 %r5271,%r4419,%r5263;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4419;
mov.b32 %r5274, {high,low};}


	
	{fma.rn.f16x2 %r5276,%r5268,%r5274,%r5271;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5259;
mov.b32 %r5280, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5259;
mov.b32 %r5282, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5284, {low,high};}


	
	{mul.f16x2 %r5285,%r5282,%r5284;
}

	
	{mul.f16x2 %r5288,%r4422,%r5280;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4422;
mov.b32 %r5291, {high,low};}


	
	{fma.rn.f16x2 %r5293,%r5285,%r5291,%r5288;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5297, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5299, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5301, {low,high};}


	
	{mul.f16x2 %r5302,%r5299,%r5301;
}

	
	{mul.f16x2 %r5305,%r5242,%r5297;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5242;
mov.b32 %r5308, {high,low};}


	
	{fma.rn.f16x2 %r5310,%r5302,%r5308,%r5305;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5314, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5316, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5318, {low,high};}


	
	{mul.f16x2 %r5319,%r5316,%r5318;
}

	
	{mul.f16x2 %r5322,%r5259,%r5314;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5259;
mov.b32 %r5325, {high,low};}


	
	{fma.rn.f16x2 %r5327,%r5319,%r5325,%r5322;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5310;
mov.b32 %r5331, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5310;
mov.b32 %r5333, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5335, {low,high};}


	
	{mul.f16x2 %r5336,%r5333,%r5335;
}

	
	{mul.f16x2 %r5339,%r4425,%r5331;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4425;
mov.b32 %r5342, {high,low};}


	
	{fma.rn.f16x2 %r5344,%r5336,%r5342,%r5339;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5327;
mov.b32 %r5348, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5327;
mov.b32 %r5350, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5352, {low,high};}


	
	{mul.f16x2 %r5353,%r5350,%r5352;
}

	
	{mul.f16x2 %r5356,%r4428,%r5348;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4428;
mov.b32 %r5359, {high,low};}


	
	{fma.rn.f16x2 %r5361,%r5353,%r5359,%r5356;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5365, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5367, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5369, {low,high};}


	
	{mul.f16x2 %r5370,%r5367,%r5369;
}

	
	{mul.f16x2 %r5373,%r5310,%r5365;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5310;
mov.b32 %r5376, {high,low};}


	
	{fma.rn.f16x2 %r5378,%r5370,%r5376,%r5373;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5382, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5384, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5386, {low,high};}


	
	{mul.f16x2 %r5387,%r5384,%r5386;
}

	
	{mul.f16x2 %r5390,%r5327,%r5382;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5327;
mov.b32 %r5393, {high,low};}


	
	{fma.rn.f16x2 %r5395,%r5387,%r5393,%r5390;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5378;
mov.b32 %r5399, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5378;
mov.b32 %r5401, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5403, {low,high};}


	
	{mul.f16x2 %r5404,%r5401,%r5403;
}

	
	{mul.f16x2 %r5407,%r4431,%r5399;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4431;
mov.b32 %r5410, {high,low};}


	
	{fma.rn.f16x2 %r5412,%r5404,%r5410,%r5407;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5395;
mov.b32 %r5416, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5395;
mov.b32 %r5418, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5420, {low,high};}


	
	{mul.f16x2 %r5421,%r5418,%r5420;
}

	
	{mul.f16x2 %r5424,%r4434,%r5416;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4434;
mov.b32 %r5427, {high,low};}


	
	{fma.rn.f16x2 %r5429,%r5421,%r5427,%r5424;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5433, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4443;
mov.b32 %r5435, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5437, {low,high};}


	
	{mul.f16x2 %r5438,%r5435,%r5437;
}

	
	{mul.f16x2 %r5441,%r5378,%r5433;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5378;
mov.b32 %r5444, {high,low};}


	
	{fma.rn.f16x2 %r5446,%r5438,%r5444,%r5441;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5450, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4445;
mov.b32 %r5452, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5454, {low,high};}


	
	{mul.f16x2 %r5455,%r5452,%r5454;
}

	
	{mul.f16x2 %r5458,%r5395,%r5450;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5395;
mov.b32 %r5461, {high,low};}


	
	{fma.rn.f16x2 %r5463,%r5455,%r5461,%r5458;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5446;
mov.b32 %r5467, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5446;
mov.b32 %r5469, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5471, {low,high};}


	
	{mul.f16x2 %r5472,%r5469,%r5471;
}

	
	{mul.f16x2 %r5475,%r4437,%r5467;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4437;
mov.b32 %r5478, {high,low};}


	
	{fma.rn.f16x2 %r5480,%r5472,%r5478,%r5475;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5463;
mov.b32 %r5484, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5463;
mov.b32 %r5486, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f616;
cvt.rn.f16.f32 high, %f617;
mov.b32 %r5488, {low,high};}


	
	{mul.f16x2 %r5489,%r5486,%r5488;
}

	
	{mul.f16x2 %r5492,%r4440,%r5484;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4440;
mov.b32 %r5495, {high,low};}


	
	{fma.rn.f16x2 %r5497,%r5489,%r5495,%r5492;
}

	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4460;
mov.b32 {blow,bhigh}, %r4477;
mov.b32 %r5923, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4460;
mov.b32 {blow,bhigh}, %r4477;
mov.b32 %r5922, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4528;
mov.b32 {blow,bhigh}, %r4545;
mov.b32 %r5921, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4528;
mov.b32 {blow,bhigh}, %r4545;
mov.b32 %r5920, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4596;
mov.b32 {blow,bhigh}, %r4613;
mov.b32 %r5919, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4596;
mov.b32 {blow,bhigh}, %r4613;
mov.b32 %r5918, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4664;
mov.b32 {blow,bhigh}, %r4681;
mov.b32 %r5917, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4664;
mov.b32 {blow,bhigh}, %r4681;
mov.b32 %r5916, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4732;
mov.b32 {blow,bhigh}, %r4749;
mov.b32 %r5915, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4732;
mov.b32 {blow,bhigh}, %r4749;
mov.b32 %r5914, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4800;
mov.b32 {blow,bhigh}, %r4817;
mov.b32 %r5913, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4800;
mov.b32 {blow,bhigh}, %r4817;
mov.b32 %r5912, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4868;
mov.b32 {blow,bhigh}, %r4885;
mov.b32 %r5911, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4868;
mov.b32 {blow,bhigh}, %r4885;
mov.b32 %r5910, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4936;
mov.b32 {blow,bhigh}, %r4953;
mov.b32 %r5909, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r4936;
mov.b32 {blow,bhigh}, %r4953;
mov.b32 %r5908, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5004;
mov.b32 {blow,bhigh}, %r5021;
mov.b32 %r5907, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5004;
mov.b32 {blow,bhigh}, %r5021;
mov.b32 %r5906, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5072;
mov.b32 {blow,bhigh}, %r5089;
mov.b32 %r5905, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5072;
mov.b32 {blow,bhigh}, %r5089;
mov.b32 %r5904, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5140;
mov.b32 {blow,bhigh}, %r5157;
mov.b32 %r5903, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5140;
mov.b32 {blow,bhigh}, %r5157;
mov.b32 %r5902, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5208;
mov.b32 {blow,bhigh}, %r5225;
mov.b32 %r5901, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5208;
mov.b32 {blow,bhigh}, %r5225;
mov.b32 %r5900, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5276;
mov.b32 {blow,bhigh}, %r5293;
mov.b32 %r5899, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5276;
mov.b32 {blow,bhigh}, %r5293;
mov.b32 %r5898, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5344;
mov.b32 {blow,bhigh}, %r5361;
mov.b32 %r5897, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5344;
mov.b32 {blow,bhigh}, %r5361;
mov.b32 %r5896, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5412;
mov.b32 {blow,bhigh}, %r5429;
mov.b32 %r5895, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5412;
mov.b32 {blow,bhigh}, %r5429;
mov.b32 %r5894, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5480;
mov.b32 {blow,bhigh}, %r5497;
mov.b32 %r5893, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r5480;
mov.b32 {blow,bhigh}, %r5497;
mov.b32 %r5892, {ahigh,bhigh};}



BB0_10:
ld.param.u32 %r5818, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+72];
mov.u32 %r5817, %ctaid.x;
ld.param.u32 %r5816, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
shl.b32 %r5815, %r5817, 1;
rem.u32 %r5814, %r5815, %r5816;
mul.lo.s32 %r317, %r5814, %r5818;
@%p1 bra BB0_12;
bra.uni BB0_11;

BB0_12:
ld.param.u32 %r5864, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+76];
mov.u32 %r5863, %ctaid.x;
ld.param.u32 %r5862, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
shl.b32 %r5861, %r5863, 1;
div.u32 %r5860, %r5861, %r5862;
mad.lo.s32 %r5924, %r5860, %r5864, %r317;
bra.uni BB0_13;

BB0_11:
ld.param.u32 %r5827, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+84];
ld.param.u32 %r5826, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+80];
ld.param.u32 %r5825, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+76];
ld.param.u32 %r5824, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+28];
ld.param.u32 %r5823, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+24];
mov.u32 %r5822, %ctaid.x;
ld.param.u32 %r5821, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
shl.b32 %r5820, %r5822, 1;
div.u32 %r5819, %r5820, %r5821;
rem.u32 %r5641, %r5819, %r5823;
div.u32 %r5642, %r5819, %r5823;
rem.u32 %r5643, %r5642, %r5824;
div.u32 %r5644, %r5642, %r5824;
mad.lo.s32 %r5645, %r5641, %r5825, %r317;
mad.lo.s32 %r5646, %r5643, %r5826, %r5645;
mad.lo.s32 %r5924, %r5644, %r5827, %r5646;

BB0_13:
mov.u32 %r5834, %ctaid.x;
shl.b32 %r5833, %r5834, 1;
ld.param.u32 %r5832, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
add.s32 %r5831, %r5833, 1;
rem.u32 %r5830, %r5831, %r5832;
ld.param.u32 %r5829, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+16];
setp.eq.s32	%p10, %r5829, 1;
ld.param.u32 %r5828, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+72];
selp.b32	%r321, %r5893, %r5892, %p10;
selp.b32	%r322, %r5892, %r5893, %p10;
selp.b32	%r323, %r5895, %r5894, %p10;
selp.b32	%r324, %r5894, %r5895, %p10;
selp.b32	%r325, %r5897, %r5896, %p10;
selp.b32	%r326, %r5896, %r5897, %p10;
selp.b32	%r327, %r5899, %r5898, %p10;
selp.b32	%r328, %r5898, %r5899, %p10;
selp.b32	%r329, %r5901, %r5900, %p10;
selp.b32	%r330, %r5900, %r5901, %p10;
selp.b32	%r331, %r5903, %r5902, %p10;
selp.b32	%r332, %r5902, %r5903, %p10;
selp.b32	%r333, %r5905, %r5904, %p10;
selp.b32	%r334, %r5904, %r5905, %p10;
selp.b32	%r335, %r5907, %r5906, %p10;
selp.b32	%r336, %r5906, %r5907, %p10;
selp.b32	%r337, %r5909, %r5908, %p10;
selp.b32	%r338, %r5908, %r5909, %p10;
selp.b32	%r339, %r5911, %r5910, %p10;
selp.b32	%r340, %r5910, %r5911, %p10;
selp.b32	%r341, %r5913, %r5912, %p10;
selp.b32	%r342, %r5912, %r5913, %p10;
selp.b32	%r343, %r5915, %r5914, %p10;
selp.b32	%r344, %r5914, %r5915, %p10;
selp.b32	%r345, %r5917, %r5916, %p10;
selp.b32	%r346, %r5916, %r5917, %p10;
selp.b32	%r347, %r5919, %r5918, %p10;
selp.b32	%r348, %r5918, %r5919, %p10;
selp.b32	%r349, %r5921, %r5920, %p10;
selp.b32	%r350, %r5920, %r5921, %p10;
selp.b32	%r351, %r5923, %r5922, %p10;
selp.b32	%r352, %r5922, %r5923, %p10;
mul.lo.s32 %r353, %r5830, %r5828;
@%p1 bra BB0_15;
bra.uni BB0_14;

BB0_15:
ld.param.u32 %r5859, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+76];
mov.u32 %r5858, %ctaid.x;
shl.b32 %r5857, %r5858, 1;
ld.param.u32 %r5856, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
add.s32 %r5855, %r5857, 1;
div.u32 %r5854, %r5855, %r5856;
mad.lo.s32 %r5925, %r5854, %r5859, %r353;
bra.uni BB0_16;

BB0_14:
ld.param.u32 %r5844, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+84];
ld.param.u32 %r5843, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+80];
ld.param.u32 %r5842, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+76];
mov.u32 %r5841, %ctaid.x;
shl.b32 %r5840, %r5841, 1;
ld.param.u32 %r5839, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
add.s32 %r5838, %r5840, 1;
div.u32 %r5837, %r5838, %r5839;
ld.param.u32 %r5836, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+28];
ld.param.u32 %r5835, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+24];
rem.u32 %r5647, %r5837, %r5835;
div.u32 %r5648, %r5837, %r5835;
rem.u32 %r5649, %r5648, %r5836;
div.u32 %r5650, %r5648, %r5836;
mad.lo.s32 %r5651, %r5647, %r5842, %r353;
mad.lo.s32 %r5652, %r5649, %r5843, %r5651;
mad.lo.s32 %r5925, %r5650, %r5844, %r5652;

BB0_16:
mov.u32 %r5853, %tid.y;
mov.u32 %r5852, %nctaid.x;
add.s32 %r5851, %r5852, -1;
mov.u32 %r5850, %ctaid.x;
shl.b32 %r5849, %r5850, 1;
ld.param.u32 %r5848, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+40];
add.s32 %r5847, %r5849, 1;
setp.lt.u32	%p13, %r5847, %r5848;
setp.lt.u32	%p12, %r5850, %r5851;
or.pred %p11, %p12, %p13;
ld.param.u64 %rd133, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+8];
ld.param.u32 %r5846, [_Z11regular_fftILj16384ELj16ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+48];
add.s32 %r5845, %r5853, 1024;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r352;
mov.b32 {blow,bhigh}, %r351;
mov.b32 %r5653, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r352;
mov.b32 {blow,bhigh}, %r351;
mov.b32 %r5656, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r350;
mov.b32 {blow,bhigh}, %r349;
mov.b32 %r5659, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r350;
mov.b32 {blow,bhigh}, %r349;
mov.b32 %r5662, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r348;
mov.b32 {blow,bhigh}, %r347;
mov.b32 %r5665, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r348;
mov.b32 {blow,bhigh}, %r347;
mov.b32 %r5668, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r346;
mov.b32 {blow,bhigh}, %r345;
mov.b32 %r5671, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r346;
mov.b32 {blow,bhigh}, %r345;
mov.b32 %r5674, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r344;
mov.b32 {blow,bhigh}, %r343;
mov.b32 %r5677, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r344;
mov.b32 {blow,bhigh}, %r343;
mov.b32 %r5680, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r342;
mov.b32 {blow,bhigh}, %r341;
mov.b32 %r5683, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r342;
mov.b32 {blow,bhigh}, %r341;
mov.b32 %r5686, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r340;
mov.b32 {blow,bhigh}, %r339;
mov.b32 %r5689, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r340;
mov.b32 {blow,bhigh}, %r339;
mov.b32 %r5692, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r338;
mov.b32 {blow,bhigh}, %r337;
mov.b32 %r5695, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r338;
mov.b32 {blow,bhigh}, %r337;
mov.b32 %r5698, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r336;
mov.b32 {blow,bhigh}, %r335;
mov.b32 %r5701, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r336;
mov.b32 {blow,bhigh}, %r335;
mov.b32 %r5704, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r334;
mov.b32 {blow,bhigh}, %r333;
mov.b32 %r5707, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r334;
mov.b32 {blow,bhigh}, %r333;
mov.b32 %r5710, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r332;
mov.b32 {blow,bhigh}, %r331;
mov.b32 %r5713, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r332;
mov.b32 {blow,bhigh}, %r331;
mov.b32 %r5716, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r330;
mov.b32 {blow,bhigh}, %r329;
mov.b32 %r5719, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r330;
mov.b32 {blow,bhigh}, %r329;
mov.b32 %r5722, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r328;
mov.b32 {blow,bhigh}, %r327;
mov.b32 %r5725, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r328;
mov.b32 {blow,bhigh}, %r327;
mov.b32 %r5728, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r326;
mov.b32 {blow,bhigh}, %r325;
mov.b32 %r5731, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r326;
mov.b32 {blow,bhigh}, %r325;
mov.b32 %r5734, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r324;
mov.b32 {blow,bhigh}, %r323;
mov.b32 %r5737, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r324;
mov.b32 {blow,bhigh}, %r323;
mov.b32 %r5740, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r322;
mov.b32 {blow,bhigh}, %r321;
mov.b32 %r5743, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r322;
mov.b32 {blow,bhigh}, %r321;
mov.b32 %r5746, {ahigh,bhigh};}


	mul.lo.s32 %r389, %r5853, %r5846;
add.s32 %r5749, %r389, %r5924;
cvta.to.global.u64 %rd2, %rd133;
mul.wide.u32 %rd85, %r5749, 4;
add.s64 %rd3, %rd2, %rd85;
mul.lo.s32 %r390, %r5845, %r5846;
add.s32 %r5751, %r390, %r5924;
mul.wide.u32 %rd86, %r5751, 4;
add.s64 %rd4, %rd2, %rd86;
add.s32 %r5752, %r5853, 2048;
mul.lo.s32 %r391, %r5752, %r5846;
add.s32 %r5753, %r391, %r5924;
mul.wide.u32 %rd87, %r5753, 4;
add.s64 %rd5, %rd2, %rd87;
add.s32 %r5754, %r5853, 3072;
mul.lo.s32 %r392, %r5754, %r5846;
add.s32 %r5755, %r392, %r5924;
mul.wide.u32 %rd88, %r5755, 4;
add.s64 %rd6, %rd2, %rd88;
add.s32 %r5756, %r5853, 4096;
mul.lo.s32 %r393, %r5756, %r5846;
add.s32 %r5757, %r393, %r5924;
mul.wide.u32 %rd89, %r5757, 4;
add.s64 %rd7, %rd2, %rd89;
add.s32 %r5758, %r5853, 5120;
mul.lo.s32 %r394, %r5758, %r5846;
add.s32 %r5759, %r394, %r5924;
mul.wide.u32 %rd90, %r5759, 4;
add.s64 %rd8, %rd2, %rd90;
add.s32 %r5760, %r5853, 6144;
mul.lo.s32 %r395, %r5760, %r5846;
add.s32 %r5761, %r395, %r5924;
mul.wide.u32 %rd91, %r5761, 4;
add.s64 %rd9, %rd2, %rd91;
add.s32 %r5762, %r5853, 7168;
mul.lo.s32 %r396, %r5762, %r5846;
add.s32 %r5763, %r396, %r5924;
mul.wide.u32 %rd92, %r5763, 4;
add.s64 %rd10, %rd2, %rd92;
add.s32 %r5764, %r5853, 8192;
mul.lo.s32 %r397, %r5764, %r5846;
add.s32 %r5765, %r397, %r5924;
mul.wide.u32 %rd93, %r5765, 4;
add.s64 %rd11, %rd2, %rd93;
add.s32 %r5766, %r5853, 9216;
mul.lo.s32 %r398, %r5766, %r5846;
add.s32 %r5767, %r398, %r5924;
mul.wide.u32 %rd94, %r5767, 4;
add.s64 %rd12, %rd2, %rd94;
add.s32 %r5768, %r5853, 10240;
mul.lo.s32 %r399, %r5768, %r5846;
add.s32 %r5769, %r399, %r5924;
mul.wide.u32 %rd95, %r5769, 4;
add.s64 %rd13, %rd2, %rd95;
add.s32 %r5770, %r5853, 11264;
mul.lo.s32 %r400, %r5770, %r5846;
add.s32 %r5771, %r400, %r5924;
mul.wide.u32 %rd96, %r5771, 4;
add.s64 %rd14, %rd2, %rd96;
add.s32 %r5772, %r5853, 12288;
mul.lo.s32 %r401, %r5772, %r5846;
add.s32 %r5773, %r401, %r5924;
mul.wide.u32 %rd97, %r5773, 4;
add.s64 %rd15, %rd2, %rd97;
add.s32 %r5774, %r5853, 13312;
mul.lo.s32 %r402, %r5774, %r5846;
add.s32 %r5775, %r402, %r5924;
mul.wide.u32 %rd98, %r5775, 4;
add.s64 %rd16, %rd2, %rd98;
add.s32 %r5776, %r5853, 14336;
mul.lo.s32 %r403, %r5776, %r5846;
add.s32 %r5777, %r403, %r5924;
mul.wide.u32 %rd99, %r5777, 4;
add.s64 %rd17, %rd2, %rd99;
add.s32 %r5778, %r5853, 15360;
mul.lo.s32 %r404, %r5778, %r5846;
add.s32 %r5779, %r404, %r5924;
mul.wide.u32 %rd100, %r5779, 4;
add.s64 %rd18, %rd2, %rd100;
@%p11 bra BB0_18;
bra.uni BB0_17;

BB0_18:
add.s32 %r5780, %r389, %r5925;
st.global.u32 [%rd3], %r5653;
mul.wide.u32 %rd101, %r5780, 4;
add.s64 %rd102, %rd2, %rd101;
st.global.u32 [%rd102], %r5656;
add.s32 %r5781, %r390, %r5925;
st.global.u32 [%rd4], %r5659;
mul.wide.u32 %rd103, %r5781, 4;
add.s64 %rd104, %rd2, %rd103;
st.global.u32 [%rd104], %r5662;
add.s32 %r5782, %r391, %r5925;
st.global.u32 [%rd5], %r5665;
mul.wide.u32 %rd105, %r5782, 4;
add.s64 %rd106, %rd2, %rd105;
st.global.u32 [%rd106], %r5668;
add.s32 %r5783, %r392, %r5925;
st.global.u32 [%rd6], %r5671;
mul.wide.u32 %rd107, %r5783, 4;
add.s64 %rd108, %rd2, %rd107;
st.global.u32 [%rd108], %r5674;
add.s32 %r5784, %r393, %r5925;
st.global.u32 [%rd7], %r5677;
mul.wide.u32 %rd109, %r5784, 4;
add.s64 %rd110, %rd2, %rd109;
st.global.u32 [%rd110], %r5680;
add.s32 %r5785, %r394, %r5925;
st.global.u32 [%rd8], %r5683;
mul.wide.u32 %rd111, %r5785, 4;
add.s64 %rd112, %rd2, %rd111;
st.global.u32 [%rd112], %r5686;
add.s32 %r5786, %r395, %r5925;
st.global.u32 [%rd9], %r5689;
mul.wide.u32 %rd113, %r5786, 4;
add.s64 %rd114, %rd2, %rd113;
st.global.u32 [%rd114], %r5692;
add.s32 %r5787, %r396, %r5925;
st.global.u32 [%rd10], %r5695;
mul.wide.u32 %rd115, %r5787, 4;
add.s64 %rd116, %rd2, %rd115;
st.global.u32 [%rd116], %r5698;
add.s32 %r5788, %r397, %r5925;
st.global.u32 [%rd11], %r5701;
mul.wide.u32 %rd117, %r5788, 4;
add.s64 %rd118, %rd2, %rd117;
st.global.u32 [%rd118], %r5704;
add.s32 %r5789, %r398, %r5925;
st.global.u32 [%rd12], %r5707;
mul.wide.u32 %rd119, %r5789, 4;
add.s64 %rd120, %rd2, %rd119;
st.global.u32 [%rd120], %r5710;
add.s32 %r5790, %r399, %r5925;
st.global.u32 [%rd13], %r5713;
mul.wide.u32 %rd121, %r5790, 4;
add.s64 %rd122, %rd2, %rd121;
st.global.u32 [%rd122], %r5716;
add.s32 %r5791, %r400, %r5925;
st.global.u32 [%rd14], %r5719;
mul.wide.u32 %rd123, %r5791, 4;
add.s64 %rd124, %rd2, %rd123;
st.global.u32 [%rd124], %r5722;
add.s32 %r5792, %r401, %r5925;
st.global.u32 [%rd15], %r5725;
mul.wide.u32 %rd125, %r5792, 4;
add.s64 %rd126, %rd2, %rd125;
st.global.u32 [%rd126], %r5728;
add.s32 %r5793, %r402, %r5925;
st.global.u32 [%rd16], %r5731;
mul.wide.u32 %rd127, %r5793, 4;
add.s64 %rd128, %rd2, %rd127;
st.global.u32 [%rd128], %r5734;
add.s32 %r5794, %r403, %r5925;
st.global.u32 [%rd17], %r5737;
mul.wide.u32 %rd129, %r5794, 4;
add.s64 %rd130, %rd2, %rd129;
st.global.u32 [%rd130], %r5740;
add.s32 %r5795, %r404, %r5925;
st.global.u32 [%rd18], %r5743;
mul.wide.u32 %rd131, %r5795, 4;
add.s64 %rd132, %rd2, %rd131;
st.global.u32 [%rd132], %r5746;
bra.uni BB0_19;

BB0_17:
st.global.u32 [%rd3], %r5653;
st.global.u32 [%rd4], %r5659;
st.global.u32 [%rd5], %r5665;
st.global.u32 [%rd6], %r5671;
st.global.u32 [%rd7], %r5677;
st.global.u32 [%rd8], %r5683;
st.global.u32 [%rd9], %r5689;
st.global.u32 [%rd10], %r5695;
st.global.u32 [%rd11], %r5701;
st.global.u32 [%rd12], %r5707;
st.global.u32 [%rd13], %r5713;
st.global.u32 [%rd14], %r5719;
st.global.u32 [%rd15], %r5725;
st.global.u32 [%rd16], %r5731;
st.global.u32 [%rd17], %r5737;
st.global.u32 [%rd18], %r5743;

BB0_19:
ret;
}


.weak .entry _Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E(
.param .align 8 .b8 _Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0[120]
)
.maxntid 1024, 1, 1
{
.local .align 16 .b8 __local_depot1[256];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .f32 %f<1271>;
.reg .b32 %r<9968>;
.reg .f64 %fd<2>;
.reg .b64 %rd<282>;


mov.u64 %SPL, __local_depot1;
ld.param.u32 %r4, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+64];
ld.param.u32 %r2, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+60];
ld.param.u32 %r3, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+56];
ld.param.u32 %r929, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+44];
ld.param.u32 %r928, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+40];
ld.param.u32 %r1, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+24];
ld.param.u64 %rd71, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0];
ld.param.u32 %r11, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+52];
ld.param.u32 %r926, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+32];
ld.param.u32 %r10, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+28];
ld.param.u32 %r7, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
add.u64 %rd1, %SPL, 0;
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 1;
rem.u32 %r8, %r6, %r7;
div.u32 %r9, %r6, %r7;
setp.eq.s32	%p3, %r10, 1;
setp.eq.s32	%p4, %r926, 1;
and.pred %p1, %p3, %p4;
mul.lo.s32 %r12, %r8, %r11;
@%p1 bra BB1_2;
bra.uni BB1_1;

BB1_2:
mad.lo.s32 %r9704, %r9, %r3, %r12;
bra.uni BB1_3;

BB1_1:
rem.u32 %r943, %r9, %r1;
div.u32 %r944, %r9, %r1;
rem.u32 %r945, %r944, %r10;
div.u32 %r946, %r944, %r10;
mad.lo.s32 %r947, %r943, %r3, %r12;
mad.lo.s32 %r948, %r945, %r2, %r947;
mad.lo.s32 %r9704, %r946, %r4, %r948;

BB1_3:
add.s32 %r949, %r6, 1;
rem.u32 %r16, %r949, %r7;
div.u32 %r17, %r949, %r7;
mul.lo.s32 %r18, %r16, %r11;
@%p1 bra BB1_5;
bra.uni BB1_4;

BB1_5:
mad.lo.s32 %r9705, %r17, %r3, %r18;
bra.uni BB1_6;

BB1_4:
rem.u32 %r950, %r17, %r1;
div.u32 %r951, %r17, %r1;
rem.u32 %r952, %r951, %r10;
div.u32 %r953, %r951, %r10;
mad.lo.s32 %r954, %r950, %r3, %r18;
mad.lo.s32 %r955, %r952, %r2, %r954;
mad.lo.s32 %r9705, %r953, %r4, %r955;

BB1_6:
mov.u32 %r956, %tid.y;
mov.u32 %r957, %nctaid.x;
add.s32 %r958, %r957, -1;
setp.lt.u32	%p5, %r5, %r958;
setp.lt.u32	%p6, %r949, %r928;
or.pred %p2, %p5, %p6;
mul.lo.s32 %r22, %r956, %r929;
add.s32 %r960, %r22, %r9704;
cvta.to.global.u64 %rd2, %rd71;
mul.wide.u32 %rd74, %r960, 4;
add.s64 %rd3, %rd2, %rd74;
add.s32 %r961, %r956, 1024;
mul.lo.s32 %r23, %r961, %r929;
add.s32 %r962, %r23, %r9704;
mul.wide.u32 %rd75, %r962, 4;
add.s64 %rd5, %rd2, %rd75;
add.s32 %r963, %r956, 2048;
mul.lo.s32 %r24, %r963, %r929;
add.s32 %r964, %r24, %r9704;
mul.wide.u32 %rd76, %r964, 4;
add.s64 %rd6, %rd2, %rd76;
add.s32 %r965, %r956, 3072;
mul.lo.s32 %r25, %r965, %r929;
add.s32 %r966, %r25, %r9704;
mul.wide.u32 %rd77, %r966, 4;
add.s64 %rd7, %rd2, %rd77;
add.s32 %r967, %r956, 4096;
mul.lo.s32 %r26, %r967, %r929;
add.s32 %r968, %r26, %r9704;
mul.wide.u32 %rd78, %r968, 4;
add.s64 %rd8, %rd2, %rd78;
add.s32 %r969, %r956, 5120;
mul.lo.s32 %r27, %r969, %r929;
add.s32 %r970, %r27, %r9704;
mul.wide.u32 %rd79, %r970, 4;
add.s64 %rd9, %rd2, %rd79;
add.s32 %r971, %r956, 6144;
mul.lo.s32 %r28, %r971, %r929;
add.s32 %r972, %r28, %r9704;
mul.wide.u32 %rd80, %r972, 4;
add.s64 %rd10, %rd2, %rd80;
add.s32 %r973, %r956, 7168;
mul.lo.s32 %r29, %r973, %r929;
add.s32 %r974, %r29, %r9704;
mul.wide.u32 %rd81, %r974, 4;
add.s64 %rd11, %rd2, %rd81;
add.s32 %r975, %r956, 8192;
mul.lo.s32 %r30, %r975, %r929;
add.s32 %r976, %r30, %r9704;
mul.wide.u32 %rd82, %r976, 4;
add.s64 %rd12, %rd2, %rd82;
add.s32 %r977, %r956, 9216;
mul.lo.s32 %r31, %r977, %r929;
add.s32 %r978, %r31, %r9704;
mul.wide.u32 %rd83, %r978, 4;
add.s64 %rd13, %rd2, %rd83;
add.s32 %r979, %r956, 10240;
mul.lo.s32 %r32, %r979, %r929;
add.s32 %r980, %r32, %r9704;
mul.wide.u32 %rd84, %r980, 4;
add.s64 %rd14, %rd2, %rd84;
add.s32 %r981, %r956, 11264;
mul.lo.s32 %r33, %r981, %r929;
add.s32 %r982, %r33, %r9704;
mul.wide.u32 %rd85, %r982, 4;
add.s64 %rd15, %rd2, %rd85;
add.s32 %r983, %r956, 12288;
mul.lo.s32 %r34, %r983, %r929;
add.s32 %r984, %r34, %r9704;
mul.wide.u32 %rd86, %r984, 4;
add.s64 %rd16, %rd2, %rd86;
add.s32 %r985, %r956, 13312;
mul.lo.s32 %r35, %r985, %r929;
add.s32 %r986, %r35, %r9704;
mul.wide.u32 %rd87, %r986, 4;
add.s64 %rd17, %rd2, %rd87;
add.s32 %r987, %r956, 14336;
mul.lo.s32 %r36, %r987, %r929;
add.s32 %r988, %r36, %r9704;
mul.wide.u32 %rd88, %r988, 4;
add.s64 %rd18, %rd2, %rd88;
add.s32 %r989, %r956, 15360;
mul.lo.s32 %r37, %r989, %r929;
add.s32 %r990, %r37, %r9704;
mul.wide.u32 %rd89, %r990, 4;
add.s64 %rd19, %rd2, %rd89;
add.s32 %r991, %r956, 16384;
mul.lo.s32 %r38, %r991, %r929;
add.s32 %r992, %r38, %r9704;
mul.wide.u32 %rd90, %r992, 4;
add.s64 %rd20, %rd2, %rd90;
add.s32 %r993, %r956, 17408;
mul.lo.s32 %r39, %r993, %r929;
add.s32 %r994, %r39, %r9704;
mul.wide.u32 %rd91, %r994, 4;
add.s64 %rd21, %rd2, %rd91;
add.s32 %r995, %r956, 18432;
mul.lo.s32 %r40, %r995, %r929;
add.s32 %r996, %r40, %r9704;
mul.wide.u32 %rd92, %r996, 4;
add.s64 %rd22, %rd2, %rd92;
add.s32 %r997, %r956, 19456;
mul.lo.s32 %r41, %r997, %r929;
add.s32 %r998, %r41, %r9704;
mul.wide.u32 %rd93, %r998, 4;
add.s64 %rd23, %rd2, %rd93;
add.s32 %r999, %r956, 20480;
mul.lo.s32 %r42, %r999, %r929;
add.s32 %r1000, %r42, %r9704;
mul.wide.u32 %rd94, %r1000, 4;
add.s64 %rd24, %rd2, %rd94;
add.s32 %r1001, %r956, 21504;
mul.lo.s32 %r43, %r1001, %r929;
add.s32 %r1002, %r43, %r9704;
mul.wide.u32 %rd95, %r1002, 4;
add.s64 %rd25, %rd2, %rd95;
add.s32 %r1003, %r956, 22528;
mul.lo.s32 %r44, %r1003, %r929;
add.s32 %r1004, %r44, %r9704;
mul.wide.u32 %rd96, %r1004, 4;
add.s64 %rd26, %rd2, %rd96;
add.s32 %r1005, %r956, 23552;
mul.lo.s32 %r45, %r1005, %r929;
add.s32 %r1006, %r45, %r9704;
mul.wide.u32 %rd97, %r1006, 4;
add.s64 %rd27, %rd2, %rd97;
add.s32 %r1007, %r956, 24576;
mul.lo.s32 %r46, %r1007, %r929;
add.s32 %r1008, %r46, %r9704;
mul.wide.u32 %rd98, %r1008, 4;
add.s64 %rd28, %rd2, %rd98;
add.s32 %r1009, %r956, 25600;
mul.lo.s32 %r47, %r1009, %r929;
add.s32 %r1010, %r47, %r9704;
mul.wide.u32 %rd99, %r1010, 4;
add.s64 %rd29, %rd2, %rd99;
add.s32 %r1011, %r956, 26624;
mul.lo.s32 %r48, %r1011, %r929;
add.s32 %r1012, %r48, %r9704;
mul.wide.u32 %rd100, %r1012, 4;
add.s64 %rd30, %rd2, %rd100;
add.s32 %r1013, %r956, 27648;
mul.lo.s32 %r49, %r1013, %r929;
add.s32 %r1014, %r49, %r9704;
mul.wide.u32 %rd101, %r1014, 4;
add.s64 %rd31, %rd2, %rd101;
add.s32 %r1015, %r956, 28672;
mul.lo.s32 %r50, %r1015, %r929;
add.s32 %r1016, %r50, %r9704;
mul.wide.u32 %rd102, %r1016, 4;
add.s64 %rd32, %rd2, %rd102;
add.s32 %r1017, %r956, 29696;
mul.lo.s32 %r51, %r1017, %r929;
add.s32 %r1018, %r51, %r9704;
mul.wide.u32 %rd103, %r1018, 4;
add.s64 %rd33, %rd2, %rd103;
add.s32 %r1019, %r956, 30720;
mul.lo.s32 %r52, %r1019, %r929;
add.s32 %r1020, %r52, %r9704;
mul.wide.u32 %rd104, %r1020, 4;
add.s64 %rd34, %rd2, %rd104;
add.s32 %r1021, %r956, 31744;
mul.lo.s32 %r53, %r1021, %r929;
add.s32 %r1022, %r53, %r9704;
mul.wide.u32 %rd105, %r1022, 4;
add.s64 %rd35, %rd2, %rd105;
@%p2 bra BB1_8;
bra.uni BB1_7;

BB1_8:
add.s64 %rd281, %rd1, 4;
add.s32 %r1024, %r22, %r9705;
ld.global.u32 %r9769, [%rd3];
st.local.u32 [%rd1], %r9769;
mul.wide.u32 %rd110, %r1024, 4;
add.s64 %rd111, %rd2, %rd110;
ld.global.u32 %r9768, [%rd111];
st.local.u32 [%rd281], %r9768;
add.s32 %r1025, %r23, %r9705;
ld.global.u32 %r9767, [%rd5];
st.local.u32 [%rd281+4], %r9767;
mul.wide.u32 %rd112, %r1025, 4;
add.s64 %rd113, %rd2, %rd112;
ld.global.u32 %r9766, [%rd113];
st.local.u32 [%rd281+8], %r9766;
add.s32 %r1026, %r24, %r9705;
mul.wide.u32 %rd114, %r1026, 4;
add.s64 %rd115, %rd2, %rd114;
add.s32 %r1027, %r25, %r9705;
mul.wide.u32 %rd116, %r1027, 4;
add.s64 %rd117, %rd2, %rd116;
ld.global.u32 %r9765, [%rd6];
ld.global.u32 %r9764, [%rd115];
ld.global.u32 %r9763, [%rd7];
ld.global.u32 %r9762, [%rd117];
st.local.v4.u32 [%rd281+12], {%r9765, %r9764, %r9763, %r9762};
add.s32 %r1028, %r26, %r9705;
mul.wide.u32 %rd118, %r1028, 4;
add.s64 %rd119, %rd2, %rd118;
add.s32 %r1029, %r27, %r9705;
mul.wide.u32 %rd120, %r1029, 4;
add.s64 %rd121, %rd2, %rd120;
ld.global.u32 %r9761, [%rd8];
ld.global.u32 %r9760, [%rd119];
ld.global.u32 %r9759, [%rd9];
ld.global.u32 %r9758, [%rd121];
st.local.v4.u32 [%rd281+28], {%r9761, %r9760, %r9759, %r9758};
add.s32 %r1030, %r28, %r9705;
mul.wide.u32 %rd122, %r1030, 4;
add.s64 %rd123, %rd2, %rd122;
add.s32 %r1031, %r29, %r9705;
mul.wide.u32 %rd124, %r1031, 4;
add.s64 %rd125, %rd2, %rd124;
ld.global.u32 %r9757, [%rd10];
ld.global.u32 %r9756, [%rd123];
ld.global.u32 %r9755, [%rd11];
ld.global.u32 %r9754, [%rd125];
st.local.v4.u32 [%rd281+44], {%r9757, %r9756, %r9755, %r9754};
add.s32 %r1032, %r30, %r9705;
mul.wide.u32 %rd126, %r1032, 4;
add.s64 %rd127, %rd2, %rd126;
add.s32 %r1033, %r31, %r9705;
mul.wide.u32 %rd128, %r1033, 4;
add.s64 %rd129, %rd2, %rd128;
ld.global.u32 %r9753, [%rd12];
ld.global.u32 %r9752, [%rd127];
ld.global.u32 %r9751, [%rd13];
ld.global.u32 %r9750, [%rd129];
st.local.v4.u32 [%rd281+60], {%r9753, %r9752, %r9751, %r9750};
add.s32 %r1034, %r32, %r9705;
mul.wide.u32 %rd130, %r1034, 4;
add.s64 %rd131, %rd2, %rd130;
add.s32 %r1035, %r33, %r9705;
mul.wide.u32 %rd132, %r1035, 4;
add.s64 %rd133, %rd2, %rd132;
ld.global.u32 %r9749, [%rd14];
ld.global.u32 %r9748, [%rd131];
ld.global.u32 %r9747, [%rd15];
ld.global.u32 %r9746, [%rd133];
st.local.v4.u32 [%rd281+76], {%r9749, %r9748, %r9747, %r9746};
add.s32 %r1036, %r34, %r9705;
mul.wide.u32 %rd134, %r1036, 4;
add.s64 %rd135, %rd2, %rd134;
add.s32 %r1037, %r35, %r9705;
mul.wide.u32 %rd136, %r1037, 4;
add.s64 %rd137, %rd2, %rd136;
ld.global.u32 %r9745, [%rd16];
ld.global.u32 %r9744, [%rd135];
ld.global.u32 %r9743, [%rd17];
ld.global.u32 %r9742, [%rd137];
st.local.v4.u32 [%rd281+92], {%r9745, %r9744, %r9743, %r9742};
add.s32 %r1038, %r36, %r9705;
mul.wide.u32 %rd138, %r1038, 4;
add.s64 %rd139, %rd2, %rd138;
add.s32 %r1039, %r37, %r9705;
mul.wide.u32 %rd140, %r1039, 4;
add.s64 %rd141, %rd2, %rd140;
ld.global.u32 %r9741, [%rd18];
ld.global.u32 %r9740, [%rd139];
ld.global.u32 %r9739, [%rd19];
ld.global.u32 %r9738, [%rd141];
st.local.v4.u32 [%rd281+108], {%r9741, %r9740, %r9739, %r9738};
add.s32 %r1040, %r38, %r9705;
mul.wide.u32 %rd142, %r1040, 4;
add.s64 %rd143, %rd2, %rd142;
add.s32 %r1041, %r39, %r9705;
mul.wide.u32 %rd144, %r1041, 4;
add.s64 %rd145, %rd2, %rd144;
ld.global.u32 %r9737, [%rd20];
ld.global.u32 %r9736, [%rd143];
ld.global.u32 %r9735, [%rd21];
ld.global.u32 %r9734, [%rd145];
st.local.v4.u32 [%rd281+124], {%r9737, %r9736, %r9735, %r9734};
add.s32 %r1042, %r40, %r9705;
mul.wide.u32 %rd146, %r1042, 4;
add.s64 %rd147, %rd2, %rd146;
add.s32 %r1043, %r41, %r9705;
mul.wide.u32 %rd148, %r1043, 4;
add.s64 %rd149, %rd2, %rd148;
ld.global.u32 %r9733, [%rd22];
ld.global.u32 %r9732, [%rd147];
ld.global.u32 %r9731, [%rd23];
ld.global.u32 %r9730, [%rd149];
st.local.v4.u32 [%rd281+140], {%r9733, %r9732, %r9731, %r9730};
add.s32 %r1044, %r42, %r9705;
mul.wide.u32 %rd150, %r1044, 4;
add.s64 %rd151, %rd2, %rd150;
add.s32 %r1045, %r43, %r9705;
mul.wide.u32 %rd152, %r1045, 4;
add.s64 %rd153, %rd2, %rd152;
ld.global.u32 %r9729, [%rd24];
ld.global.u32 %r9728, [%rd151];
ld.global.u32 %r9727, [%rd25];
ld.global.u32 %r9726, [%rd153];
st.local.v4.u32 [%rd281+156], {%r9729, %r9728, %r9727, %r9726};
add.s32 %r1046, %r44, %r9705;
mul.wide.u32 %rd154, %r1046, 4;
add.s64 %rd155, %rd2, %rd154;
add.s32 %r1047, %r45, %r9705;
mul.wide.u32 %rd156, %r1047, 4;
add.s64 %rd157, %rd2, %rd156;
ld.global.u32 %r9725, [%rd26];
ld.global.u32 %r9724, [%rd155];
ld.global.u32 %r9723, [%rd27];
ld.global.u32 %r9722, [%rd157];
st.local.v4.u32 [%rd281+172], {%r9725, %r9724, %r9723, %r9722};
add.s32 %r1048, %r46, %r9705;
mul.wide.u32 %rd158, %r1048, 4;
add.s64 %rd159, %rd2, %rd158;
add.s32 %r1049, %r47, %r9705;
mul.wide.u32 %rd160, %r1049, 4;
add.s64 %rd161, %rd2, %rd160;
ld.global.u32 %r9721, [%rd28];
ld.global.u32 %r9720, [%rd159];
ld.global.u32 %r9719, [%rd29];
ld.global.u32 %r9718, [%rd161];
st.local.v4.u32 [%rd281+188], {%r9721, %r9720, %r9719, %r9718};
add.s32 %r1050, %r48, %r9705;
mul.wide.u32 %rd162, %r1050, 4;
add.s64 %rd163, %rd2, %rd162;
add.s32 %r1051, %r49, %r9705;
mul.wide.u32 %rd164, %r1051, 4;
add.s64 %rd165, %rd2, %rd164;
ld.global.u32 %r9717, [%rd30];
ld.global.u32 %r9716, [%rd163];
ld.global.u32 %r9715, [%rd31];
ld.global.u32 %r9714, [%rd165];
st.local.v4.u32 [%rd281+204], {%r9717, %r9716, %r9715, %r9714};
add.s32 %r1052, %r50, %r9705;
mul.wide.u32 %rd166, %r1052, 4;
add.s64 %rd167, %rd2, %rd166;
add.s32 %r1053, %r51, %r9705;
mul.wide.u32 %rd168, %r1053, 4;
add.s64 %rd169, %rd2, %rd168;
ld.global.u32 %r9713, [%rd32];
ld.global.u32 %r9712, [%rd167];
ld.global.u32 %r9711, [%rd33];
ld.global.u32 %r9710, [%rd169];
st.local.v4.u32 [%rd281+220], {%r9713, %r9712, %r9711, %r9710};
add.s32 %r1054, %r52, %r9705;
mul.wide.u32 %rd170, %r1054, 4;
add.s64 %rd171, %rd2, %rd170;
add.s32 %r1055, %r53, %r9705;
mul.wide.u32 %rd172, %r1055, 4;
add.s64 %rd173, %rd2, %rd172;
ld.global.u32 %r9709, [%rd34];
ld.global.u32 %r9708, [%rd171];
ld.global.u32 %r9707, [%rd35];
ld.global.u32 %r9706, [%rd173];
st.local.v4.u32 [%rd281+236], {%r9709, %r9708, %r9707, %r9706};
bra.uni BB1_9;

BB1_7:
add.s64 %rd278, %rd1, 4;
ld.global.u32 %r9769, [%rd3];
st.local.u32 [%rd1], %r9769;
ld.global.u32 %r9767, [%rd5];
st.local.u32 [%rd278+4], %r9767;
ld.global.u32 %r9765, [%rd6];
st.local.u32 [%rd278+12], %r9765;
ld.global.u32 %r9763, [%rd7];
st.local.u32 [%rd278+20], %r9763;
ld.global.u32 %r9761, [%rd8];
st.local.u32 [%rd278+28], %r9761;
ld.global.u32 %r9759, [%rd9];
st.local.u32 [%rd278+36], %r9759;
ld.global.u32 %r9757, [%rd10];
st.local.u32 [%rd278+44], %r9757;
ld.global.u32 %r9755, [%rd11];
st.local.u32 [%rd278+52], %r9755;
ld.global.u32 %r9753, [%rd12];
st.local.u32 [%rd278+60], %r9753;
ld.global.u32 %r9751, [%rd13];
st.local.u32 [%rd278+68], %r9751;
ld.global.u32 %r9749, [%rd14];
st.local.u32 [%rd278+76], %r9749;
ld.global.u32 %r9747, [%rd15];
st.local.u32 [%rd278+84], %r9747;
ld.global.u32 %r9745, [%rd16];
st.local.u32 [%rd278+92], %r9745;
ld.global.u32 %r9743, [%rd17];
st.local.u32 [%rd278+100], %r9743;
ld.global.u32 %r9741, [%rd18];
st.local.u32 [%rd278+108], %r9741;
ld.global.u32 %r9739, [%rd19];
st.local.u32 [%rd278+116], %r9739;
ld.global.u32 %r9737, [%rd20];
st.local.u32 [%rd278+124], %r9737;
ld.global.u32 %r9735, [%rd21];
st.local.u32 [%rd278+132], %r9735;
ld.global.u32 %r9733, [%rd22];
st.local.u32 [%rd278+140], %r9733;
ld.global.u32 %r9731, [%rd23];
st.local.u32 [%rd278+148], %r9731;
ld.global.u32 %r9729, [%rd24];
st.local.u32 [%rd278+156], %r9729;
ld.global.u32 %r9727, [%rd25];
st.local.u32 [%rd278+164], %r9727;
ld.global.u32 %r9725, [%rd26];
st.local.u32 [%rd278+172], %r9725;
ld.global.u32 %r9723, [%rd27];
st.local.u32 [%rd278+180], %r9723;
ld.global.u32 %r9721, [%rd28];
st.local.u32 [%rd278+188], %r9721;
ld.global.u32 %r9719, [%rd29];
st.local.u32 [%rd278+196], %r9719;
ld.global.u32 %r9717, [%rd30];
st.local.u32 [%rd278+204], %r9717;
ld.global.u32 %r9715, [%rd31];
st.local.u32 [%rd278+212], %r9715;
ld.global.u32 %r9713, [%rd32];
st.local.u32 [%rd278+220], %r9713;
ld.global.u32 %r9711, [%rd33];
st.local.u32 [%rd278+228], %r9711;
ld.global.u32 %r9709, [%rd34];
st.local.u32 [%rd278+236], %r9709;
ld.global.u32 %r9707, [%rd35];
st.local.u32 [%rd278+244], %r9707;

BB1_9:
ld.param.u32 %r9702, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+16];
add.s64 %rd279, %rd1, 4;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9769;
mov.b32 {blow,bhigh}, %r9768;
mov.b32 %r1056, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9769;
mov.b32 {blow,bhigh}, %r9768;
mov.b32 %r9833, {ahigh,bhigh};}


	st.local.u32 [%rd1], %r1056;
st.local.u32 [%rd279], %r9833;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9767;
mov.b32 {blow,bhigh}, %r9766;
mov.b32 %r1062, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9767;
mov.b32 {blow,bhigh}, %r9766;
mov.b32 %r9801, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+4], {%r1062, %r9801};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9765;
mov.b32 {blow,bhigh}, %r9764;
mov.b32 %r1068, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9765;
mov.b32 {blow,bhigh}, %r9764;
mov.b32 %r9817, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+12], {%r1068, %r9817};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9763;
mov.b32 {blow,bhigh}, %r9762;
mov.b32 %r1074, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9763;
mov.b32 {blow,bhigh}, %r9762;
mov.b32 %r9785, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+20], {%r1074, %r9785};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9761;
mov.b32 {blow,bhigh}, %r9760;
mov.b32 %r1080, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9761;
mov.b32 {blow,bhigh}, %r9760;
mov.b32 %r9825, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+28], {%r1080, %r9825};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9759;
mov.b32 {blow,bhigh}, %r9758;
mov.b32 %r1086, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9759;
mov.b32 {blow,bhigh}, %r9758;
mov.b32 %r9793, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+36], {%r1086, %r9793};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9757;
mov.b32 {blow,bhigh}, %r9756;
mov.b32 %r1092, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9757;
mov.b32 {blow,bhigh}, %r9756;
mov.b32 %r9809, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+44], {%r1092, %r9809};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9755;
mov.b32 {blow,bhigh}, %r9754;
mov.b32 %r1098, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9755;
mov.b32 {blow,bhigh}, %r9754;
mov.b32 %r9777, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+52], {%r1098, %r9777};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9753;
mov.b32 {blow,bhigh}, %r9752;
mov.b32 %r1104, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9753;
mov.b32 {blow,bhigh}, %r9752;
mov.b32 %r9829, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+60], {%r1104, %r9829};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9751;
mov.b32 {blow,bhigh}, %r9750;
mov.b32 %r1110, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9751;
mov.b32 {blow,bhigh}, %r9750;
mov.b32 %r9797, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+68], {%r1110, %r9797};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9749;
mov.b32 {blow,bhigh}, %r9748;
mov.b32 %r1116, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9749;
mov.b32 {blow,bhigh}, %r9748;
mov.b32 %r9813, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+76], {%r1116, %r9813};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9747;
mov.b32 {blow,bhigh}, %r9746;
mov.b32 %r1122, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9747;
mov.b32 {blow,bhigh}, %r9746;
mov.b32 %r9781, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+84], {%r1122, %r9781};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9745;
mov.b32 {blow,bhigh}, %r9744;
mov.b32 %r1128, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9745;
mov.b32 {blow,bhigh}, %r9744;
mov.b32 %r9821, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+92], {%r1128, %r9821};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9743;
mov.b32 {blow,bhigh}, %r9742;
mov.b32 %r1134, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9743;
mov.b32 {blow,bhigh}, %r9742;
mov.b32 %r9789, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+100], {%r1134, %r9789};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9741;
mov.b32 {blow,bhigh}, %r9740;
mov.b32 %r1140, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9741;
mov.b32 {blow,bhigh}, %r9740;
mov.b32 %r9805, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+108], {%r1140, %r9805};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9739;
mov.b32 {blow,bhigh}, %r9738;
mov.b32 %r1146, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9739;
mov.b32 {blow,bhigh}, %r9738;
mov.b32 %r9773, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+116], {%r1146, %r9773};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9737;
mov.b32 {blow,bhigh}, %r9736;
mov.b32 %r1152, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9737;
mov.b32 {blow,bhigh}, %r9736;
mov.b32 %r9832, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+124], {%r1152, %r9832};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9735;
mov.b32 {blow,bhigh}, %r9734;
mov.b32 %r1158, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9735;
mov.b32 {blow,bhigh}, %r9734;
mov.b32 %r9800, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+132], {%r1158, %r9800};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9733;
mov.b32 {blow,bhigh}, %r9732;
mov.b32 %r1164, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9733;
mov.b32 {blow,bhigh}, %r9732;
mov.b32 %r9816, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+140], {%r1164, %r9816};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9731;
mov.b32 {blow,bhigh}, %r9730;
mov.b32 %r1170, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9731;
mov.b32 {blow,bhigh}, %r9730;
mov.b32 %r9784, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+148], {%r1170, %r9784};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9729;
mov.b32 {blow,bhigh}, %r9728;
mov.b32 %r1176, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9729;
mov.b32 {blow,bhigh}, %r9728;
mov.b32 %r9824, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+156], {%r1176, %r9824};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9727;
mov.b32 {blow,bhigh}, %r9726;
mov.b32 %r1182, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9727;
mov.b32 {blow,bhigh}, %r9726;
mov.b32 %r9792, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+164], {%r1182, %r9792};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9725;
mov.b32 {blow,bhigh}, %r9724;
mov.b32 %r1188, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9725;
mov.b32 {blow,bhigh}, %r9724;
mov.b32 %r9808, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+172], {%r1188, %r9808};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9723;
mov.b32 {blow,bhigh}, %r9722;
mov.b32 %r1194, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9723;
mov.b32 {blow,bhigh}, %r9722;
mov.b32 %r9776, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+180], {%r1194, %r9776};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9721;
mov.b32 {blow,bhigh}, %r9720;
mov.b32 %r1200, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9721;
mov.b32 {blow,bhigh}, %r9720;
mov.b32 %r9828, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+188], {%r1200, %r9828};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9719;
mov.b32 {blow,bhigh}, %r9718;
mov.b32 %r1206, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9719;
mov.b32 {blow,bhigh}, %r9718;
mov.b32 %r9796, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+196], {%r1206, %r9796};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9717;
mov.b32 {blow,bhigh}, %r9716;
mov.b32 %r1212, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9717;
mov.b32 {blow,bhigh}, %r9716;
mov.b32 %r9812, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+204], {%r1212, %r9812};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9715;
mov.b32 {blow,bhigh}, %r9714;
mov.b32 %r1218, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9715;
mov.b32 {blow,bhigh}, %r9714;
mov.b32 %r9780, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+212], {%r1218, %r9780};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9713;
mov.b32 {blow,bhigh}, %r9712;
mov.b32 %r1224, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9713;
mov.b32 {blow,bhigh}, %r9712;
mov.b32 %r9820, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+220], {%r1224, %r9820};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9711;
mov.b32 {blow,bhigh}, %r9710;
mov.b32 %r1230, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9711;
mov.b32 {blow,bhigh}, %r9710;
mov.b32 %r9788, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+228], {%r1230, %r9788};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9709;
mov.b32 {blow,bhigh}, %r9708;
mov.b32 %r1236, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9709;
mov.b32 {blow,bhigh}, %r9708;
mov.b32 %r9804, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+236], {%r1236, %r9804};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9707;
mov.b32 {blow,bhigh}, %r9706;
mov.b32 %r1242, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9707;
mov.b32 {blow,bhigh}, %r9706;
mov.b32 %r9772, {ahigh,bhigh};}


	st.local.v2.u32 [%rd279+244], {%r1242, %r9772};
setp.ne.s32	%p7, %r9702, 1;
@%p7 bra BB1_10;

add.s64 %rd280, %rd1, 4;
st.local.u32 [%rd1], %r9833;
st.local.u32 [%rd280], %r1056;
st.local.u32 [%rd280+4], %r9801;
st.local.u32 [%rd280+8], %r1062;
st.local.v4.u32 [%rd280+12], {%r9817, %r1068, %r9785, %r1074};
st.local.v4.u32 [%rd280+28], {%r9825, %r1080, %r9793, %r1086};
st.local.v4.u32 [%rd280+44], {%r9809, %r1092, %r9777, %r1098};
st.local.v4.u32 [%rd280+60], {%r9829, %r1104, %r9797, %r1110};
st.local.v4.u32 [%rd280+76], {%r9813, %r1116, %r9781, %r1122};
st.local.v4.u32 [%rd280+92], {%r9821, %r1128, %r9789, %r1134};
st.local.v4.u32 [%rd280+108], {%r9805, %r1140, %r9773, %r1146};
st.local.v4.u32 [%rd280+124], {%r9832, %r1152, %r9800, %r1158};
st.local.v4.u32 [%rd280+140], {%r9816, %r1164, %r9784, %r1170};
st.local.v4.u32 [%rd280+156], {%r9824, %r1176, %r9792, %r1182};
st.local.v4.u32 [%rd280+172], {%r9808, %r1188, %r9776, %r1194};
st.local.v4.u32 [%rd280+188], {%r9828, %r1200, %r9796, %r1206};
st.local.v4.u32 [%rd280+204], {%r9812, %r1212, %r9780, %r1218};
st.local.v4.u32 [%rd280+220], {%r9820, %r1224, %r9788, %r1230};
st.local.v4.u32 [%rd280+236], {%r9804, %r1236, %r9772, %r1242};
mov.u32 %r9770, %r1242;
mov.u32 %r9771, %r1146;
mov.u32 %r9774, %r1194;
mov.u32 %r9775, %r1098;
mov.u32 %r9778, %r1218;
mov.u32 %r9779, %r1122;
mov.u32 %r9782, %r1170;
mov.u32 %r9783, %r1074;
mov.u32 %r9786, %r1230;
mov.u32 %r9787, %r1134;
mov.u32 %r9790, %r1182;
mov.u32 %r9791, %r1086;
mov.u32 %r9794, %r1206;
mov.u32 %r9795, %r1110;
mov.u32 %r9798, %r1158;
mov.u32 %r9799, %r1062;
mov.u32 %r9802, %r1236;
mov.u32 %r9803, %r1140;
mov.u32 %r9806, %r1188;
mov.u32 %r9807, %r1092;
mov.u32 %r9810, %r1212;
mov.u32 %r9811, %r1116;
mov.u32 %r9814, %r1164;
mov.u32 %r9815, %r1068;
mov.u32 %r9818, %r1224;
mov.u32 %r9819, %r1128;
mov.u32 %r9822, %r1176;
mov.u32 %r9823, %r1080;
mov.u32 %r9826, %r1200;
mov.u32 %r9827, %r1104;
mov.u32 %r9830, %r1152;
mov.u32 %r9831, %r1056;
bra.uni BB1_12;

BB1_10:
mov.u32 %r9770, %r9772;
mov.u32 %r9771, %r9773;
mov.u32 %r9772, %r1242;
mov.u32 %r9773, %r1146;
mov.u32 %r9774, %r9776;
mov.u32 %r9775, %r9777;
mov.u32 %r9776, %r1194;
mov.u32 %r9777, %r1098;
mov.u32 %r9778, %r9780;
mov.u32 %r9779, %r9781;
mov.u32 %r9780, %r1218;
mov.u32 %r9781, %r1122;
mov.u32 %r9782, %r9784;
mov.u32 %r9783, %r9785;
mov.u32 %r9784, %r1170;
mov.u32 %r9785, %r1074;
mov.u32 %r9786, %r9788;
mov.u32 %r9787, %r9789;
mov.u32 %r9788, %r1230;
mov.u32 %r9789, %r1134;
mov.u32 %r9790, %r9792;
mov.u32 %r9791, %r9793;
mov.u32 %r9792, %r1182;
mov.u32 %r9793, %r1086;
mov.u32 %r9794, %r9796;
mov.u32 %r9795, %r9797;
mov.u32 %r9796, %r1206;
mov.u32 %r9797, %r1110;
mov.u32 %r9798, %r9800;
mov.u32 %r9799, %r9801;
mov.u32 %r9800, %r1158;
mov.u32 %r9801, %r1062;
mov.u32 %r9802, %r9804;
mov.u32 %r9803, %r9805;
mov.u32 %r9804, %r1236;
mov.u32 %r9805, %r1140;
mov.u32 %r9806, %r9808;
mov.u32 %r9807, %r9809;
mov.u32 %r9808, %r1188;
mov.u32 %r9809, %r1092;
mov.u32 %r9810, %r9812;
mov.u32 %r9811, %r9813;
mov.u32 %r9812, %r1212;
mov.u32 %r9813, %r1116;
mov.u32 %r9814, %r9816;
mov.u32 %r9815, %r9817;
mov.u32 %r9816, %r1164;
mov.u32 %r9817, %r1068;
mov.u32 %r9818, %r9820;
mov.u32 %r9819, %r9821;
mov.u32 %r9820, %r1224;
mov.u32 %r9821, %r1128;
mov.u32 %r9822, %r9824;
mov.u32 %r9823, %r9825;
mov.u32 %r9824, %r1176;
mov.u32 %r9825, %r1080;
mov.u32 %r9826, %r9828;
mov.u32 %r9827, %r9829;
mov.u32 %r9828, %r1200;
mov.u32 %r9829, %r1104;
mov.u32 %r9830, %r9832;
mov.u32 %r9831, %r9833;
mov.u32 %r9832, %r1152;
mov.u32 %r9833, %r1056;

BB1_12:
mov.u32 %r9703, %tid.y;

	{add.f16x2 %r1248,%r9833,%r9832;
}

	
	{add.f16x2 %r1251,%r9831,%r9830;
}

	
	{sub.f16x2 %r1254,%r9833,%r9832;
}

	
	{sub.f16x2 %r1257,%r9831,%r9830;
}

	
	{add.f16x2 %r1260,%r9829,%r9828;
}

	
	{add.f16x2 %r1263,%r9827,%r9826;
}

	
	{sub.f16x2 %r1266,%r9829,%r9828;
}

	
	{sub.f16x2 %r1269,%r9827,%r9826;
}

	
	{xor.b32 %r1272,%r1266,0x80008000;
}

	
	{add.f16x2 %r1274,%r1248,%r1260;
}

	
	{add.f16x2 %r1277,%r1251,%r1263;
}

	
	{sub.f16x2 %r1280,%r1248,%r1260;
}

	
	{sub.f16x2 %r1283,%r1251,%r1263;
}

	
	{add.f16x2 %r1286,%r1254,%r1269;
}

	
	{add.f16x2 %r1289,%r1257,%r1272;
}

	
	{sub.f16x2 %r1292,%r1254,%r1269;
}

	
	{sub.f16x2 %r1295,%r1257,%r1272;
}

	
	{add.f16x2 %r1298,%r9825,%r9824;
}

	
	{add.f16x2 %r1301,%r9823,%r9822;
}

	
	{sub.f16x2 %r1304,%r9825,%r9824;
}

	
	{sub.f16x2 %r1307,%r9823,%r9822;
}

	
	{add.f16x2 %r1310,%r9821,%r9820;
}

	
	{add.f16x2 %r1313,%r9819,%r9818;
}

	
	{sub.f16x2 %r1316,%r9821,%r9820;
}

	
	{sub.f16x2 %r1319,%r9819,%r9818;
}

	
	{xor.b32 %r1322,%r1316,0x80008000;
}

	
	{add.f16x2 %r1324,%r1298,%r1310;
}

	
	{add.f16x2 %r1327,%r1301,%r1313;
}

	
	{sub.f16x2 %r1330,%r1298,%r1310;
}

	
	{sub.f16x2 %r1333,%r1301,%r1313;
}

	
	{add.f16x2 %r1336,%r1304,%r1319;
}

	
	{add.f16x2 %r1339,%r1307,%r1322;
}

	
	{sub.f16x2 %r1342,%r1304,%r1319;
}

	
	{sub.f16x2 %r1345,%r1307,%r1322;
}

	mov.f32 %f247, 0f3F3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f247;
cvt.rn.f16.f32 high, %f247;
mov.b32 %r1348, {low,high};}


	mov.f32 %f281, 0fBF3504F3;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1349, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1352, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1353, {low,high};}


	
	{mul.f16x2 %r1362,%r1336,%r1348;
}

	
	{mul.f16x2 %r1365,%r1339,%r1349;
}

	
	{sub.f16x2 %r1368,%r1362,%r1365;
}

	
	{mul.f16x2 %r1371,%r1336,%r1349;
}

	
	{fma.rn.f16x2 %r1374,%r1339,%r1348,%r1371;
}

	
	{xor.b32 %r1378,%r1330,0x80008000;
}

	
	{mul.f16x2 %r1380,%r1342,%r1352;
}

	
	{mul.f16x2 %r1383,%r1345,%r1353;
}

	
	{sub.f16x2 %r1386,%r1380,%r1383;
}

	
	{mul.f16x2 %r1389,%r1342,%r1353;
}

	
	{fma.rn.f16x2 %r1392,%r1345,%r1352,%r1389;
}

	
	{add.f16x2 %r1396,%r1274,%r1324;
}

	
	{add.f16x2 %r1399,%r1277,%r1327;
}

	
	{sub.f16x2 %r1402,%r1274,%r1324;
}

	
	{sub.f16x2 %r1405,%r1277,%r1327;
}

	
	{add.f16x2 %r1408,%r1286,%r1368;
}

	
	{add.f16x2 %r1411,%r1289,%r1374;
}

	
	{sub.f16x2 %r1414,%r1286,%r1368;
}

	
	{sub.f16x2 %r1417,%r1289,%r1374;
}

	
	{add.f16x2 %r1420,%r1280,%r1333;
}

	
	{add.f16x2 %r1423,%r1283,%r1378;
}

	
	{sub.f16x2 %r1426,%r1280,%r1333;
}

	
	{sub.f16x2 %r1429,%r1283,%r1378;
}

	
	{add.f16x2 %r1432,%r1292,%r1386;
}

	
	{add.f16x2 %r1435,%r1295,%r1392;
}

	
	{sub.f16x2 %r1438,%r1292,%r1386;
}

	
	{sub.f16x2 %r1441,%r1295,%r1392;
}

	
	{add.f16x2 %r1444,%r9817,%r9816;
}

	
	{add.f16x2 %r1447,%r9815,%r9814;
}

	
	{sub.f16x2 %r1450,%r9817,%r9816;
}

	
	{sub.f16x2 %r1453,%r9815,%r9814;
}

	
	{add.f16x2 %r1456,%r9813,%r9812;
}

	
	{add.f16x2 %r1459,%r9811,%r9810;
}

	
	{sub.f16x2 %r1462,%r9813,%r9812;
}

	
	{sub.f16x2 %r1465,%r9811,%r9810;
}

	
	{xor.b32 %r1468,%r1462,0x80008000;
}

	
	{add.f16x2 %r1470,%r1444,%r1456;
}

	
	{add.f16x2 %r1473,%r1447,%r1459;
}

	
	{sub.f16x2 %r1476,%r1444,%r1456;
}

	
	{sub.f16x2 %r1479,%r1447,%r1459;
}

	
	{add.f16x2 %r1482,%r1450,%r1465;
}

	
	{add.f16x2 %r1485,%r1453,%r1468;
}

	
	{sub.f16x2 %r1488,%r1450,%r1465;
}

	
	{sub.f16x2 %r1491,%r1453,%r1468;
}

	
	{add.f16x2 %r1494,%r9809,%r9808;
}

	
	{add.f16x2 %r1497,%r9807,%r9806;
}

	
	{sub.f16x2 %r1500,%r9809,%r9808;
}

	
	{sub.f16x2 %r1503,%r9807,%r9806;
}

	
	{add.f16x2 %r1506,%r9805,%r9804;
}

	
	{add.f16x2 %r1509,%r9803,%r9802;
}

	
	{sub.f16x2 %r1512,%r9805,%r9804;
}

	
	{sub.f16x2 %r1515,%r9803,%r9802;
}

	
	{xor.b32 %r1518,%r1512,0x80008000;
}

	
	{add.f16x2 %r1520,%r1494,%r1506;
}

	
	{add.f16x2 %r1523,%r1497,%r1509;
}

	
	{sub.f16x2 %r1526,%r1494,%r1506;
}

	
	{sub.f16x2 %r1529,%r1497,%r1509;
}

	
	{add.f16x2 %r1532,%r1500,%r1515;
}

	
	{add.f16x2 %r1535,%r1503,%r1518;
}

	
	{sub.f16x2 %r1538,%r1500,%r1515;
}

	
	{sub.f16x2 %r1541,%r1503,%r1518;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f247;
cvt.rn.f16.f32 high, %f247;
mov.b32 %r1544, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1545, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1548, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1549, {low,high};}


	
	{mul.f16x2 %r1558,%r1532,%r1544;
}

	
	{mul.f16x2 %r1561,%r1535,%r1545;
}

	
	{sub.f16x2 %r1564,%r1558,%r1561;
}

	
	{mul.f16x2 %r1567,%r1532,%r1545;
}

	
	{fma.rn.f16x2 %r1570,%r1535,%r1544,%r1567;
}

	
	{xor.b32 %r1574,%r1526,0x80008000;
}

	
	{mul.f16x2 %r1576,%r1538,%r1548;
}

	
	{mul.f16x2 %r1579,%r1541,%r1549;
}

	
	{sub.f16x2 %r1582,%r1576,%r1579;
}

	
	{mul.f16x2 %r1585,%r1538,%r1549;
}

	
	{fma.rn.f16x2 %r1588,%r1541,%r1548,%r1585;
}

	
	{add.f16x2 %r1592,%r1470,%r1520;
}

	
	{add.f16x2 %r1595,%r1473,%r1523;
}

	
	{sub.f16x2 %r1598,%r1470,%r1520;
}

	
	{sub.f16x2 %r1601,%r1473,%r1523;
}

	
	{add.f16x2 %r1604,%r1482,%r1564;
}

	
	{add.f16x2 %r1607,%r1485,%r1570;
}

	
	{sub.f16x2 %r1610,%r1482,%r1564;
}

	
	{sub.f16x2 %r1613,%r1485,%r1570;
}

	
	{add.f16x2 %r1616,%r1476,%r1529;
}

	
	{add.f16x2 %r1619,%r1479,%r1574;
}

	
	{sub.f16x2 %r1622,%r1476,%r1529;
}

	
	{sub.f16x2 %r1625,%r1479,%r1574;
}

	
	{add.f16x2 %r1628,%r1488,%r1582;
}

	
	{add.f16x2 %r1631,%r1491,%r1588;
}

	
	{sub.f16x2 %r1634,%r1488,%r1582;
}

	
	{sub.f16x2 %r1637,%r1491,%r1588;
}

	mov.f32 %f239, 0f3F6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f239;
cvt.rn.f16.f32 high, %f239;
mov.b32 %r1640, {low,high};}


	mov.f32 %f289, 0fBEC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r1641, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f247;
cvt.rn.f16.f32 high, %f247;
mov.b32 %r1642, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1643, {low,high};}


	mov.f32 %f255, 0f3EC3EF15;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f255;
cvt.rn.f16.f32 high, %f255;
mov.b32 %r1644, {low,high};}


	mov.f32 %f287, 0fBF6C835E;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r1645, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r1648, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r1649, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1650, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1651, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r1652, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r1653, {low,high};}


	
	{mul.f16x2 %r1670,%r1604,%r1640;
}

	
	{mul.f16x2 %r1673,%r1607,%r1641;
}

	
	{sub.f16x2 %r1676,%r1670,%r1673;
}

	
	{mul.f16x2 %r1679,%r1604,%r1641;
}

	
	{fma.rn.f16x2 %r1682,%r1607,%r1640,%r1679;
}

	
	{mul.f16x2 %r1686,%r1616,%r1642;
}

	
	{mul.f16x2 %r1689,%r1619,%r1643;
}

	
	{sub.f16x2 %r1692,%r1686,%r1689;
}

	
	{mul.f16x2 %r1695,%r1616,%r1643;
}

	
	{fma.rn.f16x2 %r1698,%r1619,%r1642,%r1695;
}

	
	{mul.f16x2 %r1702,%r1628,%r1644;
}

	
	{mul.f16x2 %r1705,%r1631,%r1645;
}

	
	{sub.f16x2 %r1708,%r1702,%r1705;
}

	
	{mul.f16x2 %r1711,%r1628,%r1645;
}

	
	{fma.rn.f16x2 %r1714,%r1631,%r1644,%r1711;
}

	
	{xor.b32 %r1718,%r1598,0x80008000;
}

	
	{mul.f16x2 %r1720,%r1610,%r1648;
}

	
	{mul.f16x2 %r1723,%r1613,%r1649;
}

	
	{sub.f16x2 %r1726,%r1720,%r1723;
}

	
	{mul.f16x2 %r1729,%r1610,%r1649;
}

	
	{fma.rn.f16x2 %r1732,%r1613,%r1648,%r1729;
}

	
	{mul.f16x2 %r1736,%r1622,%r1650;
}

	
	{mul.f16x2 %r1739,%r1625,%r1651;
}

	
	{sub.f16x2 %r1742,%r1736,%r1739;
}

	
	{mul.f16x2 %r1745,%r1622,%r1651;
}

	
	{fma.rn.f16x2 %r1748,%r1625,%r1650,%r1745;
}

	
	{mul.f16x2 %r1752,%r1634,%r1652;
}

	
	{mul.f16x2 %r1755,%r1637,%r1653;
}

	
	{sub.f16x2 %r1758,%r1752,%r1755;
}

	
	{mul.f16x2 %r1761,%r1634,%r1653;
}

	
	{fma.rn.f16x2 %r1764,%r1637,%r1652,%r1761;
}

	
	{add.f16x2 %r1768,%r1396,%r1592;
}

	
	{add.f16x2 %r1771,%r1399,%r1595;
}

	
	{sub.f16x2 %r1774,%r1396,%r1592;
}

	
	{sub.f16x2 %r1777,%r1399,%r1595;
}

	
	{add.f16x2 %r1780,%r1408,%r1676;
}

	
	{add.f16x2 %r1783,%r1411,%r1682;
}

	
	{sub.f16x2 %r1786,%r1408,%r1676;
}

	
	{sub.f16x2 %r1789,%r1411,%r1682;
}

	
	{add.f16x2 %r1792,%r1420,%r1692;
}

	
	{add.f16x2 %r1795,%r1423,%r1698;
}

	
	{sub.f16x2 %r1798,%r1420,%r1692;
}

	
	{sub.f16x2 %r1801,%r1423,%r1698;
}

	
	{add.f16x2 %r1804,%r1432,%r1708;
}

	
	{add.f16x2 %r1807,%r1435,%r1714;
}

	
	{sub.f16x2 %r1810,%r1432,%r1708;
}

	
	{sub.f16x2 %r1813,%r1435,%r1714;
}

	
	{add.f16x2 %r1816,%r1402,%r1601;
}

	
	{add.f16x2 %r1819,%r1405,%r1718;
}

	
	{sub.f16x2 %r1822,%r1402,%r1601;
}

	
	{sub.f16x2 %r1825,%r1405,%r1718;
}

	
	{add.f16x2 %r1828,%r1414,%r1726;
}

	
	{add.f16x2 %r1831,%r1417,%r1732;
}

	
	{sub.f16x2 %r1834,%r1414,%r1726;
}

	
	{sub.f16x2 %r1837,%r1417,%r1732;
}

	
	{add.f16x2 %r1840,%r1426,%r1742;
}

	
	{add.f16x2 %r1843,%r1429,%r1748;
}

	
	{sub.f16x2 %r1846,%r1426,%r1742;
}

	
	{sub.f16x2 %r1849,%r1429,%r1748;
}

	
	{add.f16x2 %r1852,%r1438,%r1758;
}

	
	{add.f16x2 %r1855,%r1441,%r1764;
}

	
	{sub.f16x2 %r1858,%r1438,%r1758;
}

	
	{sub.f16x2 %r1861,%r1441,%r1764;
}

	
	{add.f16x2 %r1864,%r9801,%r9800;
}

	
	{add.f16x2 %r1867,%r9799,%r9798;
}

	
	{sub.f16x2 %r1870,%r9801,%r9800;
}

	
	{sub.f16x2 %r1873,%r9799,%r9798;
}

	
	{add.f16x2 %r1876,%r9797,%r9796;
}

	
	{add.f16x2 %r1879,%r9795,%r9794;
}

	
	{sub.f16x2 %r1882,%r9797,%r9796;
}

	
	{sub.f16x2 %r1885,%r9795,%r9794;
}

	
	{xor.b32 %r1888,%r1882,0x80008000;
}

	
	{add.f16x2 %r1890,%r1864,%r1876;
}

	
	{add.f16x2 %r1893,%r1867,%r1879;
}

	
	{sub.f16x2 %r1896,%r1864,%r1876;
}

	
	{sub.f16x2 %r1899,%r1867,%r1879;
}

	
	{add.f16x2 %r1902,%r1870,%r1885;
}

	
	{add.f16x2 %r1905,%r1873,%r1888;
}

	
	{sub.f16x2 %r1908,%r1870,%r1885;
}

	
	{sub.f16x2 %r1911,%r1873,%r1888;
}

	
	{add.f16x2 %r1914,%r9793,%r9792;
}

	
	{add.f16x2 %r1917,%r9791,%r9790;
}

	
	{sub.f16x2 %r1920,%r9793,%r9792;
}

	
	{sub.f16x2 %r1923,%r9791,%r9790;
}

	
	{add.f16x2 %r1926,%r9789,%r9788;
}

	
	{add.f16x2 %r1929,%r9787,%r9786;
}

	
	{sub.f16x2 %r1932,%r9789,%r9788;
}

	
	{sub.f16x2 %r1935,%r9787,%r9786;
}

	
	{xor.b32 %r1938,%r1932,0x80008000;
}

	
	{add.f16x2 %r1940,%r1914,%r1926;
}

	
	{add.f16x2 %r1943,%r1917,%r1929;
}

	
	{sub.f16x2 %r1946,%r1914,%r1926;
}

	
	{sub.f16x2 %r1949,%r1917,%r1929;
}

	
	{add.f16x2 %r1952,%r1920,%r1935;
}

	
	{add.f16x2 %r1955,%r1923,%r1938;
}

	
	{sub.f16x2 %r1958,%r1920,%r1935;
}

	
	{sub.f16x2 %r1961,%r1923,%r1938;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f247;
cvt.rn.f16.f32 high, %f247;
mov.b32 %r1964, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1965, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1968, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r1969, {low,high};}


	
	{mul.f16x2 %r1978,%r1952,%r1964;
}

	
	{mul.f16x2 %r1981,%r1955,%r1965;
}

	
	{sub.f16x2 %r1984,%r1978,%r1981;
}

	
	{mul.f16x2 %r1987,%r1952,%r1965;
}

	
	{fma.rn.f16x2 %r1990,%r1955,%r1964,%r1987;
}

	
	{xor.b32 %r1994,%r1946,0x80008000;
}

	
	{mul.f16x2 %r1996,%r1958,%r1968;
}

	
	{mul.f16x2 %r1999,%r1961,%r1969;
}

	
	{sub.f16x2 %r2002,%r1996,%r1999;
}

	
	{mul.f16x2 %r2005,%r1958,%r1969;
}

	
	{fma.rn.f16x2 %r2008,%r1961,%r1968,%r2005;
}

	
	{add.f16x2 %r2012,%r1890,%r1940;
}

	
	{add.f16x2 %r2015,%r1893,%r1943;
}

	
	{sub.f16x2 %r2018,%r1890,%r1940;
}

	
	{sub.f16x2 %r2021,%r1893,%r1943;
}

	
	{add.f16x2 %r2024,%r1902,%r1984;
}

	
	{add.f16x2 %r2027,%r1905,%r1990;
}

	
	{sub.f16x2 %r2030,%r1902,%r1984;
}

	
	{sub.f16x2 %r2033,%r1905,%r1990;
}

	
	{add.f16x2 %r2036,%r1896,%r1949;
}

	
	{add.f16x2 %r2039,%r1899,%r1994;
}

	
	{sub.f16x2 %r2042,%r1896,%r1949;
}

	
	{sub.f16x2 %r2045,%r1899,%r1994;
}

	
	{add.f16x2 %r2048,%r1908,%r2002;
}

	
	{add.f16x2 %r2051,%r1911,%r2008;
}

	
	{sub.f16x2 %r2054,%r1908,%r2002;
}

	
	{sub.f16x2 %r2057,%r1911,%r2008;
}

	
	{add.f16x2 %r2060,%r9785,%r9784;
}

	
	{add.f16x2 %r2063,%r9783,%r9782;
}

	
	{sub.f16x2 %r2066,%r9785,%r9784;
}

	
	{sub.f16x2 %r2069,%r9783,%r9782;
}

	
	{add.f16x2 %r2072,%r9781,%r9780;
}

	
	{add.f16x2 %r2075,%r9779,%r9778;
}

	
	{sub.f16x2 %r2078,%r9781,%r9780;
}

	
	{sub.f16x2 %r2081,%r9779,%r9778;
}

	
	{xor.b32 %r2084,%r2078,0x80008000;
}

	
	{add.f16x2 %r2086,%r2060,%r2072;
}

	
	{add.f16x2 %r2089,%r2063,%r2075;
}

	
	{sub.f16x2 %r2092,%r2060,%r2072;
}

	
	{sub.f16x2 %r2095,%r2063,%r2075;
}

	
	{add.f16x2 %r2098,%r2066,%r2081;
}

	
	{add.f16x2 %r2101,%r2069,%r2084;
}

	
	{sub.f16x2 %r2104,%r2066,%r2081;
}

	
	{sub.f16x2 %r2107,%r2069,%r2084;
}

	
	{add.f16x2 %r2110,%r9777,%r9776;
}

	
	{add.f16x2 %r2113,%r9775,%r9774;
}

	
	{sub.f16x2 %r2116,%r9777,%r9776;
}

	
	{sub.f16x2 %r2119,%r9775,%r9774;
}

	
	{add.f16x2 %r2122,%r9773,%r9772;
}

	
	{add.f16x2 %r2125,%r9771,%r9770;
}

	
	{sub.f16x2 %r2128,%r9773,%r9772;
}

	
	{sub.f16x2 %r2131,%r9771,%r9770;
}

	
	{xor.b32 %r2134,%r2128,0x80008000;
}

	
	{add.f16x2 %r2136,%r2110,%r2122;
}

	
	{add.f16x2 %r2139,%r2113,%r2125;
}

	
	{sub.f16x2 %r2142,%r2110,%r2122;
}

	
	{sub.f16x2 %r2145,%r2113,%r2125;
}

	
	{add.f16x2 %r2148,%r2116,%r2131;
}

	
	{add.f16x2 %r2151,%r2119,%r2134;
}

	
	{sub.f16x2 %r2154,%r2116,%r2131;
}

	
	{sub.f16x2 %r2157,%r2119,%r2134;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f247;
cvt.rn.f16.f32 high, %f247;
mov.b32 %r2160, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2161, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2164, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2165, {low,high};}


	
	{mul.f16x2 %r2174,%r2148,%r2160;
}

	
	{mul.f16x2 %r2177,%r2151,%r2161;
}

	
	{sub.f16x2 %r2180,%r2174,%r2177;
}

	
	{mul.f16x2 %r2183,%r2148,%r2161;
}

	
	{fma.rn.f16x2 %r2186,%r2151,%r2160,%r2183;
}

	
	{xor.b32 %r2190,%r2142,0x80008000;
}

	
	{mul.f16x2 %r2192,%r2154,%r2164;
}

	
	{mul.f16x2 %r2195,%r2157,%r2165;
}

	
	{sub.f16x2 %r2198,%r2192,%r2195;
}

	
	{mul.f16x2 %r2201,%r2154,%r2165;
}

	
	{fma.rn.f16x2 %r2204,%r2157,%r2164,%r2201;
}

	
	{add.f16x2 %r2208,%r2086,%r2136;
}

	
	{add.f16x2 %r2211,%r2089,%r2139;
}

	
	{sub.f16x2 %r2214,%r2086,%r2136;
}

	
	{sub.f16x2 %r2217,%r2089,%r2139;
}

	
	{add.f16x2 %r2220,%r2098,%r2180;
}

	
	{add.f16x2 %r2223,%r2101,%r2186;
}

	
	{sub.f16x2 %r2226,%r2098,%r2180;
}

	
	{sub.f16x2 %r2229,%r2101,%r2186;
}

	
	{add.f16x2 %r2232,%r2092,%r2145;
}

	
	{add.f16x2 %r2235,%r2095,%r2190;
}

	
	{sub.f16x2 %r2238,%r2092,%r2145;
}

	
	{sub.f16x2 %r2241,%r2095,%r2190;
}

	
	{add.f16x2 %r2244,%r2104,%r2198;
}

	
	{add.f16x2 %r2247,%r2107,%r2204;
}

	
	{sub.f16x2 %r2250,%r2104,%r2198;
}

	
	{sub.f16x2 %r2253,%r2107,%r2204;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f239;
cvt.rn.f16.f32 high, %f239;
mov.b32 %r2256, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r2257, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f247;
cvt.rn.f16.f32 high, %f247;
mov.b32 %r2258, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2259, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f255;
cvt.rn.f16.f32 high, %f255;
mov.b32 %r2260, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r2261, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r2264, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r2265, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2266, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2267, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r2268, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r2269, {low,high};}


	
	{mul.f16x2 %r2286,%r2220,%r2256;
}

	
	{mul.f16x2 %r2289,%r2223,%r2257;
}

	
	{sub.f16x2 %r2292,%r2286,%r2289;
}

	
	{mul.f16x2 %r2295,%r2220,%r2257;
}

	
	{fma.rn.f16x2 %r2298,%r2223,%r2256,%r2295;
}

	
	{mul.f16x2 %r2302,%r2232,%r2258;
}

	
	{mul.f16x2 %r2305,%r2235,%r2259;
}

	
	{sub.f16x2 %r2308,%r2302,%r2305;
}

	
	{mul.f16x2 %r2311,%r2232,%r2259;
}

	
	{fma.rn.f16x2 %r2314,%r2235,%r2258,%r2311;
}

	
	{mul.f16x2 %r2318,%r2244,%r2260;
}

	
	{mul.f16x2 %r2321,%r2247,%r2261;
}

	
	{sub.f16x2 %r2324,%r2318,%r2321;
}

	
	{mul.f16x2 %r2327,%r2244,%r2261;
}

	
	{fma.rn.f16x2 %r2330,%r2247,%r2260,%r2327;
}

	
	{xor.b32 %r2334,%r2214,0x80008000;
}

	
	{mul.f16x2 %r2336,%r2226,%r2264;
}

	
	{mul.f16x2 %r2339,%r2229,%r2265;
}

	
	{sub.f16x2 %r2342,%r2336,%r2339;
}

	
	{mul.f16x2 %r2345,%r2226,%r2265;
}

	
	{fma.rn.f16x2 %r2348,%r2229,%r2264,%r2345;
}

	
	{mul.f16x2 %r2352,%r2238,%r2266;
}

	
	{mul.f16x2 %r2355,%r2241,%r2267;
}

	
	{sub.f16x2 %r2358,%r2352,%r2355;
}

	
	{mul.f16x2 %r2361,%r2238,%r2267;
}

	
	{fma.rn.f16x2 %r2364,%r2241,%r2266,%r2361;
}

	
	{mul.f16x2 %r2368,%r2250,%r2268;
}

	
	{mul.f16x2 %r2371,%r2253,%r2269;
}

	
	{sub.f16x2 %r2374,%r2368,%r2371;
}

	
	{mul.f16x2 %r2377,%r2250,%r2269;
}

	
	{fma.rn.f16x2 %r2380,%r2253,%r2268,%r2377;
}

	
	{add.f16x2 %r2384,%r2012,%r2208;
}

	
	{add.f16x2 %r2387,%r2015,%r2211;
}

	
	{sub.f16x2 %r2390,%r2012,%r2208;
}

	
	{sub.f16x2 %r2393,%r2015,%r2211;
}

	
	{add.f16x2 %r2396,%r2024,%r2292;
}

	
	{add.f16x2 %r2399,%r2027,%r2298;
}

	
	{sub.f16x2 %r2402,%r2024,%r2292;
}

	
	{sub.f16x2 %r2405,%r2027,%r2298;
}

	
	{add.f16x2 %r2408,%r2036,%r2308;
}

	
	{add.f16x2 %r2411,%r2039,%r2314;
}

	
	{sub.f16x2 %r2414,%r2036,%r2308;
}

	
	{sub.f16x2 %r2417,%r2039,%r2314;
}

	
	{add.f16x2 %r2420,%r2048,%r2324;
}

	
	{add.f16x2 %r2423,%r2051,%r2330;
}

	
	{sub.f16x2 %r2426,%r2048,%r2324;
}

	
	{sub.f16x2 %r2429,%r2051,%r2330;
}

	
	{add.f16x2 %r2432,%r2018,%r2217;
}

	
	{add.f16x2 %r2435,%r2021,%r2334;
}

	
	{sub.f16x2 %r2438,%r2018,%r2217;
}

	
	{sub.f16x2 %r2441,%r2021,%r2334;
}

	
	{add.f16x2 %r2444,%r2030,%r2342;
}

	
	{add.f16x2 %r2447,%r2033,%r2348;
}

	
	{sub.f16x2 %r2450,%r2030,%r2342;
}

	
	{sub.f16x2 %r2453,%r2033,%r2348;
}

	
	{add.f16x2 %r2456,%r2042,%r2358;
}

	
	{add.f16x2 %r2459,%r2045,%r2364;
}

	
	{sub.f16x2 %r2462,%r2042,%r2358;
}

	
	{sub.f16x2 %r2465,%r2045,%r2364;
}

	
	{add.f16x2 %r2468,%r2054,%r2374;
}

	
	{add.f16x2 %r2471,%r2057,%r2380;
}

	
	{sub.f16x2 %r2474,%r2054,%r2374;
}

	
	{sub.f16x2 %r2477,%r2057,%r2380;
}

	mov.f32 %f235, 0f3F7B14BE;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f235;
cvt.rn.f16.f32 high, %f235;
mov.b32 %r2480, {low,high};}


	mov.f32 %f293, 0fBE47C5C2;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f293;
cvt.rn.f16.f32 high, %f293;
mov.b32 %r2481, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f239;
cvt.rn.f16.f32 high, %f239;
mov.b32 %r2482, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r2483, {low,high};}


	mov.f32 %f243, 0f3F54DB31;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f243;
cvt.rn.f16.f32 high, %f243;
mov.b32 %r2484, {low,high};}


	mov.f32 %f285, 0fBF0E39DA;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f285;
cvt.rn.f16.f32 high, %f285;
mov.b32 %r2485, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f247;
cvt.rn.f16.f32 high, %f247;
mov.b32 %r2486, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2487, {low,high};}


	mov.f32 %f251, 0f3F0E39DA;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f251;
cvt.rn.f16.f32 high, %f251;
mov.b32 %r2488, {low,high};}


	mov.f32 %f283, 0fBF54DB31;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f283;
cvt.rn.f16.f32 high, %f283;
mov.b32 %r2489, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f255;
cvt.rn.f16.f32 high, %f255;
mov.b32 %r2490, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r2491, {low,high};}


	mov.f32 %f259, 0f3E47C5C2;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f259;
cvt.rn.f16.f32 high, %f259;
mov.b32 %r2492, {low,high};}


	mov.f32 %f291, 0fBF7B14BE;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f291;
cvt.rn.f16.f32 high, %f291;
mov.b32 %r2493, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f293;
cvt.rn.f16.f32 high, %f293;
mov.b32 %r2496, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f291;
cvt.rn.f16.f32 high, %f291;
mov.b32 %r2497, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r2498, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r2499, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f285;
cvt.rn.f16.f32 high, %f285;
mov.b32 %r2500, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f283;
cvt.rn.f16.f32 high, %f283;
mov.b32 %r2501, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2502, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f281;
cvt.rn.f16.f32 high, %f281;
mov.b32 %r2503, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f283;
cvt.rn.f16.f32 high, %f283;
mov.b32 %r2504, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f285;
cvt.rn.f16.f32 high, %f285;
mov.b32 %r2505, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f287;
cvt.rn.f16.f32 high, %f287;
mov.b32 %r2506, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f289;
cvt.rn.f16.f32 high, %f289;
mov.b32 %r2507, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f291;
cvt.rn.f16.f32 high, %f291;
mov.b32 %r2508, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f293;
cvt.rn.f16.f32 high, %f293;
mov.b32 %r2509, {low,high};}


	
	{mul.f16x2 %r2542,%r2396,%r2480;
}

	
	{mul.f16x2 %r2545,%r2399,%r2481;
}

	
	{sub.f16x2 %r2548,%r2542,%r2545;
}

	
	{mul.f16x2 %r2551,%r2396,%r2481;
}

	
	{fma.rn.f16x2 %r2554,%r2399,%r2480,%r2551;
}

	
	{mul.f16x2 %r2558,%r2408,%r2482;
}

	
	{mul.f16x2 %r2561,%r2411,%r2483;
}

	
	{sub.f16x2 %r2564,%r2558,%r2561;
}

	
	{mul.f16x2 %r2567,%r2408,%r2483;
}

	
	{fma.rn.f16x2 %r2570,%r2411,%r2482,%r2567;
}

	
	{mul.f16x2 %r2574,%r2420,%r2484;
}

	
	{mul.f16x2 %r2577,%r2423,%r2485;
}

	
	{sub.f16x2 %r2580,%r2574,%r2577;
}

	
	{mul.f16x2 %r2583,%r2420,%r2485;
}

	
	{fma.rn.f16x2 %r2586,%r2423,%r2484,%r2583;
}

	
	{mul.f16x2 %r2590,%r2432,%r2486;
}

	
	{mul.f16x2 %r2593,%r2435,%r2487;
}

	
	{sub.f16x2 %r2596,%r2590,%r2593;
}

	
	{mul.f16x2 %r2599,%r2432,%r2487;
}

	
	{fma.rn.f16x2 %r2602,%r2435,%r2486,%r2599;
}

	
	{mul.f16x2 %r2606,%r2444,%r2488;
}

	
	{mul.f16x2 %r2609,%r2447,%r2489;
}

	
	{sub.f16x2 %r2612,%r2606,%r2609;
}

	
	{mul.f16x2 %r2615,%r2444,%r2489;
}

	
	{fma.rn.f16x2 %r2618,%r2447,%r2488,%r2615;
}

	
	{mul.f16x2 %r2622,%r2456,%r2490;
}

	
	{mul.f16x2 %r2625,%r2459,%r2491;
}

	
	{sub.f16x2 %r2628,%r2622,%r2625;
}

	
	{mul.f16x2 %r2631,%r2456,%r2491;
}

	
	{fma.rn.f16x2 %r2634,%r2459,%r2490,%r2631;
}

	
	{mul.f16x2 %r2638,%r2468,%r2492;
}

	
	{mul.f16x2 %r2641,%r2471,%r2493;
}

	
	{sub.f16x2 %r2644,%r2638,%r2641;
}

	
	{mul.f16x2 %r2647,%r2468,%r2493;
}

	
	{fma.rn.f16x2 %r2650,%r2471,%r2492,%r2647;
}

	
	{xor.b32 %r2654,%r2390,0x80008000;
}

	
	{mul.f16x2 %r2656,%r2402,%r2496;
}

	
	{mul.f16x2 %r2659,%r2405,%r2497;
}

	
	{sub.f16x2 %r2662,%r2656,%r2659;
}

	
	{mul.f16x2 %r2665,%r2402,%r2497;
}

	
	{fma.rn.f16x2 %r2668,%r2405,%r2496,%r2665;
}

	
	{mul.f16x2 %r2672,%r2414,%r2498;
}

	
	{mul.f16x2 %r2675,%r2417,%r2499;
}

	
	{sub.f16x2 %r2678,%r2672,%r2675;
}

	
	{mul.f16x2 %r2681,%r2414,%r2499;
}

	
	{fma.rn.f16x2 %r2684,%r2417,%r2498,%r2681;
}

	
	{mul.f16x2 %r2688,%r2426,%r2500;
}

	
	{mul.f16x2 %r2691,%r2429,%r2501;
}

	
	{sub.f16x2 %r2694,%r2688,%r2691;
}

	
	{mul.f16x2 %r2697,%r2426,%r2501;
}

	
	{fma.rn.f16x2 %r2700,%r2429,%r2500,%r2697;
}

	
	{mul.f16x2 %r2704,%r2438,%r2502;
}

	
	{mul.f16x2 %r2707,%r2441,%r2503;
}

	
	{sub.f16x2 %r2710,%r2704,%r2707;
}

	
	{mul.f16x2 %r2713,%r2438,%r2503;
}

	
	{fma.rn.f16x2 %r2716,%r2441,%r2502,%r2713;
}

	
	{mul.f16x2 %r2720,%r2450,%r2504;
}

	
	{mul.f16x2 %r2723,%r2453,%r2505;
}

	
	{sub.f16x2 %r2726,%r2720,%r2723;
}

	
	{mul.f16x2 %r2729,%r2450,%r2505;
}

	
	{fma.rn.f16x2 %r2732,%r2453,%r2504,%r2729;
}

	
	{mul.f16x2 %r2736,%r2462,%r2506;
}

	
	{mul.f16x2 %r2739,%r2465,%r2507;
}

	
	{sub.f16x2 %r2742,%r2736,%r2739;
}

	
	{mul.f16x2 %r2745,%r2462,%r2507;
}

	
	{fma.rn.f16x2 %r2748,%r2465,%r2506,%r2745;
}

	
	{mul.f16x2 %r2752,%r2474,%r2508;
}

	
	{mul.f16x2 %r2755,%r2477,%r2509;
}

	
	{sub.f16x2 %r2758,%r2752,%r2755;
}

	
	{mul.f16x2 %r2761,%r2474,%r2509;
}

	
	{fma.rn.f16x2 %r2764,%r2477,%r2508,%r2761;
}

	
	{add.f16x2 %r2768,%r1768,%r2384;
}

	
	{add.f16x2 %r2771,%r1771,%r2387;
}

	
	{sub.f16x2 %r2774,%r1768,%r2384;
}

	
	{sub.f16x2 %r2777,%r1771,%r2387;
}

	
	{add.f16x2 %r2780,%r1780,%r2548;
}

	
	{add.f16x2 %r2783,%r1783,%r2554;
}

	
	{sub.f16x2 %r2786,%r1780,%r2548;
}

	
	{sub.f16x2 %r2789,%r1783,%r2554;
}

	
	{add.f16x2 %r2792,%r1792,%r2564;
}

	
	{add.f16x2 %r2795,%r1795,%r2570;
}

	
	{sub.f16x2 %r2798,%r1792,%r2564;
}

	
	{sub.f16x2 %r2801,%r1795,%r2570;
}

	
	{add.f16x2 %r2804,%r1804,%r2580;
}

	
	{add.f16x2 %r2807,%r1807,%r2586;
}

	
	{sub.f16x2 %r2810,%r1804,%r2580;
}

	
	{sub.f16x2 %r2813,%r1807,%r2586;
}

	
	{add.f16x2 %r2816,%r1816,%r2596;
}

	
	{add.f16x2 %r2819,%r1819,%r2602;
}

	
	{sub.f16x2 %r2822,%r1816,%r2596;
}

	
	{sub.f16x2 %r2825,%r1819,%r2602;
}

	
	{add.f16x2 %r2828,%r1828,%r2612;
}

	
	{add.f16x2 %r2831,%r1831,%r2618;
}

	
	{sub.f16x2 %r2834,%r1828,%r2612;
}

	
	{sub.f16x2 %r2837,%r1831,%r2618;
}

	
	{add.f16x2 %r2840,%r1840,%r2628;
}

	
	{add.f16x2 %r2843,%r1843,%r2634;
}

	
	{sub.f16x2 %r2846,%r1840,%r2628;
}

	
	{sub.f16x2 %r2849,%r1843,%r2634;
}

	
	{add.f16x2 %r2852,%r1852,%r2644;
}

	
	{add.f16x2 %r2855,%r1855,%r2650;
}

	
	{sub.f16x2 %r2858,%r1852,%r2644;
}

	
	{sub.f16x2 %r2861,%r1855,%r2650;
}

	
	{add.f16x2 %r2864,%r1774,%r2393;
}

	
	{add.f16x2 %r2867,%r1777,%r2654;
}

	
	{sub.f16x2 %r2870,%r1774,%r2393;
}

	
	{sub.f16x2 %r2873,%r1777,%r2654;
}

	
	{add.f16x2 %r2876,%r1786,%r2662;
}

	
	{add.f16x2 %r2879,%r1789,%r2668;
}

	
	{sub.f16x2 %r2882,%r1786,%r2662;
}

	
	{sub.f16x2 %r2885,%r1789,%r2668;
}

	
	{add.f16x2 %r2888,%r1798,%r2678;
}

	
	{add.f16x2 %r2891,%r1801,%r2684;
}

	
	{sub.f16x2 %r2894,%r1798,%r2678;
}

	
	{sub.f16x2 %r2897,%r1801,%r2684;
}

	
	{add.f16x2 %r2900,%r1810,%r2694;
}

	
	{add.f16x2 %r2903,%r1813,%r2700;
}

	
	{sub.f16x2 %r2906,%r1810,%r2694;
}

	
	{sub.f16x2 %r2909,%r1813,%r2700;
}

	
	{add.f16x2 %r2912,%r1822,%r2710;
}

	
	{add.f16x2 %r2915,%r1825,%r2716;
}

	
	{sub.f16x2 %r2918,%r1822,%r2710;
}

	
	{sub.f16x2 %r2921,%r1825,%r2716;
}

	
	{add.f16x2 %r2924,%r1834,%r2726;
}

	
	{add.f16x2 %r2927,%r1837,%r2732;
}

	
	{sub.f16x2 %r2930,%r1834,%r2726;
}

	
	{sub.f16x2 %r2933,%r1837,%r2732;
}

	
	{add.f16x2 %r2936,%r1846,%r2742;
}

	
	{add.f16x2 %r2939,%r1849,%r2748;
}

	
	{sub.f16x2 %r2942,%r1846,%r2742;
}

	
	{sub.f16x2 %r2945,%r1849,%r2748;
}

	
	{add.f16x2 %r2948,%r1858,%r2758;
}

	
	{add.f16x2 %r2951,%r1861,%r2764;
}

	
	{sub.f16x2 %r2954,%r1858,%r2758;
}

	
	{sub.f16x2 %r2957,%r1861,%r2764;
}

	and.b32 %r347, %r9703, 1023;
cvt.rn.f32.u32	%f424, %r347;
mul.f32 %f425, %f424, 0f39490FDB;
cos.approx.f32 %f358, %f425;
sin.approx.f32 %f426, %f425;
neg.f32 %f359, %f426;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f358;
cvt.rn.f16.f32 high, %f359;
mov.b32 %r2960, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r2963, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r2965, {high,high};}


	
	{mul.f16x2 %r2967,%r2783,%r2965;
}

	
	{xor.b32 %r2970,%r2967,0x80008000;
}

	
	{fma.rn.f16x2 %r2972,%r2780,%r2963,%r2970;
}

	
	{mul.f16x2 %r2976,%r2780,%r2965;
}

	
	{fma.rn.f16x2 %r2979,%r2783,%r2963,%r2976;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r2983, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r2985, {high,high};}


	mov.f32 %f420, 0fBF800000;
mov.f32 %f421, 0f3F800000;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r2987, {low,high};}


	
	{mul.f16x2 %r2988,%r2985,%r2987;
}

	
	{mul.f16x2 %r2991,%r2960,%r2983;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r2994, {high,low};}


	
	{fma.rn.f16x2 %r2996,%r2988,%r2994,%r2991;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2996;
mov.b32 %r3000, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2996;
mov.b32 %r3002, {high,high};}


	
	{mul.f16x2 %r3004,%r2795,%r3002;
}

	
	{xor.b32 %r3007,%r3004,0x80008000;
}

	
	{fma.rn.f16x2 %r3009,%r2792,%r3000,%r3007;
}

	
	{mul.f16x2 %r3013,%r2792,%r3002;
}

	
	{fma.rn.f16x2 %r3016,%r2795,%r3000,%r3013;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3020, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3022, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3024, {low,high};}


	
	{mul.f16x2 %r3025,%r3022,%r3024;
}

	
	{mul.f16x2 %r3028,%r2996,%r3020;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2996;
mov.b32 %r3031, {high,low};}


	
	{fma.rn.f16x2 %r3033,%r3025,%r3031,%r3028;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3033;
mov.b32 %r3037, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3033;
mov.b32 %r3039, {high,high};}


	
	{mul.f16x2 %r3041,%r2807,%r3039;
}

	
	{xor.b32 %r3044,%r3041,0x80008000;
}

	
	{fma.rn.f16x2 %r3046,%r2804,%r3037,%r3044;
}

	
	{mul.f16x2 %r3050,%r2804,%r3039;
}

	
	{fma.rn.f16x2 %r3053,%r2807,%r3037,%r3050;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3057, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3059, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3061, {low,high};}


	
	{mul.f16x2 %r3062,%r3059,%r3061;
}

	
	{mul.f16x2 %r3065,%r3033,%r3057;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3033;
mov.b32 %r3068, {high,low};}


	
	{fma.rn.f16x2 %r3070,%r3062,%r3068,%r3065;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3070;
mov.b32 %r3074, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3070;
mov.b32 %r3076, {high,high};}


	
	{mul.f16x2 %r3078,%r2819,%r3076;
}

	
	{xor.b32 %r3081,%r3078,0x80008000;
}

	
	{fma.rn.f16x2 %r3083,%r2816,%r3074,%r3081;
}

	
	{mul.f16x2 %r3087,%r2816,%r3076;
}

	
	{fma.rn.f16x2 %r3090,%r2819,%r3074,%r3087;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3094, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3096, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3098, {low,high};}


	
	{mul.f16x2 %r3099,%r3096,%r3098;
}

	
	{mul.f16x2 %r3102,%r3070,%r3094;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3070;
mov.b32 %r3105, {high,low};}


	
	{fma.rn.f16x2 %r3107,%r3099,%r3105,%r3102;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3107;
mov.b32 %r3111, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3107;
mov.b32 %r3113, {high,high};}


	
	{mul.f16x2 %r3115,%r2831,%r3113;
}

	
	{xor.b32 %r3118,%r3115,0x80008000;
}

	
	{fma.rn.f16x2 %r3120,%r2828,%r3111,%r3118;
}

	
	{mul.f16x2 %r3124,%r2828,%r3113;
}

	
	{fma.rn.f16x2 %r3127,%r2831,%r3111,%r3124;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3131, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3133, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3135, {low,high};}


	
	{mul.f16x2 %r3136,%r3133,%r3135;
}

	
	{mul.f16x2 %r3139,%r3107,%r3131;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3107;
mov.b32 %r3142, {high,low};}


	
	{fma.rn.f16x2 %r3144,%r3136,%r3142,%r3139;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3144;
mov.b32 %r3148, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3144;
mov.b32 %r3150, {high,high};}


	
	{mul.f16x2 %r3152,%r2843,%r3150;
}

	
	{xor.b32 %r3155,%r3152,0x80008000;
}

	
	{fma.rn.f16x2 %r3157,%r2840,%r3148,%r3155;
}

	
	{mul.f16x2 %r3161,%r2840,%r3150;
}

	
	{fma.rn.f16x2 %r3164,%r2843,%r3148,%r3161;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3168, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3170, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3172, {low,high};}


	
	{mul.f16x2 %r3173,%r3170,%r3172;
}

	
	{mul.f16x2 %r3176,%r3144,%r3168;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3144;
mov.b32 %r3179, {high,low};}


	
	{fma.rn.f16x2 %r3181,%r3173,%r3179,%r3176;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3181;
mov.b32 %r3185, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3181;
mov.b32 %r3187, {high,high};}


	
	{mul.f16x2 %r3189,%r2855,%r3187;
}

	
	{xor.b32 %r3192,%r3189,0x80008000;
}

	
	{fma.rn.f16x2 %r3194,%r2852,%r3185,%r3192;
}

	
	{mul.f16x2 %r3198,%r2852,%r3187;
}

	
	{fma.rn.f16x2 %r3201,%r2855,%r3185,%r3198;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3205, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3207, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3209, {low,high};}


	
	{mul.f16x2 %r3210,%r3207,%r3209;
}

	
	{mul.f16x2 %r3213,%r3181,%r3205;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3181;
mov.b32 %r3216, {high,low};}


	
	{fma.rn.f16x2 %r3218,%r3210,%r3216,%r3213;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3218;
mov.b32 %r3222, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3218;
mov.b32 %r3224, {high,high};}


	
	{mul.f16x2 %r3226,%r2867,%r3224;
}

	
	{xor.b32 %r3229,%r3226,0x80008000;
}

	
	{fma.rn.f16x2 %r3231,%r2864,%r3222,%r3229;
}

	
	{mul.f16x2 %r3235,%r2864,%r3224;
}

	
	{fma.rn.f16x2 %r3238,%r2867,%r3222,%r3235;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3242, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3244, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3246, {low,high};}


	
	{mul.f16x2 %r3247,%r3244,%r3246;
}

	
	{mul.f16x2 %r3250,%r3218,%r3242;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3218;
mov.b32 %r3253, {high,low};}


	
	{fma.rn.f16x2 %r3255,%r3247,%r3253,%r3250;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3255;
mov.b32 %r3259, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3255;
mov.b32 %r3261, {high,high};}


	
	{mul.f16x2 %r3263,%r2879,%r3261;
}

	
	{xor.b32 %r3266,%r3263,0x80008000;
}

	
	{fma.rn.f16x2 %r3268,%r2876,%r3259,%r3266;
}

	
	{mul.f16x2 %r3272,%r2876,%r3261;
}

	
	{fma.rn.f16x2 %r3275,%r2879,%r3259,%r3272;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3279, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3281, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3283, {low,high};}


	
	{mul.f16x2 %r3284,%r3281,%r3283;
}

	
	{mul.f16x2 %r3287,%r3255,%r3279;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3255;
mov.b32 %r3290, {high,low};}


	
	{fma.rn.f16x2 %r3292,%r3284,%r3290,%r3287;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3292;
mov.b32 %r3296, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3292;
mov.b32 %r3298, {high,high};}


	
	{mul.f16x2 %r3300,%r2891,%r3298;
}

	
	{xor.b32 %r3303,%r3300,0x80008000;
}

	
	{fma.rn.f16x2 %r3305,%r2888,%r3296,%r3303;
}

	
	{mul.f16x2 %r3309,%r2888,%r3298;
}

	
	{fma.rn.f16x2 %r3312,%r2891,%r3296,%r3309;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3316, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3318, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3320, {low,high};}


	
	{mul.f16x2 %r3321,%r3318,%r3320;
}

	
	{mul.f16x2 %r3324,%r3292,%r3316;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3292;
mov.b32 %r3327, {high,low};}


	
	{fma.rn.f16x2 %r3329,%r3321,%r3327,%r3324;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3329;
mov.b32 %r3333, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3329;
mov.b32 %r3335, {high,high};}


	
	{mul.f16x2 %r3337,%r2903,%r3335;
}

	
	{xor.b32 %r3340,%r3337,0x80008000;
}

	
	{fma.rn.f16x2 %r3342,%r2900,%r3333,%r3340;
}

	
	{mul.f16x2 %r3346,%r2900,%r3335;
}

	
	{fma.rn.f16x2 %r3349,%r2903,%r3333,%r3346;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3353, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3355, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3357, {low,high};}


	
	{mul.f16x2 %r3358,%r3355,%r3357;
}

	
	{mul.f16x2 %r3361,%r3329,%r3353;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3329;
mov.b32 %r3364, {high,low};}


	
	{fma.rn.f16x2 %r3366,%r3358,%r3364,%r3361;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3366;
mov.b32 %r3370, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3366;
mov.b32 %r3372, {high,high};}


	
	{mul.f16x2 %r3374,%r2915,%r3372;
}

	
	{xor.b32 %r3377,%r3374,0x80008000;
}

	
	{fma.rn.f16x2 %r3379,%r2912,%r3370,%r3377;
}

	
	{mul.f16x2 %r3383,%r2912,%r3372;
}

	
	{fma.rn.f16x2 %r3386,%r2915,%r3370,%r3383;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3390, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3392, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3394, {low,high};}


	
	{mul.f16x2 %r3395,%r3392,%r3394;
}

	
	{mul.f16x2 %r3398,%r3366,%r3390;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3366;
mov.b32 %r3401, {high,low};}


	
	{fma.rn.f16x2 %r3403,%r3395,%r3401,%r3398;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3403;
mov.b32 %r3407, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3403;
mov.b32 %r3409, {high,high};}


	
	{mul.f16x2 %r3411,%r2927,%r3409;
}

	
	{xor.b32 %r3414,%r3411,0x80008000;
}

	
	{fma.rn.f16x2 %r3416,%r2924,%r3407,%r3414;
}

	
	{mul.f16x2 %r3420,%r2924,%r3409;
}

	
	{fma.rn.f16x2 %r3423,%r2927,%r3407,%r3420;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3427, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3429, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3431, {low,high};}


	
	{mul.f16x2 %r3432,%r3429,%r3431;
}

	
	{mul.f16x2 %r3435,%r3403,%r3427;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3403;
mov.b32 %r3438, {high,low};}


	
	{fma.rn.f16x2 %r3440,%r3432,%r3438,%r3435;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3440;
mov.b32 %r3444, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3440;
mov.b32 %r3446, {high,high};}


	
	{mul.f16x2 %r3448,%r2939,%r3446;
}

	
	{xor.b32 %r3451,%r3448,0x80008000;
}

	
	{fma.rn.f16x2 %r3453,%r2936,%r3444,%r3451;
}

	
	{mul.f16x2 %r3457,%r2936,%r3446;
}

	
	{fma.rn.f16x2 %r3460,%r2939,%r3444,%r3457;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3464, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3466, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3468, {low,high};}


	
	{mul.f16x2 %r3469,%r3466,%r3468;
}

	
	{mul.f16x2 %r3472,%r3440,%r3464;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3440;
mov.b32 %r3475, {high,low};}


	
	{fma.rn.f16x2 %r3477,%r3469,%r3475,%r3472;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3477;
mov.b32 %r3481, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3477;
mov.b32 %r3483, {high,high};}


	
	{mul.f16x2 %r3485,%r2951,%r3483;
}

	
	{xor.b32 %r3488,%r3485,0x80008000;
}

	
	{fma.rn.f16x2 %r3490,%r2948,%r3481,%r3488;
}

	
	{mul.f16x2 %r3494,%r2948,%r3483;
}

	
	{fma.rn.f16x2 %r3497,%r2951,%r3481,%r3494;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3501, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3503, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3505, {low,high};}


	
	{mul.f16x2 %r3506,%r3503,%r3505;
}

	
	{mul.f16x2 %r3509,%r3477,%r3501;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3477;
mov.b32 %r3512, {high,low};}


	
	{fma.rn.f16x2 %r3514,%r3506,%r3512,%r3509;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3514;
mov.b32 %r3518, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3514;
mov.b32 %r3520, {high,high};}


	
	{mul.f16x2 %r3522,%r2777,%r3520;
}

	
	{xor.b32 %r3525,%r3522,0x80008000;
}

	
	{fma.rn.f16x2 %r3527,%r2774,%r3518,%r3525;
}

	
	{mul.f16x2 %r3531,%r2774,%r3520;
}

	
	{fma.rn.f16x2 %r3534,%r2777,%r3518,%r3531;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3538, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3540, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3542, {low,high};}


	
	{mul.f16x2 %r3543,%r3540,%r3542;
}

	
	{mul.f16x2 %r3546,%r3514,%r3538;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3514;
mov.b32 %r3549, {high,low};}


	
	{fma.rn.f16x2 %r3551,%r3543,%r3549,%r3546;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3551;
mov.b32 %r3555, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3551;
mov.b32 %r3557, {high,high};}


	
	{mul.f16x2 %r3559,%r2789,%r3557;
}

	
	{xor.b32 %r3562,%r3559,0x80008000;
}

	
	{fma.rn.f16x2 %r3564,%r2786,%r3555,%r3562;
}

	
	{mul.f16x2 %r3568,%r2786,%r3557;
}

	
	{fma.rn.f16x2 %r3571,%r2789,%r3555,%r3568;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3575, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3577, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3579, {low,high};}


	
	{mul.f16x2 %r3580,%r3577,%r3579;
}

	
	{mul.f16x2 %r3583,%r3551,%r3575;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3551;
mov.b32 %r3586, {high,low};}


	
	{fma.rn.f16x2 %r3588,%r3580,%r3586,%r3583;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3588;
mov.b32 %r3592, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3588;
mov.b32 %r3594, {high,high};}


	
	{mul.f16x2 %r3596,%r2801,%r3594;
}

	
	{xor.b32 %r3599,%r3596,0x80008000;
}

	
	{fma.rn.f16x2 %r3601,%r2798,%r3592,%r3599;
}

	
	{mul.f16x2 %r3605,%r2798,%r3594;
}

	
	{fma.rn.f16x2 %r3608,%r2801,%r3592,%r3605;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3612, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3614, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3616, {low,high};}


	
	{mul.f16x2 %r3617,%r3614,%r3616;
}

	
	{mul.f16x2 %r3620,%r3588,%r3612;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3588;
mov.b32 %r3623, {high,low};}


	
	{fma.rn.f16x2 %r3625,%r3617,%r3623,%r3620;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3625;
mov.b32 %r3629, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3625;
mov.b32 %r3631, {high,high};}


	
	{mul.f16x2 %r3633,%r2813,%r3631;
}

	
	{xor.b32 %r3636,%r3633,0x80008000;
}

	
	{fma.rn.f16x2 %r3638,%r2810,%r3629,%r3636;
}

	
	{mul.f16x2 %r3642,%r2810,%r3631;
}

	
	{fma.rn.f16x2 %r3645,%r2813,%r3629,%r3642;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3649, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3651, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3653, {low,high};}


	
	{mul.f16x2 %r3654,%r3651,%r3653;
}

	
	{mul.f16x2 %r3657,%r3625,%r3649;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3625;
mov.b32 %r3660, {high,low};}


	
	{fma.rn.f16x2 %r3662,%r3654,%r3660,%r3657;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3662;
mov.b32 %r3666, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3662;
mov.b32 %r3668, {high,high};}


	
	{mul.f16x2 %r3670,%r2825,%r3668;
}

	
	{xor.b32 %r3673,%r3670,0x80008000;
}

	
	{fma.rn.f16x2 %r3675,%r2822,%r3666,%r3673;
}

	
	{mul.f16x2 %r3679,%r2822,%r3668;
}

	
	{fma.rn.f16x2 %r3682,%r2825,%r3666,%r3679;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3686, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3688, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3690, {low,high};}


	
	{mul.f16x2 %r3691,%r3688,%r3690;
}

	
	{mul.f16x2 %r3694,%r3662,%r3686;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3662;
mov.b32 %r3697, {high,low};}


	
	{fma.rn.f16x2 %r3699,%r3691,%r3697,%r3694;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3699;
mov.b32 %r3703, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3699;
mov.b32 %r3705, {high,high};}


	
	{mul.f16x2 %r3707,%r2837,%r3705;
}

	
	{xor.b32 %r3710,%r3707,0x80008000;
}

	
	{fma.rn.f16x2 %r3712,%r2834,%r3703,%r3710;
}

	
	{mul.f16x2 %r3716,%r2834,%r3705;
}

	
	{fma.rn.f16x2 %r3719,%r2837,%r3703,%r3716;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3723, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3725, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3727, {low,high};}


	
	{mul.f16x2 %r3728,%r3725,%r3727;
}

	
	{mul.f16x2 %r3731,%r3699,%r3723;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3699;
mov.b32 %r3734, {high,low};}


	
	{fma.rn.f16x2 %r3736,%r3728,%r3734,%r3731;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3736;
mov.b32 %r3740, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3736;
mov.b32 %r3742, {high,high};}


	
	{mul.f16x2 %r3744,%r2849,%r3742;
}

	
	{xor.b32 %r3747,%r3744,0x80008000;
}

	
	{fma.rn.f16x2 %r3749,%r2846,%r3740,%r3747;
}

	
	{mul.f16x2 %r3753,%r2846,%r3742;
}

	
	{fma.rn.f16x2 %r3756,%r2849,%r3740,%r3753;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3760, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3762, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3764, {low,high};}


	
	{mul.f16x2 %r3765,%r3762,%r3764;
}

	
	{mul.f16x2 %r3768,%r3736,%r3760;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3736;
mov.b32 %r3771, {high,low};}


	
	{fma.rn.f16x2 %r3773,%r3765,%r3771,%r3768;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3773;
mov.b32 %r3777, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3773;
mov.b32 %r3779, {high,high};}


	
	{mul.f16x2 %r3781,%r2861,%r3779;
}

	
	{xor.b32 %r3784,%r3781,0x80008000;
}

	
	{fma.rn.f16x2 %r3786,%r2858,%r3777,%r3784;
}

	
	{mul.f16x2 %r3790,%r2858,%r3779;
}

	
	{fma.rn.f16x2 %r3793,%r2861,%r3777,%r3790;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3797, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3799, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3801, {low,high};}


	
	{mul.f16x2 %r3802,%r3799,%r3801;
}

	
	{mul.f16x2 %r3805,%r3773,%r3797;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3773;
mov.b32 %r3808, {high,low};}


	
	{fma.rn.f16x2 %r3810,%r3802,%r3808,%r3805;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3810;
mov.b32 %r3814, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3810;
mov.b32 %r3816, {high,high};}


	
	{mul.f16x2 %r3818,%r2873,%r3816;
}

	
	{xor.b32 %r3821,%r3818,0x80008000;
}

	
	{fma.rn.f16x2 %r3823,%r2870,%r3814,%r3821;
}

	
	{mul.f16x2 %r3827,%r2870,%r3816;
}

	
	{fma.rn.f16x2 %r3830,%r2873,%r3814,%r3827;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3834, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3836, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3838, {low,high};}


	
	{mul.f16x2 %r3839,%r3836,%r3838;
}

	
	{mul.f16x2 %r3842,%r3810,%r3834;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3810;
mov.b32 %r3845, {high,low};}


	
	{fma.rn.f16x2 %r3847,%r3839,%r3845,%r3842;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3847;
mov.b32 %r3851, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3847;
mov.b32 %r3853, {high,high};}


	
	{mul.f16x2 %r3855,%r2885,%r3853;
}

	
	{xor.b32 %r3858,%r3855,0x80008000;
}

	
	{fma.rn.f16x2 %r3860,%r2882,%r3851,%r3858;
}

	
	{mul.f16x2 %r3864,%r2882,%r3853;
}

	
	{fma.rn.f16x2 %r3867,%r2885,%r3851,%r3864;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3871, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3873, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3875, {low,high};}


	
	{mul.f16x2 %r3876,%r3873,%r3875;
}

	
	{mul.f16x2 %r3879,%r3847,%r3871;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3847;
mov.b32 %r3882, {high,low};}


	
	{fma.rn.f16x2 %r3884,%r3876,%r3882,%r3879;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3884;
mov.b32 %r3888, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3884;
mov.b32 %r3890, {high,high};}


	
	{mul.f16x2 %r3892,%r2897,%r3890;
}

	
	{xor.b32 %r3895,%r3892,0x80008000;
}

	
	{fma.rn.f16x2 %r3897,%r2894,%r3888,%r3895;
}

	
	{mul.f16x2 %r3901,%r2894,%r3890;
}

	
	{fma.rn.f16x2 %r3904,%r2897,%r3888,%r3901;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3908, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3910, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3912, {low,high};}


	
	{mul.f16x2 %r3913,%r3910,%r3912;
}

	
	{mul.f16x2 %r3916,%r3884,%r3908;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3884;
mov.b32 %r3919, {high,low};}


	
	{fma.rn.f16x2 %r3921,%r3913,%r3919,%r3916;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3921;
mov.b32 %r3925, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3921;
mov.b32 %r3927, {high,high};}


	
	{mul.f16x2 %r3929,%r2909,%r3927;
}

	
	{xor.b32 %r3932,%r3929,0x80008000;
}

	
	{fma.rn.f16x2 %r3934,%r2906,%r3925,%r3932;
}

	
	{mul.f16x2 %r3938,%r2906,%r3927;
}

	
	{fma.rn.f16x2 %r3941,%r2909,%r3925,%r3938;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3945, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3947, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3949, {low,high};}


	
	{mul.f16x2 %r3950,%r3947,%r3949;
}

	
	{mul.f16x2 %r3953,%r3921,%r3945;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3921;
mov.b32 %r3956, {high,low};}


	
	{fma.rn.f16x2 %r3958,%r3950,%r3956,%r3953;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3958;
mov.b32 %r3962, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3958;
mov.b32 %r3964, {high,high};}


	
	{mul.f16x2 %r3966,%r2921,%r3964;
}

	
	{xor.b32 %r3969,%r3966,0x80008000;
}

	
	{fma.rn.f16x2 %r3971,%r2918,%r3962,%r3969;
}

	
	{mul.f16x2 %r3975,%r2918,%r3964;
}

	
	{fma.rn.f16x2 %r3978,%r2921,%r3962,%r3975;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3982, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r3984, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r3986, {low,high};}


	
	{mul.f16x2 %r3987,%r3984,%r3986;
}

	
	{mul.f16x2 %r3990,%r3958,%r3982;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3958;
mov.b32 %r3993, {high,low};}


	
	{fma.rn.f16x2 %r3995,%r3987,%r3993,%r3990;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3995;
mov.b32 %r3999, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3995;
mov.b32 %r4001, {high,high};}


	
	{mul.f16x2 %r4003,%r2933,%r4001;
}

	
	{xor.b32 %r4006,%r4003,0x80008000;
}

	
	{fma.rn.f16x2 %r4008,%r2930,%r3999,%r4006;
}

	
	{mul.f16x2 %r4012,%r2930,%r4001;
}

	
	{fma.rn.f16x2 %r4015,%r2933,%r3999,%r4012;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r4019, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r4021, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r4023, {low,high};}


	
	{mul.f16x2 %r4024,%r4021,%r4023;
}

	
	{mul.f16x2 %r4027,%r3995,%r4019;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r3995;
mov.b32 %r4030, {high,low};}


	
	{fma.rn.f16x2 %r4032,%r4024,%r4030,%r4027;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4032;
mov.b32 %r4036, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4032;
mov.b32 %r4038, {high,high};}


	
	{mul.f16x2 %r4040,%r2945,%r4038;
}

	
	{xor.b32 %r4043,%r4040,0x80008000;
}

	
	{fma.rn.f16x2 %r4045,%r2942,%r4036,%r4043;
}

	
	{mul.f16x2 %r4049,%r2942,%r4038;
}

	
	{fma.rn.f16x2 %r4052,%r2945,%r4036,%r4049;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r4056, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r2960;
mov.b32 %r4058, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r4060, {low,high};}


	
	{mul.f16x2 %r4061,%r4058,%r4060;
}

	
	{mul.f16x2 %r4064,%r4032,%r4056;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4032;
mov.b32 %r4067, {high,low};}


	
	{fma.rn.f16x2 %r4069,%r4061,%r4067,%r4064;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4069;
mov.b32 %r4073, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r4069;
mov.b32 %r4075, {high,high};}


	
	{mul.f16x2 %r4077,%r2957,%r4075;
}

	
	{xor.b32 %r4080,%r4077,0x80008000;
}

	
	{fma.rn.f16x2 %r4082,%r2954,%r4073,%r4080;
}

	
	{mul.f16x2 %r4086,%r2954,%r4075;
}

	
	{fma.rn.f16x2 %r4089,%r2957,%r4073,%r4086;
}

	shl.b32 %r4110, %r9703, 5;
and.b32 %r410, %r4110, -32768;
barrier.sync 0;
mov.u32 %r9604, %tid.y;
and.b32 %r9603, %r9604, 1023;
shl.b32 %r4111, %r9603, 5;
add.s32 %r4112, %r4111, %r410;
shl.b32 %r4113, %r4112, 2;
mov.u32 %r4114, smem_full;
add.s32 %r411, %r4114, %r4113;
st.shared.u32 [%r411], %r2768;
st.shared.u32 [%r411+4], %r2972;
st.shared.u32 [%r411+8], %r3009;
st.shared.u32 [%r411+12], %r3046;
st.shared.u32 [%r411+16], %r3083;
st.shared.u32 [%r411+20], %r3120;
st.shared.u32 [%r411+24], %r3157;
st.shared.u32 [%r411+28], %r3194;
st.shared.u32 [%r411+32], %r3231;
st.shared.u32 [%r411+36], %r3268;
st.shared.u32 [%r411+40], %r3305;
st.shared.u32 [%r411+44], %r3342;
st.shared.u32 [%r411+48], %r3379;
st.shared.u32 [%r411+52], %r3416;
st.shared.u32 [%r411+56], %r3453;
st.shared.u32 [%r411+60], %r3490;
st.shared.u32 [%r411+64], %r3527;
st.shared.u32 [%r411+68], %r3564;
st.shared.u32 [%r411+72], %r3601;
st.shared.u32 [%r411+76], %r3638;
st.shared.u32 [%r411+80], %r3675;
st.shared.u32 [%r411+84], %r3712;
st.shared.u32 [%r411+88], %r3749;
st.shared.u32 [%r411+92], %r3786;
st.shared.u32 [%r411+96], %r3823;
st.shared.u32 [%r411+100], %r3860;
st.shared.u32 [%r411+104], %r3897;
st.shared.u32 [%r411+108], %r3934;
st.shared.u32 [%r411+112], %r3971;
st.shared.u32 [%r411+116], %r4008;
st.shared.u32 [%r411+120], %r4045;
st.shared.u32 [%r411+124], %r4082;
barrier.sync 0;
mov.u32 %r9606, %tid.y;
and.b32 %r9605, %r9606, 1023;
add.s32 %r4115, %r9605, %r410;
shl.b32 %r4116, %r4115, 2;
add.s32 %r412, %r4114, %r4116;
ld.shared.u32 %r413, [%r412];
ld.shared.u32 %r414, [%r412+4096];
ld.shared.u32 %r415, [%r412+8192];
ld.shared.u32 %r416, [%r412+12288];
ld.shared.u32 %r417, [%r412+16384];
ld.shared.u32 %r418, [%r412+20480];
ld.shared.u32 %r419, [%r412+24576];
ld.shared.u32 %r420, [%r412+28672];
ld.shared.u32 %r421, [%r412+32768];
ld.shared.u32 %r422, [%r412+36864];
ld.shared.u32 %r423, [%r412+40960];
ld.shared.u32 %r424, [%r412+45056];
ld.shared.u32 %r425, [%r412+49152];
ld.shared.u32 %r426, [%r412+53248];
ld.shared.u32 %r427, [%r412+57344];
ld.shared.u32 %r428, [%r412+61440];
ld.shared.u32 %r429, [%r412+65536];
ld.shared.u32 %r430, [%r412+69632];
ld.shared.u32 %r431, [%r412+73728];
ld.shared.u32 %r432, [%r412+77824];
ld.shared.u32 %r433, [%r412+81920];
ld.shared.u32 %r434, [%r412+86016];
ld.shared.u32 %r435, [%r412+90112];
ld.shared.u32 %r436, [%r412+94208];
ld.shared.u32 %r437, [%r412+98304];
ld.shared.u32 %r438, [%r412+102400];
ld.shared.u32 %r439, [%r412+106496];
ld.shared.u32 %r440, [%r412+110592];
ld.shared.u32 %r441, [%r412+114688];
ld.shared.u32 %r442, [%r412+118784];
ld.shared.u32 %r443, [%r412+122880];
ld.shared.u32 %r444, [%r412+126976];
barrier.sync 0;
st.shared.u32 [%r411], %r2771;
st.shared.u32 [%r411+4], %r2979;
st.shared.u32 [%r411+8], %r3016;
st.shared.u32 [%r411+12], %r3053;
st.shared.u32 [%r411+16], %r3090;
st.shared.u32 [%r411+20], %r3127;
st.shared.u32 [%r411+24], %r3164;
st.shared.u32 [%r411+28], %r3201;
st.shared.u32 [%r411+32], %r3238;
st.shared.u32 [%r411+36], %r3275;
st.shared.u32 [%r411+40], %r3312;
st.shared.u32 [%r411+44], %r3349;
st.shared.u32 [%r411+48], %r3386;
st.shared.u32 [%r411+52], %r3423;
st.shared.u32 [%r411+56], %r3460;
st.shared.u32 [%r411+60], %r3497;
st.shared.u32 [%r411+64], %r3534;
st.shared.u32 [%r411+68], %r3571;
st.shared.u32 [%r411+72], %r3608;
st.shared.u32 [%r411+76], %r3645;
st.shared.u32 [%r411+80], %r3682;
st.shared.u32 [%r411+84], %r3719;
st.shared.u32 [%r411+88], %r3756;
st.shared.u32 [%r411+92], %r3793;
st.shared.u32 [%r411+96], %r3830;
st.shared.u32 [%r411+100], %r3867;
st.shared.u32 [%r411+104], %r3904;
st.shared.u32 [%r411+108], %r3941;
st.shared.u32 [%r411+112], %r3978;
st.shared.u32 [%r411+116], %r4015;
st.shared.u32 [%r411+120], %r4052;
st.shared.u32 [%r411+124], %r4089;
barrier.sync 0;
mov.f32 %f1256, 0fBF7B14BE;
mov.f32 %f1255, 0f3E47C5C2;
mov.f32 %f1254, 0fBF54DB31;
mov.f32 %f1253, 0f3F0E39DA;
mov.f32 %f1252, 0fBF0E39DA;
mov.f32 %f1251, 0f3F54DB31;
mov.f32 %f1250, 0fBE47C5C2;
mov.f32 %f1249, 0f3F7B14BE;
mov.f32 %f1248, 0fBF6C835E;
mov.f32 %f1247, 0f3EC3EF15;
mov.f32 %f1246, 0fBEC3EF15;
mov.f32 %f1245, 0f3F6C835E;
mov.f32 %f1244, 0fBF3504F3;
mov.f32 %f1243, 0f3F3504F3;
mov.u32 %r9607, %tid.y;
ld.shared.u32 %r4122, [%r412];
ld.shared.u32 %r4738, [%r412+4096];
ld.shared.u32 %r4318, [%r412+8192];
ld.shared.u32 %r4934, [%r412+12288];
ld.shared.u32 %r4172, [%r412+16384];
ld.shared.u32 %r4788, [%r412+20480];
ld.shared.u32 %r4368, [%r412+24576];
ld.shared.u32 %r4984, [%r412+28672];
ld.shared.u32 %r4134, [%r412+32768];
ld.shared.u32 %r4750, [%r412+36864];
ld.shared.u32 %r4330, [%r412+40960];
ld.shared.u32 %r4946, [%r412+45056];
ld.shared.u32 %r4184, [%r412+49152];
ld.shared.u32 %r4800, [%r412+53248];
ld.shared.u32 %r4380, [%r412+57344];
ld.shared.u32 %r4996, [%r412+61440];
ld.shared.u32 %r4123, [%r412+65536];
ld.shared.u32 %r4739, [%r412+69632];
ld.shared.u32 %r4319, [%r412+73728];
ld.shared.u32 %r4935, [%r412+77824];
ld.shared.u32 %r4173, [%r412+81920];
ld.shared.u32 %r4789, [%r412+86016];
ld.shared.u32 %r4369, [%r412+90112];
ld.shared.u32 %r4985, [%r412+94208];
ld.shared.u32 %r4135, [%r412+98304];
ld.shared.u32 %r4751, [%r412+102400];
ld.shared.u32 %r4331, [%r412+106496];
ld.shared.u32 %r4947, [%r412+110592];
ld.shared.u32 %r4185, [%r412+114688];
ld.shared.u32 %r4801, [%r412+118784];
ld.shared.u32 %r4381, [%r412+122880];
ld.shared.u32 %r4997, [%r412+126976];

	{add.f16x2 %r4118,%r413,%r429;
}

	
	{add.f16x2 %r4121,%r4122,%r4123;
}

	
	{sub.f16x2 %r4124,%r413,%r429;
}

	
	{sub.f16x2 %r4127,%r4122,%r4123;
}

	
	{add.f16x2 %r4130,%r421,%r437;
}

	
	{add.f16x2 %r4133,%r4134,%r4135;
}

	
	{sub.f16x2 %r4136,%r421,%r437;
}

	
	{sub.f16x2 %r4139,%r4134,%r4135;
}

	
	{xor.b32 %r4142,%r4136,0x80008000;
}

	
	{add.f16x2 %r4144,%r4118,%r4130;
}

	
	{add.f16x2 %r4147,%r4121,%r4133;
}

	
	{sub.f16x2 %r4150,%r4118,%r4130;
}

	
	{sub.f16x2 %r4153,%r4121,%r4133;
}

	
	{add.f16x2 %r4156,%r4124,%r4139;
}

	
	{add.f16x2 %r4159,%r4127,%r4142;
}

	
	{sub.f16x2 %r4162,%r4124,%r4139;
}

	
	{sub.f16x2 %r4165,%r4127,%r4142;
}

	
	{add.f16x2 %r4168,%r417,%r433;
}

	
	{add.f16x2 %r4171,%r4172,%r4173;
}

	
	{sub.f16x2 %r4174,%r417,%r433;
}

	
	{sub.f16x2 %r4177,%r4172,%r4173;
}

	
	{add.f16x2 %r4180,%r425,%r441;
}

	
	{add.f16x2 %r4183,%r4184,%r4185;
}

	
	{sub.f16x2 %r4186,%r425,%r441;
}

	
	{sub.f16x2 %r4189,%r4184,%r4185;
}

	
	{xor.b32 %r4192,%r4186,0x80008000;
}

	
	{add.f16x2 %r4194,%r4168,%r4180;
}

	
	{add.f16x2 %r4197,%r4171,%r4183;
}

	
	{sub.f16x2 %r4200,%r4168,%r4180;
}

	
	{sub.f16x2 %r4203,%r4171,%r4183;
}

	
	{add.f16x2 %r4206,%r4174,%r4189;
}

	
	{add.f16x2 %r4209,%r4177,%r4192;
}

	
	{sub.f16x2 %r4212,%r4174,%r4189;
}

	
	{sub.f16x2 %r4215,%r4177,%r4192;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1243;
cvt.rn.f16.f32 high, %f1243;
mov.b32 %r4218, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4219, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4222, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4223, {low,high};}


	
	{mul.f16x2 %r4232,%r4206,%r4218;
}

	
	{mul.f16x2 %r4235,%r4209,%r4219;
}

	
	{sub.f16x2 %r4238,%r4232,%r4235;
}

	
	{mul.f16x2 %r4241,%r4206,%r4219;
}

	
	{fma.rn.f16x2 %r4244,%r4209,%r4218,%r4241;
}

	
	{xor.b32 %r4248,%r4200,0x80008000;
}

	
	{mul.f16x2 %r4250,%r4212,%r4222;
}

	
	{mul.f16x2 %r4253,%r4215,%r4223;
}

	
	{sub.f16x2 %r4256,%r4250,%r4253;
}

	
	{mul.f16x2 %r4259,%r4212,%r4223;
}

	
	{fma.rn.f16x2 %r4262,%r4215,%r4222,%r4259;
}

	
	{add.f16x2 %r4266,%r4144,%r4194;
}

	
	{add.f16x2 %r4269,%r4147,%r4197;
}

	
	{sub.f16x2 %r4272,%r4144,%r4194;
}

	
	{sub.f16x2 %r4275,%r4147,%r4197;
}

	
	{add.f16x2 %r4278,%r4156,%r4238;
}

	
	{add.f16x2 %r4281,%r4159,%r4244;
}

	
	{sub.f16x2 %r4284,%r4156,%r4238;
}

	
	{sub.f16x2 %r4287,%r4159,%r4244;
}

	
	{add.f16x2 %r4290,%r4150,%r4203;
}

	
	{add.f16x2 %r4293,%r4153,%r4248;
}

	
	{sub.f16x2 %r4296,%r4150,%r4203;
}

	
	{sub.f16x2 %r4299,%r4153,%r4248;
}

	
	{add.f16x2 %r4302,%r4162,%r4256;
}

	
	{add.f16x2 %r4305,%r4165,%r4262;
}

	
	{sub.f16x2 %r4308,%r4162,%r4256;
}

	
	{sub.f16x2 %r4311,%r4165,%r4262;
}

	
	{add.f16x2 %r4314,%r415,%r431;
}

	
	{add.f16x2 %r4317,%r4318,%r4319;
}

	
	{sub.f16x2 %r4320,%r415,%r431;
}

	
	{sub.f16x2 %r4323,%r4318,%r4319;
}

	
	{add.f16x2 %r4326,%r423,%r439;
}

	
	{add.f16x2 %r4329,%r4330,%r4331;
}

	
	{sub.f16x2 %r4332,%r423,%r439;
}

	
	{sub.f16x2 %r4335,%r4330,%r4331;
}

	
	{xor.b32 %r4338,%r4332,0x80008000;
}

	
	{add.f16x2 %r4340,%r4314,%r4326;
}

	
	{add.f16x2 %r4343,%r4317,%r4329;
}

	
	{sub.f16x2 %r4346,%r4314,%r4326;
}

	
	{sub.f16x2 %r4349,%r4317,%r4329;
}

	
	{add.f16x2 %r4352,%r4320,%r4335;
}

	
	{add.f16x2 %r4355,%r4323,%r4338;
}

	
	{sub.f16x2 %r4358,%r4320,%r4335;
}

	
	{sub.f16x2 %r4361,%r4323,%r4338;
}

	
	{add.f16x2 %r4364,%r419,%r435;
}

	
	{add.f16x2 %r4367,%r4368,%r4369;
}

	
	{sub.f16x2 %r4370,%r419,%r435;
}

	
	{sub.f16x2 %r4373,%r4368,%r4369;
}

	
	{add.f16x2 %r4376,%r427,%r443;
}

	
	{add.f16x2 %r4379,%r4380,%r4381;
}

	
	{sub.f16x2 %r4382,%r427,%r443;
}

	
	{sub.f16x2 %r4385,%r4380,%r4381;
}

	
	{xor.b32 %r4388,%r4382,0x80008000;
}

	
	{add.f16x2 %r4390,%r4364,%r4376;
}

	
	{add.f16x2 %r4393,%r4367,%r4379;
}

	
	{sub.f16x2 %r4396,%r4364,%r4376;
}

	
	{sub.f16x2 %r4399,%r4367,%r4379;
}

	
	{add.f16x2 %r4402,%r4370,%r4385;
}

	
	{add.f16x2 %r4405,%r4373,%r4388;
}

	
	{sub.f16x2 %r4408,%r4370,%r4385;
}

	
	{sub.f16x2 %r4411,%r4373,%r4388;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1243;
cvt.rn.f16.f32 high, %f1243;
mov.b32 %r4414, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4415, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4418, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4419, {low,high};}


	
	{mul.f16x2 %r4428,%r4402,%r4414;
}

	
	{mul.f16x2 %r4431,%r4405,%r4415;
}

	
	{sub.f16x2 %r4434,%r4428,%r4431;
}

	
	{mul.f16x2 %r4437,%r4402,%r4415;
}

	
	{fma.rn.f16x2 %r4440,%r4405,%r4414,%r4437;
}

	
	{xor.b32 %r4444,%r4396,0x80008000;
}

	
	{mul.f16x2 %r4446,%r4408,%r4418;
}

	
	{mul.f16x2 %r4449,%r4411,%r4419;
}

	
	{sub.f16x2 %r4452,%r4446,%r4449;
}

	
	{mul.f16x2 %r4455,%r4408,%r4419;
}

	
	{fma.rn.f16x2 %r4458,%r4411,%r4418,%r4455;
}

	
	{add.f16x2 %r4462,%r4340,%r4390;
}

	
	{add.f16x2 %r4465,%r4343,%r4393;
}

	
	{sub.f16x2 %r4468,%r4340,%r4390;
}

	
	{sub.f16x2 %r4471,%r4343,%r4393;
}

	
	{add.f16x2 %r4474,%r4352,%r4434;
}

	
	{add.f16x2 %r4477,%r4355,%r4440;
}

	
	{sub.f16x2 %r4480,%r4352,%r4434;
}

	
	{sub.f16x2 %r4483,%r4355,%r4440;
}

	
	{add.f16x2 %r4486,%r4346,%r4399;
}

	
	{add.f16x2 %r4489,%r4349,%r4444;
}

	
	{sub.f16x2 %r4492,%r4346,%r4399;
}

	
	{sub.f16x2 %r4495,%r4349,%r4444;
}

	
	{add.f16x2 %r4498,%r4358,%r4452;
}

	
	{add.f16x2 %r4501,%r4361,%r4458;
}

	
	{sub.f16x2 %r4504,%r4358,%r4452;
}

	
	{sub.f16x2 %r4507,%r4361,%r4458;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1245;
cvt.rn.f16.f32 high, %f1245;
mov.b32 %r4510, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r4511, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1243;
cvt.rn.f16.f32 high, %f1243;
mov.b32 %r4512, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4513, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1247;
cvt.rn.f16.f32 high, %f1247;
mov.b32 %r4514, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r4515, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r4518, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r4519, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4520, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4521, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r4522, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r4523, {low,high};}


	
	{mul.f16x2 %r4540,%r4474,%r4510;
}

	
	{mul.f16x2 %r4543,%r4477,%r4511;
}

	
	{sub.f16x2 %r4546,%r4540,%r4543;
}

	
	{mul.f16x2 %r4549,%r4474,%r4511;
}

	
	{fma.rn.f16x2 %r4552,%r4477,%r4510,%r4549;
}

	
	{mul.f16x2 %r4556,%r4486,%r4512;
}

	
	{mul.f16x2 %r4559,%r4489,%r4513;
}

	
	{sub.f16x2 %r4562,%r4556,%r4559;
}

	
	{mul.f16x2 %r4565,%r4486,%r4513;
}

	
	{fma.rn.f16x2 %r4568,%r4489,%r4512,%r4565;
}

	
	{mul.f16x2 %r4572,%r4498,%r4514;
}

	
	{mul.f16x2 %r4575,%r4501,%r4515;
}

	
	{sub.f16x2 %r4578,%r4572,%r4575;
}

	
	{mul.f16x2 %r4581,%r4498,%r4515;
}

	
	{fma.rn.f16x2 %r4584,%r4501,%r4514,%r4581;
}

	
	{xor.b32 %r4588,%r4468,0x80008000;
}

	
	{mul.f16x2 %r4590,%r4480,%r4518;
}

	
	{mul.f16x2 %r4593,%r4483,%r4519;
}

	
	{sub.f16x2 %r4596,%r4590,%r4593;
}

	
	{mul.f16x2 %r4599,%r4480,%r4519;
}

	
	{fma.rn.f16x2 %r4602,%r4483,%r4518,%r4599;
}

	
	{mul.f16x2 %r4606,%r4492,%r4520;
}

	
	{mul.f16x2 %r4609,%r4495,%r4521;
}

	
	{sub.f16x2 %r4612,%r4606,%r4609;
}

	
	{mul.f16x2 %r4615,%r4492,%r4521;
}

	
	{fma.rn.f16x2 %r4618,%r4495,%r4520,%r4615;
}

	
	{mul.f16x2 %r4622,%r4504,%r4522;
}

	
	{mul.f16x2 %r4625,%r4507,%r4523;
}

	
	{sub.f16x2 %r4628,%r4622,%r4625;
}

	
	{mul.f16x2 %r4631,%r4504,%r4523;
}

	
	{fma.rn.f16x2 %r4634,%r4507,%r4522,%r4631;
}

	
	{add.f16x2 %r4638,%r4266,%r4462;
}

	
	{add.f16x2 %r4641,%r4269,%r4465;
}

	
	{sub.f16x2 %r4644,%r4266,%r4462;
}

	
	{sub.f16x2 %r4647,%r4269,%r4465;
}

	
	{add.f16x2 %r4650,%r4278,%r4546;
}

	
	{add.f16x2 %r4653,%r4281,%r4552;
}

	
	{sub.f16x2 %r4656,%r4278,%r4546;
}

	
	{sub.f16x2 %r4659,%r4281,%r4552;
}

	
	{add.f16x2 %r4662,%r4290,%r4562;
}

	
	{add.f16x2 %r4665,%r4293,%r4568;
}

	
	{sub.f16x2 %r4668,%r4290,%r4562;
}

	
	{sub.f16x2 %r4671,%r4293,%r4568;
}

	
	{add.f16x2 %r4674,%r4302,%r4578;
}

	
	{add.f16x2 %r4677,%r4305,%r4584;
}

	
	{sub.f16x2 %r4680,%r4302,%r4578;
}

	
	{sub.f16x2 %r4683,%r4305,%r4584;
}

	
	{add.f16x2 %r4686,%r4272,%r4471;
}

	
	{add.f16x2 %r4689,%r4275,%r4588;
}

	
	{sub.f16x2 %r4692,%r4272,%r4471;
}

	
	{sub.f16x2 %r4695,%r4275,%r4588;
}

	
	{add.f16x2 %r4698,%r4284,%r4596;
}

	
	{add.f16x2 %r4701,%r4287,%r4602;
}

	
	{sub.f16x2 %r4704,%r4284,%r4596;
}

	
	{sub.f16x2 %r4707,%r4287,%r4602;
}

	
	{add.f16x2 %r4710,%r4296,%r4612;
}

	
	{add.f16x2 %r4713,%r4299,%r4618;
}

	
	{sub.f16x2 %r4716,%r4296,%r4612;
}

	
	{sub.f16x2 %r4719,%r4299,%r4618;
}

	
	{add.f16x2 %r4722,%r4308,%r4628;
}

	
	{add.f16x2 %r4725,%r4311,%r4634;
}

	
	{sub.f16x2 %r4728,%r4308,%r4628;
}

	
	{sub.f16x2 %r4731,%r4311,%r4634;
}

	
	{add.f16x2 %r4734,%r414,%r430;
}

	
	{add.f16x2 %r4737,%r4738,%r4739;
}

	
	{sub.f16x2 %r4740,%r414,%r430;
}

	
	{sub.f16x2 %r4743,%r4738,%r4739;
}

	
	{add.f16x2 %r4746,%r422,%r438;
}

	
	{add.f16x2 %r4749,%r4750,%r4751;
}

	
	{sub.f16x2 %r4752,%r422,%r438;
}

	
	{sub.f16x2 %r4755,%r4750,%r4751;
}

	
	{xor.b32 %r4758,%r4752,0x80008000;
}

	
	{add.f16x2 %r4760,%r4734,%r4746;
}

	
	{add.f16x2 %r4763,%r4737,%r4749;
}

	
	{sub.f16x2 %r4766,%r4734,%r4746;
}

	
	{sub.f16x2 %r4769,%r4737,%r4749;
}

	
	{add.f16x2 %r4772,%r4740,%r4755;
}

	
	{add.f16x2 %r4775,%r4743,%r4758;
}

	
	{sub.f16x2 %r4778,%r4740,%r4755;
}

	
	{sub.f16x2 %r4781,%r4743,%r4758;
}

	
	{add.f16x2 %r4784,%r418,%r434;
}

	
	{add.f16x2 %r4787,%r4788,%r4789;
}

	
	{sub.f16x2 %r4790,%r418,%r434;
}

	
	{sub.f16x2 %r4793,%r4788,%r4789;
}

	
	{add.f16x2 %r4796,%r426,%r442;
}

	
	{add.f16x2 %r4799,%r4800,%r4801;
}

	
	{sub.f16x2 %r4802,%r426,%r442;
}

	
	{sub.f16x2 %r4805,%r4800,%r4801;
}

	
	{xor.b32 %r4808,%r4802,0x80008000;
}

	
	{add.f16x2 %r4810,%r4784,%r4796;
}

	
	{add.f16x2 %r4813,%r4787,%r4799;
}

	
	{sub.f16x2 %r4816,%r4784,%r4796;
}

	
	{sub.f16x2 %r4819,%r4787,%r4799;
}

	
	{add.f16x2 %r4822,%r4790,%r4805;
}

	
	{add.f16x2 %r4825,%r4793,%r4808;
}

	
	{sub.f16x2 %r4828,%r4790,%r4805;
}

	
	{sub.f16x2 %r4831,%r4793,%r4808;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1243;
cvt.rn.f16.f32 high, %f1243;
mov.b32 %r4834, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4835, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4838, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r4839, {low,high};}


	
	{mul.f16x2 %r4848,%r4822,%r4834;
}

	
	{mul.f16x2 %r4851,%r4825,%r4835;
}

	
	{sub.f16x2 %r4854,%r4848,%r4851;
}

	
	{mul.f16x2 %r4857,%r4822,%r4835;
}

	
	{fma.rn.f16x2 %r4860,%r4825,%r4834,%r4857;
}

	
	{xor.b32 %r4864,%r4816,0x80008000;
}

	
	{mul.f16x2 %r4866,%r4828,%r4838;
}

	
	{mul.f16x2 %r4869,%r4831,%r4839;
}

	
	{sub.f16x2 %r4872,%r4866,%r4869;
}

	
	{mul.f16x2 %r4875,%r4828,%r4839;
}

	
	{fma.rn.f16x2 %r4878,%r4831,%r4838,%r4875;
}

	
	{add.f16x2 %r4882,%r4760,%r4810;
}

	
	{add.f16x2 %r4885,%r4763,%r4813;
}

	
	{sub.f16x2 %r4888,%r4760,%r4810;
}

	
	{sub.f16x2 %r4891,%r4763,%r4813;
}

	
	{add.f16x2 %r4894,%r4772,%r4854;
}

	
	{add.f16x2 %r4897,%r4775,%r4860;
}

	
	{sub.f16x2 %r4900,%r4772,%r4854;
}

	
	{sub.f16x2 %r4903,%r4775,%r4860;
}

	
	{add.f16x2 %r4906,%r4766,%r4819;
}

	
	{add.f16x2 %r4909,%r4769,%r4864;
}

	
	{sub.f16x2 %r4912,%r4766,%r4819;
}

	
	{sub.f16x2 %r4915,%r4769,%r4864;
}

	
	{add.f16x2 %r4918,%r4778,%r4872;
}

	
	{add.f16x2 %r4921,%r4781,%r4878;
}

	
	{sub.f16x2 %r4924,%r4778,%r4872;
}

	
	{sub.f16x2 %r4927,%r4781,%r4878;
}

	
	{add.f16x2 %r4930,%r416,%r432;
}

	
	{add.f16x2 %r4933,%r4934,%r4935;
}

	
	{sub.f16x2 %r4936,%r416,%r432;
}

	
	{sub.f16x2 %r4939,%r4934,%r4935;
}

	
	{add.f16x2 %r4942,%r424,%r440;
}

	
	{add.f16x2 %r4945,%r4946,%r4947;
}

	
	{sub.f16x2 %r4948,%r424,%r440;
}

	
	{sub.f16x2 %r4951,%r4946,%r4947;
}

	
	{xor.b32 %r4954,%r4948,0x80008000;
}

	
	{add.f16x2 %r4956,%r4930,%r4942;
}

	
	{add.f16x2 %r4959,%r4933,%r4945;
}

	
	{sub.f16x2 %r4962,%r4930,%r4942;
}

	
	{sub.f16x2 %r4965,%r4933,%r4945;
}

	
	{add.f16x2 %r4968,%r4936,%r4951;
}

	
	{add.f16x2 %r4971,%r4939,%r4954;
}

	
	{sub.f16x2 %r4974,%r4936,%r4951;
}

	
	{sub.f16x2 %r4977,%r4939,%r4954;
}

	
	{add.f16x2 %r4980,%r420,%r436;
}

	
	{add.f16x2 %r4983,%r4984,%r4985;
}

	
	{sub.f16x2 %r4986,%r420,%r436;
}

	
	{sub.f16x2 %r4989,%r4984,%r4985;
}

	
	{add.f16x2 %r4992,%r428,%r444;
}

	
	{add.f16x2 %r4995,%r4996,%r4997;
}

	
	{sub.f16x2 %r4998,%r428,%r444;
}

	
	{sub.f16x2 %r5001,%r4996,%r4997;
}

	
	{xor.b32 %r5004,%r4998,0x80008000;
}

	
	{add.f16x2 %r5006,%r4980,%r4992;
}

	
	{add.f16x2 %r5009,%r4983,%r4995;
}

	
	{sub.f16x2 %r5012,%r4980,%r4992;
}

	
	{sub.f16x2 %r5015,%r4983,%r4995;
}

	
	{add.f16x2 %r5018,%r4986,%r5001;
}

	
	{add.f16x2 %r5021,%r4989,%r5004;
}

	
	{sub.f16x2 %r5024,%r4986,%r5001;
}

	
	{sub.f16x2 %r5027,%r4989,%r5004;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1243;
cvt.rn.f16.f32 high, %f1243;
mov.b32 %r5030, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5031, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5034, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5035, {low,high};}


	
	{mul.f16x2 %r5044,%r5018,%r5030;
}

	
	{mul.f16x2 %r5047,%r5021,%r5031;
}

	
	{sub.f16x2 %r5050,%r5044,%r5047;
}

	
	{mul.f16x2 %r5053,%r5018,%r5031;
}

	
	{fma.rn.f16x2 %r5056,%r5021,%r5030,%r5053;
}

	
	{xor.b32 %r5060,%r5012,0x80008000;
}

	
	{mul.f16x2 %r5062,%r5024,%r5034;
}

	
	{mul.f16x2 %r5065,%r5027,%r5035;
}

	
	{sub.f16x2 %r5068,%r5062,%r5065;
}

	
	{mul.f16x2 %r5071,%r5024,%r5035;
}

	
	{fma.rn.f16x2 %r5074,%r5027,%r5034,%r5071;
}

	
	{add.f16x2 %r5078,%r4956,%r5006;
}

	
	{add.f16x2 %r5081,%r4959,%r5009;
}

	
	{sub.f16x2 %r5084,%r4956,%r5006;
}

	
	{sub.f16x2 %r5087,%r4959,%r5009;
}

	
	{add.f16x2 %r5090,%r4968,%r5050;
}

	
	{add.f16x2 %r5093,%r4971,%r5056;
}

	
	{sub.f16x2 %r5096,%r4968,%r5050;
}

	
	{sub.f16x2 %r5099,%r4971,%r5056;
}

	
	{add.f16x2 %r5102,%r4962,%r5015;
}

	
	{add.f16x2 %r5105,%r4965,%r5060;
}

	
	{sub.f16x2 %r5108,%r4962,%r5015;
}

	
	{sub.f16x2 %r5111,%r4965,%r5060;
}

	
	{add.f16x2 %r5114,%r4974,%r5068;
}

	
	{add.f16x2 %r5117,%r4977,%r5074;
}

	
	{sub.f16x2 %r5120,%r4974,%r5068;
}

	
	{sub.f16x2 %r5123,%r4977,%r5074;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1245;
cvt.rn.f16.f32 high, %f1245;
mov.b32 %r5126, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r5127, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1243;
cvt.rn.f16.f32 high, %f1243;
mov.b32 %r5128, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5129, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1247;
cvt.rn.f16.f32 high, %f1247;
mov.b32 %r5130, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r5131, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r5134, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r5135, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5136, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5137, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r5138, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r5139, {low,high};}


	
	{mul.f16x2 %r5156,%r5090,%r5126;
}

	
	{mul.f16x2 %r5159,%r5093,%r5127;
}

	
	{sub.f16x2 %r5162,%r5156,%r5159;
}

	
	{mul.f16x2 %r5165,%r5090,%r5127;
}

	
	{fma.rn.f16x2 %r5168,%r5093,%r5126,%r5165;
}

	
	{mul.f16x2 %r5172,%r5102,%r5128;
}

	
	{mul.f16x2 %r5175,%r5105,%r5129;
}

	
	{sub.f16x2 %r5178,%r5172,%r5175;
}

	
	{mul.f16x2 %r5181,%r5102,%r5129;
}

	
	{fma.rn.f16x2 %r5184,%r5105,%r5128,%r5181;
}

	
	{mul.f16x2 %r5188,%r5114,%r5130;
}

	
	{mul.f16x2 %r5191,%r5117,%r5131;
}

	
	{sub.f16x2 %r5194,%r5188,%r5191;
}

	
	{mul.f16x2 %r5197,%r5114,%r5131;
}

	
	{fma.rn.f16x2 %r5200,%r5117,%r5130,%r5197;
}

	
	{xor.b32 %r5204,%r5084,0x80008000;
}

	
	{mul.f16x2 %r5206,%r5096,%r5134;
}

	
	{mul.f16x2 %r5209,%r5099,%r5135;
}

	
	{sub.f16x2 %r5212,%r5206,%r5209;
}

	
	{mul.f16x2 %r5215,%r5096,%r5135;
}

	
	{fma.rn.f16x2 %r5218,%r5099,%r5134,%r5215;
}

	
	{mul.f16x2 %r5222,%r5108,%r5136;
}

	
	{mul.f16x2 %r5225,%r5111,%r5137;
}

	
	{sub.f16x2 %r5228,%r5222,%r5225;
}

	
	{mul.f16x2 %r5231,%r5108,%r5137;
}

	
	{fma.rn.f16x2 %r5234,%r5111,%r5136,%r5231;
}

	
	{mul.f16x2 %r5238,%r5120,%r5138;
}

	
	{mul.f16x2 %r5241,%r5123,%r5139;
}

	
	{sub.f16x2 %r5244,%r5238,%r5241;
}

	
	{mul.f16x2 %r5247,%r5120,%r5139;
}

	
	{fma.rn.f16x2 %r5250,%r5123,%r5138,%r5247;
}

	
	{add.f16x2 %r5254,%r4882,%r5078;
}

	
	{add.f16x2 %r5257,%r4885,%r5081;
}

	
	{sub.f16x2 %r5260,%r4882,%r5078;
}

	
	{sub.f16x2 %r5263,%r4885,%r5081;
}

	
	{add.f16x2 %r5266,%r4894,%r5162;
}

	
	{add.f16x2 %r5269,%r4897,%r5168;
}

	
	{sub.f16x2 %r5272,%r4894,%r5162;
}

	
	{sub.f16x2 %r5275,%r4897,%r5168;
}

	
	{add.f16x2 %r5278,%r4906,%r5178;
}

	
	{add.f16x2 %r5281,%r4909,%r5184;
}

	
	{sub.f16x2 %r5284,%r4906,%r5178;
}

	
	{sub.f16x2 %r5287,%r4909,%r5184;
}

	
	{add.f16x2 %r5290,%r4918,%r5194;
}

	
	{add.f16x2 %r5293,%r4921,%r5200;
}

	
	{sub.f16x2 %r5296,%r4918,%r5194;
}

	
	{sub.f16x2 %r5299,%r4921,%r5200;
}

	
	{add.f16x2 %r5302,%r4888,%r5087;
}

	
	{add.f16x2 %r5305,%r4891,%r5204;
}

	
	{sub.f16x2 %r5308,%r4888,%r5087;
}

	
	{sub.f16x2 %r5311,%r4891,%r5204;
}

	
	{add.f16x2 %r5314,%r4900,%r5212;
}

	
	{add.f16x2 %r5317,%r4903,%r5218;
}

	
	{sub.f16x2 %r5320,%r4900,%r5212;
}

	
	{sub.f16x2 %r5323,%r4903,%r5218;
}

	
	{add.f16x2 %r5326,%r4912,%r5228;
}

	
	{add.f16x2 %r5329,%r4915,%r5234;
}

	
	{sub.f16x2 %r5332,%r4912,%r5228;
}

	
	{sub.f16x2 %r5335,%r4915,%r5234;
}

	
	{add.f16x2 %r5338,%r4924,%r5244;
}

	
	{add.f16x2 %r5341,%r4927,%r5250;
}

	
	{sub.f16x2 %r5344,%r4924,%r5244;
}

	
	{sub.f16x2 %r5347,%r4927,%r5250;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1249;
cvt.rn.f16.f32 high, %f1249;
mov.b32 %r5350, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1250;
cvt.rn.f16.f32 high, %f1250;
mov.b32 %r5351, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1245;
cvt.rn.f16.f32 high, %f1245;
mov.b32 %r5352, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r5353, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1251;
cvt.rn.f16.f32 high, %f1251;
mov.b32 %r5354, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1252;
cvt.rn.f16.f32 high, %f1252;
mov.b32 %r5355, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1243;
cvt.rn.f16.f32 high, %f1243;
mov.b32 %r5356, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5357, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1253;
cvt.rn.f16.f32 high, %f1253;
mov.b32 %r5358, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1254;
cvt.rn.f16.f32 high, %f1254;
mov.b32 %r5359, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1247;
cvt.rn.f16.f32 high, %f1247;
mov.b32 %r5360, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r5361, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1255;
cvt.rn.f16.f32 high, %f1255;
mov.b32 %r5362, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1256;
cvt.rn.f16.f32 high, %f1256;
mov.b32 %r5363, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1250;
cvt.rn.f16.f32 high, %f1250;
mov.b32 %r5366, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1256;
cvt.rn.f16.f32 high, %f1256;
mov.b32 %r5367, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r5368, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r5369, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1252;
cvt.rn.f16.f32 high, %f1252;
mov.b32 %r5370, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1254;
cvt.rn.f16.f32 high, %f1254;
mov.b32 %r5371, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5372, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1244;
cvt.rn.f16.f32 high, %f1244;
mov.b32 %r5373, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1254;
cvt.rn.f16.f32 high, %f1254;
mov.b32 %r5374, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1252;
cvt.rn.f16.f32 high, %f1252;
mov.b32 %r5375, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1248;
cvt.rn.f16.f32 high, %f1248;
mov.b32 %r5376, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1246;
cvt.rn.f16.f32 high, %f1246;
mov.b32 %r5377, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1256;
cvt.rn.f16.f32 high, %f1256;
mov.b32 %r5378, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1250;
cvt.rn.f16.f32 high, %f1250;
mov.b32 %r5379, {low,high};}


	
	{mul.f16x2 %r5412,%r5266,%r5350;
}

	
	{mul.f16x2 %r5415,%r5269,%r5351;
}

	
	{sub.f16x2 %r5418,%r5412,%r5415;
}

	
	{mul.f16x2 %r5421,%r5266,%r5351;
}

	
	{fma.rn.f16x2 %r5424,%r5269,%r5350,%r5421;
}

	
	{mul.f16x2 %r5428,%r5278,%r5352;
}

	
	{mul.f16x2 %r5431,%r5281,%r5353;
}

	
	{sub.f16x2 %r5434,%r5428,%r5431;
}

	
	{mul.f16x2 %r5437,%r5278,%r5353;
}

	
	{fma.rn.f16x2 %r5440,%r5281,%r5352,%r5437;
}

	
	{mul.f16x2 %r5444,%r5290,%r5354;
}

	
	{mul.f16x2 %r5447,%r5293,%r5355;
}

	
	{sub.f16x2 %r5450,%r5444,%r5447;
}

	
	{mul.f16x2 %r5453,%r5290,%r5355;
}

	
	{fma.rn.f16x2 %r5456,%r5293,%r5354,%r5453;
}

	
	{mul.f16x2 %r5460,%r5302,%r5356;
}

	
	{mul.f16x2 %r5463,%r5305,%r5357;
}

	
	{sub.f16x2 %r5466,%r5460,%r5463;
}

	
	{mul.f16x2 %r5469,%r5302,%r5357;
}

	
	{fma.rn.f16x2 %r5472,%r5305,%r5356,%r5469;
}

	
	{mul.f16x2 %r5476,%r5314,%r5358;
}

	
	{mul.f16x2 %r5479,%r5317,%r5359;
}

	
	{sub.f16x2 %r5482,%r5476,%r5479;
}

	
	{mul.f16x2 %r5485,%r5314,%r5359;
}

	
	{fma.rn.f16x2 %r5488,%r5317,%r5358,%r5485;
}

	
	{mul.f16x2 %r5492,%r5326,%r5360;
}

	
	{mul.f16x2 %r5495,%r5329,%r5361;
}

	
	{sub.f16x2 %r5498,%r5492,%r5495;
}

	
	{mul.f16x2 %r5501,%r5326,%r5361;
}

	
	{fma.rn.f16x2 %r5504,%r5329,%r5360,%r5501;
}

	
	{mul.f16x2 %r5508,%r5338,%r5362;
}

	
	{mul.f16x2 %r5511,%r5341,%r5363;
}

	
	{sub.f16x2 %r5514,%r5508,%r5511;
}

	
	{mul.f16x2 %r5517,%r5338,%r5363;
}

	
	{fma.rn.f16x2 %r5520,%r5341,%r5362,%r5517;
}

	
	{xor.b32 %r5524,%r5260,0x80008000;
}

	
	{mul.f16x2 %r5526,%r5272,%r5366;
}

	
	{mul.f16x2 %r5529,%r5275,%r5367;
}

	
	{sub.f16x2 %r5532,%r5526,%r5529;
}

	
	{mul.f16x2 %r5535,%r5272,%r5367;
}

	
	{fma.rn.f16x2 %r5538,%r5275,%r5366,%r5535;
}

	
	{mul.f16x2 %r5542,%r5284,%r5368;
}

	
	{mul.f16x2 %r5545,%r5287,%r5369;
}

	
	{sub.f16x2 %r5548,%r5542,%r5545;
}

	
	{mul.f16x2 %r5551,%r5284,%r5369;
}

	
	{fma.rn.f16x2 %r5554,%r5287,%r5368,%r5551;
}

	
	{mul.f16x2 %r5558,%r5296,%r5370;
}

	
	{mul.f16x2 %r5561,%r5299,%r5371;
}

	
	{sub.f16x2 %r5564,%r5558,%r5561;
}

	
	{mul.f16x2 %r5567,%r5296,%r5371;
}

	
	{fma.rn.f16x2 %r5570,%r5299,%r5370,%r5567;
}

	
	{mul.f16x2 %r5574,%r5308,%r5372;
}

	
	{mul.f16x2 %r5577,%r5311,%r5373;
}

	
	{sub.f16x2 %r5580,%r5574,%r5577;
}

	
	{mul.f16x2 %r5583,%r5308,%r5373;
}

	
	{fma.rn.f16x2 %r5586,%r5311,%r5372,%r5583;
}

	
	{mul.f16x2 %r5590,%r5320,%r5374;
}

	
	{mul.f16x2 %r5593,%r5323,%r5375;
}

	
	{sub.f16x2 %r5596,%r5590,%r5593;
}

	
	{mul.f16x2 %r5599,%r5320,%r5375;
}

	
	{fma.rn.f16x2 %r5602,%r5323,%r5374,%r5599;
}

	
	{mul.f16x2 %r5606,%r5332,%r5376;
}

	
	{mul.f16x2 %r5609,%r5335,%r5377;
}

	
	{sub.f16x2 %r5612,%r5606,%r5609;
}

	
	{mul.f16x2 %r5615,%r5332,%r5377;
}

	
	{fma.rn.f16x2 %r5618,%r5335,%r5376,%r5615;
}

	
	{mul.f16x2 %r5622,%r5344,%r5378;
}

	
	{mul.f16x2 %r5625,%r5347,%r5379;
}

	
	{sub.f16x2 %r5628,%r5622,%r5625;
}

	
	{mul.f16x2 %r5631,%r5344,%r5379;
}

	
	{fma.rn.f16x2 %r5634,%r5347,%r5378,%r5631;
}

	
	{add.f16x2 %r5638,%r4638,%r5254;
}

	
	{add.f16x2 %r5641,%r4641,%r5257;
}

	
	{sub.f16x2 %r5644,%r4638,%r5254;
}

	
	{sub.f16x2 %r5647,%r4641,%r5257;
}

	
	{add.f16x2 %r5650,%r4650,%r5418;
}

	
	{add.f16x2 %r5653,%r4653,%r5424;
}

	
	{sub.f16x2 %r5656,%r4650,%r5418;
}

	
	{sub.f16x2 %r5659,%r4653,%r5424;
}

	
	{add.f16x2 %r5662,%r4662,%r5434;
}

	
	{add.f16x2 %r5665,%r4665,%r5440;
}

	
	{sub.f16x2 %r5668,%r4662,%r5434;
}

	
	{sub.f16x2 %r5671,%r4665,%r5440;
}

	
	{add.f16x2 %r5674,%r4674,%r5450;
}

	
	{add.f16x2 %r5677,%r4677,%r5456;
}

	
	{sub.f16x2 %r5680,%r4674,%r5450;
}

	
	{sub.f16x2 %r5683,%r4677,%r5456;
}

	
	{add.f16x2 %r5686,%r4686,%r5466;
}

	
	{add.f16x2 %r5689,%r4689,%r5472;
}

	
	{sub.f16x2 %r5692,%r4686,%r5466;
}

	
	{sub.f16x2 %r5695,%r4689,%r5472;
}

	
	{add.f16x2 %r5698,%r4698,%r5482;
}

	
	{add.f16x2 %r5701,%r4701,%r5488;
}

	
	{sub.f16x2 %r5704,%r4698,%r5482;
}

	
	{sub.f16x2 %r5707,%r4701,%r5488;
}

	
	{add.f16x2 %r5710,%r4710,%r5498;
}

	
	{add.f16x2 %r5713,%r4713,%r5504;
}

	
	{sub.f16x2 %r5716,%r4710,%r5498;
}

	
	{sub.f16x2 %r5719,%r4713,%r5504;
}

	
	{add.f16x2 %r5722,%r4722,%r5514;
}

	
	{add.f16x2 %r5725,%r4725,%r5520;
}

	
	{sub.f16x2 %r5728,%r4722,%r5514;
}

	
	{sub.f16x2 %r5731,%r4725,%r5520;
}

	
	{add.f16x2 %r5734,%r4644,%r5263;
}

	
	{add.f16x2 %r5737,%r4647,%r5524;
}

	
	{sub.f16x2 %r5740,%r4644,%r5263;
}

	
	{sub.f16x2 %r5743,%r4647,%r5524;
}

	
	{add.f16x2 %r5746,%r4656,%r5532;
}

	
	{add.f16x2 %r5749,%r4659,%r5538;
}

	
	{sub.f16x2 %r5752,%r4656,%r5532;
}

	
	{sub.f16x2 %r5755,%r4659,%r5538;
}

	
	{add.f16x2 %r5758,%r4668,%r5548;
}

	
	{add.f16x2 %r5761,%r4671,%r5554;
}

	
	{sub.f16x2 %r5764,%r4668,%r5548;
}

	
	{sub.f16x2 %r5767,%r4671,%r5554;
}

	
	{add.f16x2 %r5770,%r4680,%r5564;
}

	
	{add.f16x2 %r5773,%r4683,%r5570;
}

	
	{sub.f16x2 %r5776,%r4680,%r5564;
}

	
	{sub.f16x2 %r5779,%r4683,%r5570;
}

	
	{add.f16x2 %r5782,%r4692,%r5580;
}

	
	{add.f16x2 %r5785,%r4695,%r5586;
}

	
	{sub.f16x2 %r5788,%r4692,%r5580;
}

	
	{sub.f16x2 %r5791,%r4695,%r5586;
}

	
	{add.f16x2 %r5794,%r4704,%r5596;
}

	
	{add.f16x2 %r5797,%r4707,%r5602;
}

	
	{sub.f16x2 %r5800,%r4704,%r5596;
}

	
	{sub.f16x2 %r5803,%r4707,%r5602;
}

	
	{add.f16x2 %r5806,%r4716,%r5612;
}

	
	{add.f16x2 %r5809,%r4719,%r5618;
}

	
	{sub.f16x2 %r5812,%r4716,%r5612;
}

	
	{sub.f16x2 %r5815,%r4719,%r5618;
}

	
	{add.f16x2 %r5818,%r4728,%r5628;
}

	
	{add.f16x2 %r5821,%r4731,%r5634;
}

	
	{sub.f16x2 %r5824,%r4728,%r5628;
}

	
	{sub.f16x2 %r5827,%r4731,%r5634;
}

	bfe.u32 %r6980, %r9607, 5, 5;
cvt.rn.f32.u32	%f849, %r6980;
mul.f32 %f850, %f849, 0f3BC90FDB;
cos.approx.f32 %f783, %f850;
sin.approx.f32 %f851, %f850;
neg.f32 %f784, %f851;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f783;
cvt.rn.f16.f32 high, %f784;
mov.b32 %r5830, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5833, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5835, {high,high};}


	
	{mul.f16x2 %r5837,%r5653,%r5835;
}

	
	{xor.b32 %r5840,%r5837,0x80008000;
}

	
	{fma.rn.f16x2 %r5842,%r5650,%r5833,%r5840;
}

	
	{mul.f16x2 %r5846,%r5650,%r5835;
}

	
	{fma.rn.f16x2 %r5849,%r5653,%r5833,%r5846;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5853, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5855, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r5857, {low,high};}


	
	{mul.f16x2 %r5858,%r5855,%r5857;
}

	
	{mul.f16x2 %r5861,%r5830,%r5853;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5864, {high,low};}


	
	{fma.rn.f16x2 %r5866,%r5858,%r5864,%r5861;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5866;
mov.b32 %r5870, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5866;
mov.b32 %r5872, {high,high};}


	
	{mul.f16x2 %r5874,%r5665,%r5872;
}

	
	{xor.b32 %r5877,%r5874,0x80008000;
}

	
	{fma.rn.f16x2 %r5879,%r5662,%r5870,%r5877;
}

	
	{mul.f16x2 %r5883,%r5662,%r5872;
}

	
	{fma.rn.f16x2 %r5886,%r5665,%r5870,%r5883;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5890, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5892, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r5894, {low,high};}


	
	{mul.f16x2 %r5895,%r5892,%r5894;
}

	
	{mul.f16x2 %r5898,%r5866,%r5890;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5866;
mov.b32 %r5901, {high,low};}


	
	{fma.rn.f16x2 %r5903,%r5895,%r5901,%r5898;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5903;
mov.b32 %r5907, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5903;
mov.b32 %r5909, {high,high};}


	
	{mul.f16x2 %r5911,%r5677,%r5909;
}

	
	{xor.b32 %r5914,%r5911,0x80008000;
}

	
	{fma.rn.f16x2 %r5916,%r5674,%r5907,%r5914;
}

	
	{mul.f16x2 %r5920,%r5674,%r5909;
}

	
	{fma.rn.f16x2 %r5923,%r5677,%r5907,%r5920;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5927, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5929, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r5931, {low,high};}


	
	{mul.f16x2 %r5932,%r5929,%r5931;
}

	
	{mul.f16x2 %r5935,%r5903,%r5927;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5903;
mov.b32 %r5938, {high,low};}


	
	{fma.rn.f16x2 %r5940,%r5932,%r5938,%r5935;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5940;
mov.b32 %r5944, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5940;
mov.b32 %r5946, {high,high};}


	
	{mul.f16x2 %r5948,%r5689,%r5946;
}

	
	{xor.b32 %r5951,%r5948,0x80008000;
}

	
	{fma.rn.f16x2 %r5953,%r5686,%r5944,%r5951;
}

	
	{mul.f16x2 %r5957,%r5686,%r5946;
}

	
	{fma.rn.f16x2 %r5960,%r5689,%r5944,%r5957;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5964, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r5966, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r5968, {low,high};}


	
	{mul.f16x2 %r5969,%r5966,%r5968;
}

	
	{mul.f16x2 %r5972,%r5940,%r5964;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5940;
mov.b32 %r5975, {high,low};}


	
	{fma.rn.f16x2 %r5977,%r5969,%r5975,%r5972;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5977;
mov.b32 %r5981, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5977;
mov.b32 %r5983, {high,high};}


	
	{mul.f16x2 %r5985,%r5701,%r5983;
}

	
	{xor.b32 %r5988,%r5985,0x80008000;
}

	
	{fma.rn.f16x2 %r5990,%r5698,%r5981,%r5988;
}

	
	{mul.f16x2 %r5994,%r5698,%r5983;
}

	
	{fma.rn.f16x2 %r5997,%r5701,%r5981,%r5994;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6001, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6003, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6005, {low,high};}


	
	{mul.f16x2 %r6006,%r6003,%r6005;
}

	
	{mul.f16x2 %r6009,%r5977,%r6001;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5977;
mov.b32 %r6012, {high,low};}


	
	{fma.rn.f16x2 %r6014,%r6006,%r6012,%r6009;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6014;
mov.b32 %r6018, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6014;
mov.b32 %r6020, {high,high};}


	
	{mul.f16x2 %r6022,%r5713,%r6020;
}

	
	{xor.b32 %r6025,%r6022,0x80008000;
}

	
	{fma.rn.f16x2 %r6027,%r5710,%r6018,%r6025;
}

	
	{mul.f16x2 %r6031,%r5710,%r6020;
}

	
	{fma.rn.f16x2 %r6034,%r5713,%r6018,%r6031;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6038, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6040, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6042, {low,high};}


	
	{mul.f16x2 %r6043,%r6040,%r6042;
}

	
	{mul.f16x2 %r6046,%r6014,%r6038;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6014;
mov.b32 %r6049, {high,low};}


	
	{fma.rn.f16x2 %r6051,%r6043,%r6049,%r6046;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6051;
mov.b32 %r6055, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6051;
mov.b32 %r6057, {high,high};}


	
	{mul.f16x2 %r6059,%r5725,%r6057;
}

	
	{xor.b32 %r6062,%r6059,0x80008000;
}

	
	{fma.rn.f16x2 %r6064,%r5722,%r6055,%r6062;
}

	
	{mul.f16x2 %r6068,%r5722,%r6057;
}

	
	{fma.rn.f16x2 %r6071,%r5725,%r6055,%r6068;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6075, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6077, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6079, {low,high};}


	
	{mul.f16x2 %r6080,%r6077,%r6079;
}

	
	{mul.f16x2 %r6083,%r6051,%r6075;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6051;
mov.b32 %r6086, {high,low};}


	
	{fma.rn.f16x2 %r6088,%r6080,%r6086,%r6083;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6088;
mov.b32 %r6092, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6088;
mov.b32 %r6094, {high,high};}


	
	{mul.f16x2 %r6096,%r5737,%r6094;
}

	
	{xor.b32 %r6099,%r6096,0x80008000;
}

	
	{fma.rn.f16x2 %r6101,%r5734,%r6092,%r6099;
}

	
	{mul.f16x2 %r6105,%r5734,%r6094;
}

	
	{fma.rn.f16x2 %r6108,%r5737,%r6092,%r6105;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6112, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6114, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6116, {low,high};}


	
	{mul.f16x2 %r6117,%r6114,%r6116;
}

	
	{mul.f16x2 %r6120,%r6088,%r6112;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6088;
mov.b32 %r6123, {high,low};}


	
	{fma.rn.f16x2 %r6125,%r6117,%r6123,%r6120;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6125;
mov.b32 %r6129, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6125;
mov.b32 %r6131, {high,high};}


	
	{mul.f16x2 %r6133,%r5749,%r6131;
}

	
	{xor.b32 %r6136,%r6133,0x80008000;
}

	
	{fma.rn.f16x2 %r6138,%r5746,%r6129,%r6136;
}

	
	{mul.f16x2 %r6142,%r5746,%r6131;
}

	
	{fma.rn.f16x2 %r6145,%r5749,%r6129,%r6142;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6149, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6151, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6153, {low,high};}


	
	{mul.f16x2 %r6154,%r6151,%r6153;
}

	
	{mul.f16x2 %r6157,%r6125,%r6149;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6125;
mov.b32 %r6160, {high,low};}


	
	{fma.rn.f16x2 %r6162,%r6154,%r6160,%r6157;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6162;
mov.b32 %r6166, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6162;
mov.b32 %r6168, {high,high};}


	
	{mul.f16x2 %r6170,%r5761,%r6168;
}

	
	{xor.b32 %r6173,%r6170,0x80008000;
}

	
	{fma.rn.f16x2 %r6175,%r5758,%r6166,%r6173;
}

	
	{mul.f16x2 %r6179,%r5758,%r6168;
}

	
	{fma.rn.f16x2 %r6182,%r5761,%r6166,%r6179;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6186, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6188, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6190, {low,high};}


	
	{mul.f16x2 %r6191,%r6188,%r6190;
}

	
	{mul.f16x2 %r6194,%r6162,%r6186;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6162;
mov.b32 %r6197, {high,low};}


	
	{fma.rn.f16x2 %r6199,%r6191,%r6197,%r6194;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6199;
mov.b32 %r6203, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6199;
mov.b32 %r6205, {high,high};}


	
	{mul.f16x2 %r6207,%r5773,%r6205;
}

	
	{xor.b32 %r6210,%r6207,0x80008000;
}

	
	{fma.rn.f16x2 %r6212,%r5770,%r6203,%r6210;
}

	
	{mul.f16x2 %r6216,%r5770,%r6205;
}

	
	{fma.rn.f16x2 %r6219,%r5773,%r6203,%r6216;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6223, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6225, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6227, {low,high};}


	
	{mul.f16x2 %r6228,%r6225,%r6227;
}

	
	{mul.f16x2 %r6231,%r6199,%r6223;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6199;
mov.b32 %r6234, {high,low};}


	
	{fma.rn.f16x2 %r6236,%r6228,%r6234,%r6231;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6236;
mov.b32 %r6240, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6236;
mov.b32 %r6242, {high,high};}


	
	{mul.f16x2 %r6244,%r5785,%r6242;
}

	
	{xor.b32 %r6247,%r6244,0x80008000;
}

	
	{fma.rn.f16x2 %r6249,%r5782,%r6240,%r6247;
}

	
	{mul.f16x2 %r6253,%r5782,%r6242;
}

	
	{fma.rn.f16x2 %r6256,%r5785,%r6240,%r6253;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6260, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6262, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6264, {low,high};}


	
	{mul.f16x2 %r6265,%r6262,%r6264;
}

	
	{mul.f16x2 %r6268,%r6236,%r6260;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6236;
mov.b32 %r6271, {high,low};}


	
	{fma.rn.f16x2 %r6273,%r6265,%r6271,%r6268;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6273;
mov.b32 %r6277, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6273;
mov.b32 %r6279, {high,high};}


	
	{mul.f16x2 %r6281,%r5797,%r6279;
}

	
	{xor.b32 %r6284,%r6281,0x80008000;
}

	
	{fma.rn.f16x2 %r6286,%r5794,%r6277,%r6284;
}

	
	{mul.f16x2 %r6290,%r5794,%r6279;
}

	
	{fma.rn.f16x2 %r6293,%r5797,%r6277,%r6290;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6297, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6299, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6301, {low,high};}


	
	{mul.f16x2 %r6302,%r6299,%r6301;
}

	
	{mul.f16x2 %r6305,%r6273,%r6297;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6273;
mov.b32 %r6308, {high,low};}


	
	{fma.rn.f16x2 %r6310,%r6302,%r6308,%r6305;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6310;
mov.b32 %r6314, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6310;
mov.b32 %r6316, {high,high};}


	
	{mul.f16x2 %r6318,%r5809,%r6316;
}

	
	{xor.b32 %r6321,%r6318,0x80008000;
}

	
	{fma.rn.f16x2 %r6323,%r5806,%r6314,%r6321;
}

	
	{mul.f16x2 %r6327,%r5806,%r6316;
}

	
	{fma.rn.f16x2 %r6330,%r5809,%r6314,%r6327;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6334, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6336, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6338, {low,high};}


	
	{mul.f16x2 %r6339,%r6336,%r6338;
}

	
	{mul.f16x2 %r6342,%r6310,%r6334;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6310;
mov.b32 %r6345, {high,low};}


	
	{fma.rn.f16x2 %r6347,%r6339,%r6345,%r6342;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6347;
mov.b32 %r6351, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6347;
mov.b32 %r6353, {high,high};}


	
	{mul.f16x2 %r6355,%r5821,%r6353;
}

	
	{xor.b32 %r6358,%r6355,0x80008000;
}

	
	{fma.rn.f16x2 %r6360,%r5818,%r6351,%r6358;
}

	
	{mul.f16x2 %r6364,%r5818,%r6353;
}

	
	{fma.rn.f16x2 %r6367,%r5821,%r6351,%r6364;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6371, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6373, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6375, {low,high};}


	
	{mul.f16x2 %r6376,%r6373,%r6375;
}

	
	{mul.f16x2 %r6379,%r6347,%r6371;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6347;
mov.b32 %r6382, {high,low};}


	
	{fma.rn.f16x2 %r6384,%r6376,%r6382,%r6379;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6384;
mov.b32 %r6388, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6384;
mov.b32 %r6390, {high,high};}


	
	{mul.f16x2 %r6392,%r5647,%r6390;
}

	
	{xor.b32 %r6395,%r6392,0x80008000;
}

	
	{fma.rn.f16x2 %r6397,%r5644,%r6388,%r6395;
}

	
	{mul.f16x2 %r6401,%r5644,%r6390;
}

	
	{fma.rn.f16x2 %r6404,%r5647,%r6388,%r6401;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6408, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6410, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6412, {low,high};}


	
	{mul.f16x2 %r6413,%r6410,%r6412;
}

	
	{mul.f16x2 %r6416,%r6384,%r6408;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6384;
mov.b32 %r6419, {high,low};}


	
	{fma.rn.f16x2 %r6421,%r6413,%r6419,%r6416;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6421;
mov.b32 %r6425, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6421;
mov.b32 %r6427, {high,high};}


	
	{mul.f16x2 %r6429,%r5659,%r6427;
}

	
	{xor.b32 %r6432,%r6429,0x80008000;
}

	
	{fma.rn.f16x2 %r6434,%r5656,%r6425,%r6432;
}

	
	{mul.f16x2 %r6438,%r5656,%r6427;
}

	
	{fma.rn.f16x2 %r6441,%r5659,%r6425,%r6438;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6445, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6447, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6449, {low,high};}


	
	{mul.f16x2 %r6450,%r6447,%r6449;
}

	
	{mul.f16x2 %r6453,%r6421,%r6445;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6421;
mov.b32 %r6456, {high,low};}


	
	{fma.rn.f16x2 %r6458,%r6450,%r6456,%r6453;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6458;
mov.b32 %r6462, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6458;
mov.b32 %r6464, {high,high};}


	
	{mul.f16x2 %r6466,%r5671,%r6464;
}

	
	{xor.b32 %r6469,%r6466,0x80008000;
}

	
	{fma.rn.f16x2 %r6471,%r5668,%r6462,%r6469;
}

	
	{mul.f16x2 %r6475,%r5668,%r6464;
}

	
	{fma.rn.f16x2 %r6478,%r5671,%r6462,%r6475;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6482, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6484, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6486, {low,high};}


	
	{mul.f16x2 %r6487,%r6484,%r6486;
}

	
	{mul.f16x2 %r6490,%r6458,%r6482;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6458;
mov.b32 %r6493, {high,low};}


	
	{fma.rn.f16x2 %r6495,%r6487,%r6493,%r6490;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6495;
mov.b32 %r6499, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6495;
mov.b32 %r6501, {high,high};}


	
	{mul.f16x2 %r6503,%r5683,%r6501;
}

	
	{xor.b32 %r6506,%r6503,0x80008000;
}

	
	{fma.rn.f16x2 %r6508,%r5680,%r6499,%r6506;
}

	
	{mul.f16x2 %r6512,%r5680,%r6501;
}

	
	{fma.rn.f16x2 %r6515,%r5683,%r6499,%r6512;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6519, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6521, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6523, {low,high};}


	
	{mul.f16x2 %r6524,%r6521,%r6523;
}

	
	{mul.f16x2 %r6527,%r6495,%r6519;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6495;
mov.b32 %r6530, {high,low};}


	
	{fma.rn.f16x2 %r6532,%r6524,%r6530,%r6527;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6532;
mov.b32 %r6536, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6532;
mov.b32 %r6538, {high,high};}


	
	{mul.f16x2 %r6540,%r5695,%r6538;
}

	
	{xor.b32 %r6543,%r6540,0x80008000;
}

	
	{fma.rn.f16x2 %r6545,%r5692,%r6536,%r6543;
}

	
	{mul.f16x2 %r6549,%r5692,%r6538;
}

	
	{fma.rn.f16x2 %r6552,%r5695,%r6536,%r6549;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6556, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6558, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6560, {low,high};}


	
	{mul.f16x2 %r6561,%r6558,%r6560;
}

	
	{mul.f16x2 %r6564,%r6532,%r6556;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6532;
mov.b32 %r6567, {high,low};}


	
	{fma.rn.f16x2 %r6569,%r6561,%r6567,%r6564;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6569;
mov.b32 %r6573, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6569;
mov.b32 %r6575, {high,high};}


	
	{mul.f16x2 %r6577,%r5707,%r6575;
}

	
	{xor.b32 %r6580,%r6577,0x80008000;
}

	
	{fma.rn.f16x2 %r6582,%r5704,%r6573,%r6580;
}

	
	{mul.f16x2 %r6586,%r5704,%r6575;
}

	
	{fma.rn.f16x2 %r6589,%r5707,%r6573,%r6586;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6593, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6595, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6597, {low,high};}


	
	{mul.f16x2 %r6598,%r6595,%r6597;
}

	
	{mul.f16x2 %r6601,%r6569,%r6593;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6569;
mov.b32 %r6604, {high,low};}


	
	{fma.rn.f16x2 %r6606,%r6598,%r6604,%r6601;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6606;
mov.b32 %r6610, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6606;
mov.b32 %r6612, {high,high};}


	
	{mul.f16x2 %r6614,%r5719,%r6612;
}

	
	{xor.b32 %r6617,%r6614,0x80008000;
}

	
	{fma.rn.f16x2 %r6619,%r5716,%r6610,%r6617;
}

	
	{mul.f16x2 %r6623,%r5716,%r6612;
}

	
	{fma.rn.f16x2 %r6626,%r5719,%r6610,%r6623;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6630, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6632, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6634, {low,high};}


	
	{mul.f16x2 %r6635,%r6632,%r6634;
}

	
	{mul.f16x2 %r6638,%r6606,%r6630;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6606;
mov.b32 %r6641, {high,low};}


	
	{fma.rn.f16x2 %r6643,%r6635,%r6641,%r6638;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6643;
mov.b32 %r6647, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6643;
mov.b32 %r6649, {high,high};}


	
	{mul.f16x2 %r6651,%r5731,%r6649;
}

	
	{xor.b32 %r6654,%r6651,0x80008000;
}

	
	{fma.rn.f16x2 %r6656,%r5728,%r6647,%r6654;
}

	
	{mul.f16x2 %r6660,%r5728,%r6649;
}

	
	{fma.rn.f16x2 %r6663,%r5731,%r6647,%r6660;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6667, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6669, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6671, {low,high};}


	
	{mul.f16x2 %r6672,%r6669,%r6671;
}

	
	{mul.f16x2 %r6675,%r6643,%r6667;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6643;
mov.b32 %r6678, {high,low};}


	
	{fma.rn.f16x2 %r6680,%r6672,%r6678,%r6675;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6680;
mov.b32 %r6684, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6680;
mov.b32 %r6686, {high,high};}


	
	{mul.f16x2 %r6688,%r5743,%r6686;
}

	
	{xor.b32 %r6691,%r6688,0x80008000;
}

	
	{fma.rn.f16x2 %r6693,%r5740,%r6684,%r6691;
}

	
	{mul.f16x2 %r6697,%r5740,%r6686;
}

	
	{fma.rn.f16x2 %r6700,%r5743,%r6684,%r6697;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6704, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6706, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6708, {low,high};}


	
	{mul.f16x2 %r6709,%r6706,%r6708;
}

	
	{mul.f16x2 %r6712,%r6680,%r6704;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6680;
mov.b32 %r6715, {high,low};}


	
	{fma.rn.f16x2 %r6717,%r6709,%r6715,%r6712;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6717;
mov.b32 %r6721, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6717;
mov.b32 %r6723, {high,high};}


	
	{mul.f16x2 %r6725,%r5755,%r6723;
}

	
	{xor.b32 %r6728,%r6725,0x80008000;
}

	
	{fma.rn.f16x2 %r6730,%r5752,%r6721,%r6728;
}

	
	{mul.f16x2 %r6734,%r5752,%r6723;
}

	
	{fma.rn.f16x2 %r6737,%r5755,%r6721,%r6734;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6741, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6743, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6745, {low,high};}


	
	{mul.f16x2 %r6746,%r6743,%r6745;
}

	
	{mul.f16x2 %r6749,%r6717,%r6741;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6717;
mov.b32 %r6752, {high,low};}


	
	{fma.rn.f16x2 %r6754,%r6746,%r6752,%r6749;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6754;
mov.b32 %r6758, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6754;
mov.b32 %r6760, {high,high};}


	
	{mul.f16x2 %r6762,%r5767,%r6760;
}

	
	{xor.b32 %r6765,%r6762,0x80008000;
}

	
	{fma.rn.f16x2 %r6767,%r5764,%r6758,%r6765;
}

	
	{mul.f16x2 %r6771,%r5764,%r6760;
}

	
	{fma.rn.f16x2 %r6774,%r5767,%r6758,%r6771;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6778, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6780, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6782, {low,high};}


	
	{mul.f16x2 %r6783,%r6780,%r6782;
}

	
	{mul.f16x2 %r6786,%r6754,%r6778;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6754;
mov.b32 %r6789, {high,low};}


	
	{fma.rn.f16x2 %r6791,%r6783,%r6789,%r6786;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6791;
mov.b32 %r6795, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6791;
mov.b32 %r6797, {high,high};}


	
	{mul.f16x2 %r6799,%r5779,%r6797;
}

	
	{xor.b32 %r6802,%r6799,0x80008000;
}

	
	{fma.rn.f16x2 %r6804,%r5776,%r6795,%r6802;
}

	
	{mul.f16x2 %r6808,%r5776,%r6797;
}

	
	{fma.rn.f16x2 %r6811,%r5779,%r6795,%r6808;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6815, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6817, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6819, {low,high};}


	
	{mul.f16x2 %r6820,%r6817,%r6819;
}

	
	{mul.f16x2 %r6823,%r6791,%r6815;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6791;
mov.b32 %r6826, {high,low};}


	
	{fma.rn.f16x2 %r6828,%r6820,%r6826,%r6823;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6828;
mov.b32 %r6832, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6828;
mov.b32 %r6834, {high,high};}


	
	{mul.f16x2 %r6836,%r5791,%r6834;
}

	
	{xor.b32 %r6839,%r6836,0x80008000;
}

	
	{fma.rn.f16x2 %r6841,%r5788,%r6832,%r6839;
}

	
	{mul.f16x2 %r6845,%r5788,%r6834;
}

	
	{fma.rn.f16x2 %r6848,%r5791,%r6832,%r6845;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6852, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6854, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6856, {low,high};}


	
	{mul.f16x2 %r6857,%r6854,%r6856;
}

	
	{mul.f16x2 %r6860,%r6828,%r6852;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6828;
mov.b32 %r6863, {high,low};}


	
	{fma.rn.f16x2 %r6865,%r6857,%r6863,%r6860;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6865;
mov.b32 %r6869, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6865;
mov.b32 %r6871, {high,high};}


	
	{mul.f16x2 %r6873,%r5803,%r6871;
}

	
	{xor.b32 %r6876,%r6873,0x80008000;
}

	
	{fma.rn.f16x2 %r6878,%r5800,%r6869,%r6876;
}

	
	{mul.f16x2 %r6882,%r5800,%r6871;
}

	
	{fma.rn.f16x2 %r6885,%r5803,%r6869,%r6882;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6889, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6891, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6893, {low,high};}


	
	{mul.f16x2 %r6894,%r6891,%r6893;
}

	
	{mul.f16x2 %r6897,%r6865,%r6889;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6865;
mov.b32 %r6900, {high,low};}


	
	{fma.rn.f16x2 %r6902,%r6894,%r6900,%r6897;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6902;
mov.b32 %r6906, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6902;
mov.b32 %r6908, {high,high};}


	
	{mul.f16x2 %r6910,%r5815,%r6908;
}

	
	{xor.b32 %r6913,%r6910,0x80008000;
}

	
	{fma.rn.f16x2 %r6915,%r5812,%r6906,%r6913;
}

	
	{mul.f16x2 %r6919,%r5812,%r6908;
}

	
	{fma.rn.f16x2 %r6922,%r5815,%r6906,%r6919;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6926, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r5830;
mov.b32 %r6928, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r6930, {low,high};}


	
	{mul.f16x2 %r6931,%r6928,%r6930;
}

	
	{mul.f16x2 %r6934,%r6902,%r6926;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6902;
mov.b32 %r6937, {high,low};}


	
	{fma.rn.f16x2 %r6939,%r6931,%r6937,%r6934;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6939;
mov.b32 %r6943, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r6939;
mov.b32 %r6945, {high,high};}


	
	{mul.f16x2 %r6947,%r5827,%r6945;
}

	
	{xor.b32 %r6950,%r6947,0x80008000;
}

	
	{fma.rn.f16x2 %r6952,%r5824,%r6943,%r6950;
}

	
	{mul.f16x2 %r6956,%r5824,%r6945;
}

	
	{fma.rn.f16x2 %r6959,%r5827,%r6943,%r6956;
}

	and.b32 %r6981, %r9607, 31;
add.s32 %r510, %r410, %r6981;
barrier.sync 0;
mov.u32 %r9698, %tid.y;
and.b32 %r9697, %r9698, 992;
mov.u32 %r9696, smem_full;
shl.b32 %r6982, %r9697, 5;
add.s32 %r6983, %r6982, %r510;
shl.b32 %r6984, %r6983, 2;
add.s32 %r511, %r9696, %r6984;
st.shared.u32 [%r511], %r5638;
st.shared.u32 [%r511+128], %r5842;
st.shared.u32 [%r511+256], %r5879;
st.shared.u32 [%r511+384], %r5916;
st.shared.u32 [%r511+512], %r5953;
st.shared.u32 [%r511+640], %r5990;
st.shared.u32 [%r511+768], %r6027;
st.shared.u32 [%r511+896], %r6064;
st.shared.u32 [%r511+1024], %r6101;
st.shared.u32 [%r511+1152], %r6138;
st.shared.u32 [%r511+1280], %r6175;
st.shared.u32 [%r511+1408], %r6212;
st.shared.u32 [%r511+1536], %r6249;
st.shared.u32 [%r511+1664], %r6286;
st.shared.u32 [%r511+1792], %r6323;
st.shared.u32 [%r511+1920], %r6360;
st.shared.u32 [%r511+2048], %r6397;
st.shared.u32 [%r511+2176], %r6434;
st.shared.u32 [%r511+2304], %r6471;
st.shared.u32 [%r511+2432], %r6508;
st.shared.u32 [%r511+2560], %r6545;
st.shared.u32 [%r511+2688], %r6582;
st.shared.u32 [%r511+2816], %r6619;
st.shared.u32 [%r511+2944], %r6656;
st.shared.u32 [%r511+3072], %r6693;
st.shared.u32 [%r511+3200], %r6730;
st.shared.u32 [%r511+3328], %r6767;
st.shared.u32 [%r511+3456], %r6804;
st.shared.u32 [%r511+3584], %r6841;
st.shared.u32 [%r511+3712], %r6878;
st.shared.u32 [%r511+3840], %r6915;
st.shared.u32 [%r511+3968], %r6952;
barrier.sync 0;
mov.u32 %r9701, %tid.y;
and.b32 %r9700, %r9701, 992;
mov.u32 %r9699, smem_full;
add.s32 %r6986, %r9700, %r510;
shl.b32 %r6987, %r6986, 2;
add.s32 %r512, %r9699, %r6987;
ld.shared.u32 %r513, [%r512];
ld.shared.u32 %r514, [%r512+4096];
ld.shared.u32 %r515, [%r512+8192];
ld.shared.u32 %r516, [%r512+12288];
ld.shared.u32 %r517, [%r512+16384];
ld.shared.u32 %r518, [%r512+20480];
ld.shared.u32 %r519, [%r512+24576];
ld.shared.u32 %r520, [%r512+28672];
ld.shared.u32 %r521, [%r512+32768];
ld.shared.u32 %r522, [%r512+36864];
ld.shared.u32 %r523, [%r512+40960];
ld.shared.u32 %r524, [%r512+45056];
ld.shared.u32 %r525, [%r512+49152];
ld.shared.u32 %r526, [%r512+53248];
ld.shared.u32 %r527, [%r512+57344];
ld.shared.u32 %r528, [%r512+61440];
ld.shared.u32 %r529, [%r512+65536];
ld.shared.u32 %r530, [%r512+69632];
ld.shared.u32 %r531, [%r512+73728];
ld.shared.u32 %r532, [%r512+77824];
ld.shared.u32 %r533, [%r512+81920];
ld.shared.u32 %r534, [%r512+86016];
ld.shared.u32 %r535, [%r512+90112];
ld.shared.u32 %r536, [%r512+94208];
ld.shared.u32 %r537, [%r512+98304];
ld.shared.u32 %r538, [%r512+102400];
ld.shared.u32 %r539, [%r512+106496];
ld.shared.u32 %r540, [%r512+110592];
ld.shared.u32 %r541, [%r512+114688];
ld.shared.u32 %r542, [%r512+118784];
ld.shared.u32 %r543, [%r512+122880];
ld.shared.u32 %r544, [%r512+126976];
barrier.sync 0;
st.shared.u32 [%r511], %r5641;
st.shared.u32 [%r511+128], %r5849;
st.shared.u32 [%r511+256], %r5886;
st.shared.u32 [%r511+384], %r5923;
st.shared.u32 [%r511+512], %r5960;
st.shared.u32 [%r511+640], %r5997;
st.shared.u32 [%r511+768], %r6034;
st.shared.u32 [%r511+896], %r6071;
st.shared.u32 [%r511+1024], %r6108;
st.shared.u32 [%r511+1152], %r6145;
st.shared.u32 [%r511+1280], %r6182;
st.shared.u32 [%r511+1408], %r6219;
st.shared.u32 [%r511+1536], %r6256;
st.shared.u32 [%r511+1664], %r6293;
st.shared.u32 [%r511+1792], %r6330;
st.shared.u32 [%r511+1920], %r6367;
st.shared.u32 [%r511+2048], %r6404;
st.shared.u32 [%r511+2176], %r6441;
st.shared.u32 [%r511+2304], %r6478;
st.shared.u32 [%r511+2432], %r6515;
st.shared.u32 [%r511+2560], %r6552;
st.shared.u32 [%r511+2688], %r6589;
st.shared.u32 [%r511+2816], %r6626;
st.shared.u32 [%r511+2944], %r6663;
st.shared.u32 [%r511+3072], %r6700;
st.shared.u32 [%r511+3200], %r6737;
st.shared.u32 [%r511+3328], %r6774;
st.shared.u32 [%r511+3456], %r6811;
st.shared.u32 [%r511+3584], %r6848;
st.shared.u32 [%r511+3712], %r6885;
st.shared.u32 [%r511+3840], %r6922;
st.shared.u32 [%r511+3968], %r6959;
barrier.sync 0;
ld.param.u32 %r9608, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+92];
mov.f32 %f1270, 0fBF7B14BE;
mov.f32 %f1269, 0f3E47C5C2;
mov.f32 %f1268, 0fBF54DB31;
mov.f32 %f1267, 0f3F0E39DA;
mov.f32 %f1266, 0fBF0E39DA;
mov.f32 %f1265, 0f3F54DB31;
mov.f32 %f1264, 0fBE47C5C2;
mov.f32 %f1263, 0f3F7B14BE;
mov.f32 %f1262, 0fBF6C835E;
mov.f32 %f1261, 0f3EC3EF15;
mov.f32 %f1260, 0fBEC3EF15;
mov.f32 %f1259, 0f3F6C835E;
mov.f32 %f1258, 0fBF3504F3;
mov.f32 %f1257, 0f3F3504F3;
add.s64 %rd272, %rd1, 4;
ld.shared.u32 %r6993, [%r512];
ld.shared.u32 %r7609, [%r512+4096];
ld.shared.u32 %r7189, [%r512+8192];
ld.shared.u32 %r7805, [%r512+12288];
ld.shared.u32 %r7043, [%r512+16384];
ld.shared.u32 %r7659, [%r512+20480];
ld.shared.u32 %r7239, [%r512+24576];
ld.shared.u32 %r7855, [%r512+28672];
ld.shared.u32 %r7005, [%r512+32768];
ld.shared.u32 %r7621, [%r512+36864];
ld.shared.u32 %r7201, [%r512+40960];
ld.shared.u32 %r7817, [%r512+45056];
ld.shared.u32 %r7055, [%r512+49152];
ld.shared.u32 %r7671, [%r512+53248];
ld.shared.u32 %r7251, [%r512+57344];
ld.shared.u32 %r7867, [%r512+61440];
ld.shared.u32 %r6994, [%r512+65536];
ld.shared.u32 %r7610, [%r512+69632];
ld.shared.u32 %r7190, [%r512+73728];
ld.shared.u32 %r7806, [%r512+77824];
ld.shared.u32 %r7044, [%r512+81920];
ld.shared.u32 %r7660, [%r512+86016];
ld.shared.u32 %r7240, [%r512+90112];
ld.shared.u32 %r7856, [%r512+94208];
ld.shared.u32 %r7006, [%r512+98304];
ld.shared.u32 %r7622, [%r512+102400];
ld.shared.u32 %r7202, [%r512+106496];
ld.shared.u32 %r7818, [%r512+110592];
ld.shared.u32 %r7056, [%r512+114688];
ld.shared.u32 %r7672, [%r512+118784];
ld.shared.u32 %r7252, [%r512+122880];
ld.shared.u32 %r7868, [%r512+126976];

	{add.f16x2 %r6989,%r513,%r529;
}

	
	{add.f16x2 %r6992,%r6993,%r6994;
}

	
	{sub.f16x2 %r6995,%r513,%r529;
}

	
	{sub.f16x2 %r6998,%r6993,%r6994;
}

	
	{add.f16x2 %r7001,%r521,%r537;
}

	
	{add.f16x2 %r7004,%r7005,%r7006;
}

	
	{sub.f16x2 %r7007,%r521,%r537;
}

	
	{sub.f16x2 %r7010,%r7005,%r7006;
}

	
	{xor.b32 %r7013,%r7007,0x80008000;
}

	
	{add.f16x2 %r7015,%r6989,%r7001;
}

	
	{add.f16x2 %r7018,%r6992,%r7004;
}

	
	{sub.f16x2 %r7021,%r6989,%r7001;
}

	
	{sub.f16x2 %r7024,%r6992,%r7004;
}

	
	{add.f16x2 %r7027,%r6995,%r7010;
}

	
	{add.f16x2 %r7030,%r6998,%r7013;
}

	
	{sub.f16x2 %r7033,%r6995,%r7010;
}

	
	{sub.f16x2 %r7036,%r6998,%r7013;
}

	
	{add.f16x2 %r7039,%r517,%r533;
}

	
	{add.f16x2 %r7042,%r7043,%r7044;
}

	
	{sub.f16x2 %r7045,%r517,%r533;
}

	
	{sub.f16x2 %r7048,%r7043,%r7044;
}

	
	{add.f16x2 %r7051,%r525,%r541;
}

	
	{add.f16x2 %r7054,%r7055,%r7056;
}

	
	{sub.f16x2 %r7057,%r525,%r541;
}

	
	{sub.f16x2 %r7060,%r7055,%r7056;
}

	
	{xor.b32 %r7063,%r7057,0x80008000;
}

	
	{add.f16x2 %r7065,%r7039,%r7051;
}

	
	{add.f16x2 %r7068,%r7042,%r7054;
}

	
	{sub.f16x2 %r7071,%r7039,%r7051;
}

	
	{sub.f16x2 %r7074,%r7042,%r7054;
}

	
	{add.f16x2 %r7077,%r7045,%r7060;
}

	
	{add.f16x2 %r7080,%r7048,%r7063;
}

	
	{sub.f16x2 %r7083,%r7045,%r7060;
}

	
	{sub.f16x2 %r7086,%r7048,%r7063;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1257;
cvt.rn.f16.f32 high, %f1257;
mov.b32 %r7089, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7090, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7093, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7094, {low,high};}


	
	{mul.f16x2 %r7103,%r7077,%r7089;
}

	
	{mul.f16x2 %r7106,%r7080,%r7090;
}

	
	{sub.f16x2 %r7109,%r7103,%r7106;
}

	
	{mul.f16x2 %r7112,%r7077,%r7090;
}

	
	{fma.rn.f16x2 %r7115,%r7080,%r7089,%r7112;
}

	
	{xor.b32 %r7119,%r7071,0x80008000;
}

	
	{mul.f16x2 %r7121,%r7083,%r7093;
}

	
	{mul.f16x2 %r7124,%r7086,%r7094;
}

	
	{sub.f16x2 %r7127,%r7121,%r7124;
}

	
	{mul.f16x2 %r7130,%r7083,%r7094;
}

	
	{fma.rn.f16x2 %r7133,%r7086,%r7093,%r7130;
}

	
	{add.f16x2 %r7137,%r7015,%r7065;
}

	
	{add.f16x2 %r7140,%r7018,%r7068;
}

	
	{sub.f16x2 %r7143,%r7015,%r7065;
}

	
	{sub.f16x2 %r7146,%r7018,%r7068;
}

	
	{add.f16x2 %r7149,%r7027,%r7109;
}

	
	{add.f16x2 %r7152,%r7030,%r7115;
}

	
	{sub.f16x2 %r7155,%r7027,%r7109;
}

	
	{sub.f16x2 %r7158,%r7030,%r7115;
}

	
	{add.f16x2 %r7161,%r7021,%r7074;
}

	
	{add.f16x2 %r7164,%r7024,%r7119;
}

	
	{sub.f16x2 %r7167,%r7021,%r7074;
}

	
	{sub.f16x2 %r7170,%r7024,%r7119;
}

	
	{add.f16x2 %r7173,%r7033,%r7127;
}

	
	{add.f16x2 %r7176,%r7036,%r7133;
}

	
	{sub.f16x2 %r7179,%r7033,%r7127;
}

	
	{sub.f16x2 %r7182,%r7036,%r7133;
}

	
	{add.f16x2 %r7185,%r515,%r531;
}

	
	{add.f16x2 %r7188,%r7189,%r7190;
}

	
	{sub.f16x2 %r7191,%r515,%r531;
}

	
	{sub.f16x2 %r7194,%r7189,%r7190;
}

	
	{add.f16x2 %r7197,%r523,%r539;
}

	
	{add.f16x2 %r7200,%r7201,%r7202;
}

	
	{sub.f16x2 %r7203,%r523,%r539;
}

	
	{sub.f16x2 %r7206,%r7201,%r7202;
}

	
	{xor.b32 %r7209,%r7203,0x80008000;
}

	
	{add.f16x2 %r7211,%r7185,%r7197;
}

	
	{add.f16x2 %r7214,%r7188,%r7200;
}

	
	{sub.f16x2 %r7217,%r7185,%r7197;
}

	
	{sub.f16x2 %r7220,%r7188,%r7200;
}

	
	{add.f16x2 %r7223,%r7191,%r7206;
}

	
	{add.f16x2 %r7226,%r7194,%r7209;
}

	
	{sub.f16x2 %r7229,%r7191,%r7206;
}

	
	{sub.f16x2 %r7232,%r7194,%r7209;
}

	
	{add.f16x2 %r7235,%r519,%r535;
}

	
	{add.f16x2 %r7238,%r7239,%r7240;
}

	
	{sub.f16x2 %r7241,%r519,%r535;
}

	
	{sub.f16x2 %r7244,%r7239,%r7240;
}

	
	{add.f16x2 %r7247,%r527,%r543;
}

	
	{add.f16x2 %r7250,%r7251,%r7252;
}

	
	{sub.f16x2 %r7253,%r527,%r543;
}

	
	{sub.f16x2 %r7256,%r7251,%r7252;
}

	
	{xor.b32 %r7259,%r7253,0x80008000;
}

	
	{add.f16x2 %r7261,%r7235,%r7247;
}

	
	{add.f16x2 %r7264,%r7238,%r7250;
}

	
	{sub.f16x2 %r7267,%r7235,%r7247;
}

	
	{sub.f16x2 %r7270,%r7238,%r7250;
}

	
	{add.f16x2 %r7273,%r7241,%r7256;
}

	
	{add.f16x2 %r7276,%r7244,%r7259;
}

	
	{sub.f16x2 %r7279,%r7241,%r7256;
}

	
	{sub.f16x2 %r7282,%r7244,%r7259;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1257;
cvt.rn.f16.f32 high, %f1257;
mov.b32 %r7285, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7286, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7289, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7290, {low,high};}


	
	{mul.f16x2 %r7299,%r7273,%r7285;
}

	
	{mul.f16x2 %r7302,%r7276,%r7286;
}

	
	{sub.f16x2 %r7305,%r7299,%r7302;
}

	
	{mul.f16x2 %r7308,%r7273,%r7286;
}

	
	{fma.rn.f16x2 %r7311,%r7276,%r7285,%r7308;
}

	
	{xor.b32 %r7315,%r7267,0x80008000;
}

	
	{mul.f16x2 %r7317,%r7279,%r7289;
}

	
	{mul.f16x2 %r7320,%r7282,%r7290;
}

	
	{sub.f16x2 %r7323,%r7317,%r7320;
}

	
	{mul.f16x2 %r7326,%r7279,%r7290;
}

	
	{fma.rn.f16x2 %r7329,%r7282,%r7289,%r7326;
}

	
	{add.f16x2 %r7333,%r7211,%r7261;
}

	
	{add.f16x2 %r7336,%r7214,%r7264;
}

	
	{sub.f16x2 %r7339,%r7211,%r7261;
}

	
	{sub.f16x2 %r7342,%r7214,%r7264;
}

	
	{add.f16x2 %r7345,%r7223,%r7305;
}

	
	{add.f16x2 %r7348,%r7226,%r7311;
}

	
	{sub.f16x2 %r7351,%r7223,%r7305;
}

	
	{sub.f16x2 %r7354,%r7226,%r7311;
}

	
	{add.f16x2 %r7357,%r7217,%r7270;
}

	
	{add.f16x2 %r7360,%r7220,%r7315;
}

	
	{sub.f16x2 %r7363,%r7217,%r7270;
}

	
	{sub.f16x2 %r7366,%r7220,%r7315;
}

	
	{add.f16x2 %r7369,%r7229,%r7323;
}

	
	{add.f16x2 %r7372,%r7232,%r7329;
}

	
	{sub.f16x2 %r7375,%r7229,%r7323;
}

	
	{sub.f16x2 %r7378,%r7232,%r7329;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1259;
cvt.rn.f16.f32 high, %f1259;
mov.b32 %r7381, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r7382, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1257;
cvt.rn.f16.f32 high, %f1257;
mov.b32 %r7383, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7384, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1261;
cvt.rn.f16.f32 high, %f1261;
mov.b32 %r7385, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r7386, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r7389, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r7390, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7391, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7392, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r7393, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r7394, {low,high};}


	
	{mul.f16x2 %r7411,%r7345,%r7381;
}

	
	{mul.f16x2 %r7414,%r7348,%r7382;
}

	
	{sub.f16x2 %r7417,%r7411,%r7414;
}

	
	{mul.f16x2 %r7420,%r7345,%r7382;
}

	
	{fma.rn.f16x2 %r7423,%r7348,%r7381,%r7420;
}

	
	{mul.f16x2 %r7427,%r7357,%r7383;
}

	
	{mul.f16x2 %r7430,%r7360,%r7384;
}

	
	{sub.f16x2 %r7433,%r7427,%r7430;
}

	
	{mul.f16x2 %r7436,%r7357,%r7384;
}

	
	{fma.rn.f16x2 %r7439,%r7360,%r7383,%r7436;
}

	
	{mul.f16x2 %r7443,%r7369,%r7385;
}

	
	{mul.f16x2 %r7446,%r7372,%r7386;
}

	
	{sub.f16x2 %r7449,%r7443,%r7446;
}

	
	{mul.f16x2 %r7452,%r7369,%r7386;
}

	
	{fma.rn.f16x2 %r7455,%r7372,%r7385,%r7452;
}

	
	{xor.b32 %r7459,%r7339,0x80008000;
}

	
	{mul.f16x2 %r7461,%r7351,%r7389;
}

	
	{mul.f16x2 %r7464,%r7354,%r7390;
}

	
	{sub.f16x2 %r7467,%r7461,%r7464;
}

	
	{mul.f16x2 %r7470,%r7351,%r7390;
}

	
	{fma.rn.f16x2 %r7473,%r7354,%r7389,%r7470;
}

	
	{mul.f16x2 %r7477,%r7363,%r7391;
}

	
	{mul.f16x2 %r7480,%r7366,%r7392;
}

	
	{sub.f16x2 %r7483,%r7477,%r7480;
}

	
	{mul.f16x2 %r7486,%r7363,%r7392;
}

	
	{fma.rn.f16x2 %r7489,%r7366,%r7391,%r7486;
}

	
	{mul.f16x2 %r7493,%r7375,%r7393;
}

	
	{mul.f16x2 %r7496,%r7378,%r7394;
}

	
	{sub.f16x2 %r7499,%r7493,%r7496;
}

	
	{mul.f16x2 %r7502,%r7375,%r7394;
}

	
	{fma.rn.f16x2 %r7505,%r7378,%r7393,%r7502;
}

	
	{add.f16x2 %r7509,%r7137,%r7333;
}

	
	{add.f16x2 %r7512,%r7140,%r7336;
}

	
	{sub.f16x2 %r7515,%r7137,%r7333;
}

	
	{sub.f16x2 %r7518,%r7140,%r7336;
}

	
	{add.f16x2 %r7521,%r7149,%r7417;
}

	
	{add.f16x2 %r7524,%r7152,%r7423;
}

	
	{sub.f16x2 %r7527,%r7149,%r7417;
}

	
	{sub.f16x2 %r7530,%r7152,%r7423;
}

	
	{add.f16x2 %r7533,%r7161,%r7433;
}

	
	{add.f16x2 %r7536,%r7164,%r7439;
}

	
	{sub.f16x2 %r7539,%r7161,%r7433;
}

	
	{sub.f16x2 %r7542,%r7164,%r7439;
}

	
	{add.f16x2 %r7545,%r7173,%r7449;
}

	
	{add.f16x2 %r7548,%r7176,%r7455;
}

	
	{sub.f16x2 %r7551,%r7173,%r7449;
}

	
	{sub.f16x2 %r7554,%r7176,%r7455;
}

	
	{add.f16x2 %r7557,%r7143,%r7342;
}

	
	{add.f16x2 %r7560,%r7146,%r7459;
}

	
	{sub.f16x2 %r7563,%r7143,%r7342;
}

	
	{sub.f16x2 %r7566,%r7146,%r7459;
}

	
	{add.f16x2 %r7569,%r7155,%r7467;
}

	
	{add.f16x2 %r7572,%r7158,%r7473;
}

	
	{sub.f16x2 %r7575,%r7155,%r7467;
}

	
	{sub.f16x2 %r7578,%r7158,%r7473;
}

	
	{add.f16x2 %r7581,%r7167,%r7483;
}

	
	{add.f16x2 %r7584,%r7170,%r7489;
}

	
	{sub.f16x2 %r7587,%r7167,%r7483;
}

	
	{sub.f16x2 %r7590,%r7170,%r7489;
}

	
	{add.f16x2 %r7593,%r7179,%r7499;
}

	
	{add.f16x2 %r7596,%r7182,%r7505;
}

	
	{sub.f16x2 %r7599,%r7179,%r7499;
}

	
	{sub.f16x2 %r7602,%r7182,%r7505;
}

	
	{add.f16x2 %r7605,%r514,%r530;
}

	
	{add.f16x2 %r7608,%r7609,%r7610;
}

	
	{sub.f16x2 %r7611,%r514,%r530;
}

	
	{sub.f16x2 %r7614,%r7609,%r7610;
}

	
	{add.f16x2 %r7617,%r522,%r538;
}

	
	{add.f16x2 %r7620,%r7621,%r7622;
}

	
	{sub.f16x2 %r7623,%r522,%r538;
}

	
	{sub.f16x2 %r7626,%r7621,%r7622;
}

	
	{xor.b32 %r7629,%r7623,0x80008000;
}

	
	{add.f16x2 %r7631,%r7605,%r7617;
}

	
	{add.f16x2 %r7634,%r7608,%r7620;
}

	
	{sub.f16x2 %r7637,%r7605,%r7617;
}

	
	{sub.f16x2 %r7640,%r7608,%r7620;
}

	
	{add.f16x2 %r7643,%r7611,%r7626;
}

	
	{add.f16x2 %r7646,%r7614,%r7629;
}

	
	{sub.f16x2 %r7649,%r7611,%r7626;
}

	
	{sub.f16x2 %r7652,%r7614,%r7629;
}

	
	{add.f16x2 %r7655,%r518,%r534;
}

	
	{add.f16x2 %r7658,%r7659,%r7660;
}

	
	{sub.f16x2 %r7661,%r518,%r534;
}

	
	{sub.f16x2 %r7664,%r7659,%r7660;
}

	
	{add.f16x2 %r7667,%r526,%r542;
}

	
	{add.f16x2 %r7670,%r7671,%r7672;
}

	
	{sub.f16x2 %r7673,%r526,%r542;
}

	
	{sub.f16x2 %r7676,%r7671,%r7672;
}

	
	{xor.b32 %r7679,%r7673,0x80008000;
}

	
	{add.f16x2 %r7681,%r7655,%r7667;
}

	
	{add.f16x2 %r7684,%r7658,%r7670;
}

	
	{sub.f16x2 %r7687,%r7655,%r7667;
}

	
	{sub.f16x2 %r7690,%r7658,%r7670;
}

	
	{add.f16x2 %r7693,%r7661,%r7676;
}

	
	{add.f16x2 %r7696,%r7664,%r7679;
}

	
	{sub.f16x2 %r7699,%r7661,%r7676;
}

	
	{sub.f16x2 %r7702,%r7664,%r7679;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1257;
cvt.rn.f16.f32 high, %f1257;
mov.b32 %r7705, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7706, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7709, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7710, {low,high};}


	
	{mul.f16x2 %r7719,%r7693,%r7705;
}

	
	{mul.f16x2 %r7722,%r7696,%r7706;
}

	
	{sub.f16x2 %r7725,%r7719,%r7722;
}

	
	{mul.f16x2 %r7728,%r7693,%r7706;
}

	
	{fma.rn.f16x2 %r7731,%r7696,%r7705,%r7728;
}

	
	{xor.b32 %r7735,%r7687,0x80008000;
}

	
	{mul.f16x2 %r7737,%r7699,%r7709;
}

	
	{mul.f16x2 %r7740,%r7702,%r7710;
}

	
	{sub.f16x2 %r7743,%r7737,%r7740;
}

	
	{mul.f16x2 %r7746,%r7699,%r7710;
}

	
	{fma.rn.f16x2 %r7749,%r7702,%r7709,%r7746;
}

	
	{add.f16x2 %r7753,%r7631,%r7681;
}

	
	{add.f16x2 %r7756,%r7634,%r7684;
}

	
	{sub.f16x2 %r7759,%r7631,%r7681;
}

	
	{sub.f16x2 %r7762,%r7634,%r7684;
}

	
	{add.f16x2 %r7765,%r7643,%r7725;
}

	
	{add.f16x2 %r7768,%r7646,%r7731;
}

	
	{sub.f16x2 %r7771,%r7643,%r7725;
}

	
	{sub.f16x2 %r7774,%r7646,%r7731;
}

	
	{add.f16x2 %r7777,%r7637,%r7690;
}

	
	{add.f16x2 %r7780,%r7640,%r7735;
}

	
	{sub.f16x2 %r7783,%r7637,%r7690;
}

	
	{sub.f16x2 %r7786,%r7640,%r7735;
}

	
	{add.f16x2 %r7789,%r7649,%r7743;
}

	
	{add.f16x2 %r7792,%r7652,%r7749;
}

	
	{sub.f16x2 %r7795,%r7649,%r7743;
}

	
	{sub.f16x2 %r7798,%r7652,%r7749;
}

	
	{add.f16x2 %r7801,%r516,%r532;
}

	
	{add.f16x2 %r7804,%r7805,%r7806;
}

	
	{sub.f16x2 %r7807,%r516,%r532;
}

	
	{sub.f16x2 %r7810,%r7805,%r7806;
}

	
	{add.f16x2 %r7813,%r524,%r540;
}

	
	{add.f16x2 %r7816,%r7817,%r7818;
}

	
	{sub.f16x2 %r7819,%r524,%r540;
}

	
	{sub.f16x2 %r7822,%r7817,%r7818;
}

	
	{xor.b32 %r7825,%r7819,0x80008000;
}

	
	{add.f16x2 %r7827,%r7801,%r7813;
}

	
	{add.f16x2 %r7830,%r7804,%r7816;
}

	
	{sub.f16x2 %r7833,%r7801,%r7813;
}

	
	{sub.f16x2 %r7836,%r7804,%r7816;
}

	
	{add.f16x2 %r7839,%r7807,%r7822;
}

	
	{add.f16x2 %r7842,%r7810,%r7825;
}

	
	{sub.f16x2 %r7845,%r7807,%r7822;
}

	
	{sub.f16x2 %r7848,%r7810,%r7825;
}

	
	{add.f16x2 %r7851,%r520,%r536;
}

	
	{add.f16x2 %r7854,%r7855,%r7856;
}

	
	{sub.f16x2 %r7857,%r520,%r536;
}

	
	{sub.f16x2 %r7860,%r7855,%r7856;
}

	
	{add.f16x2 %r7863,%r528,%r544;
}

	
	{add.f16x2 %r7866,%r7867,%r7868;
}

	
	{sub.f16x2 %r7869,%r528,%r544;
}

	
	{sub.f16x2 %r7872,%r7867,%r7868;
}

	
	{xor.b32 %r7875,%r7869,0x80008000;
}

	
	{add.f16x2 %r7877,%r7851,%r7863;
}

	
	{add.f16x2 %r7880,%r7854,%r7866;
}

	
	{sub.f16x2 %r7883,%r7851,%r7863;
}

	
	{sub.f16x2 %r7886,%r7854,%r7866;
}

	
	{add.f16x2 %r7889,%r7857,%r7872;
}

	
	{add.f16x2 %r7892,%r7860,%r7875;
}

	
	{sub.f16x2 %r7895,%r7857,%r7872;
}

	
	{sub.f16x2 %r7898,%r7860,%r7875;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1257;
cvt.rn.f16.f32 high, %f1257;
mov.b32 %r7901, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7902, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7905, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r7906, {low,high};}


	
	{mul.f16x2 %r7915,%r7889,%r7901;
}

	
	{mul.f16x2 %r7918,%r7892,%r7902;
}

	
	{sub.f16x2 %r7921,%r7915,%r7918;
}

	
	{mul.f16x2 %r7924,%r7889,%r7902;
}

	
	{fma.rn.f16x2 %r7927,%r7892,%r7901,%r7924;
}

	
	{xor.b32 %r7931,%r7883,0x80008000;
}

	
	{mul.f16x2 %r7933,%r7895,%r7905;
}

	
	{mul.f16x2 %r7936,%r7898,%r7906;
}

	
	{sub.f16x2 %r7939,%r7933,%r7936;
}

	
	{mul.f16x2 %r7942,%r7895,%r7906;
}

	
	{fma.rn.f16x2 %r7945,%r7898,%r7905,%r7942;
}

	
	{add.f16x2 %r7949,%r7827,%r7877;
}

	
	{add.f16x2 %r7952,%r7830,%r7880;
}

	
	{sub.f16x2 %r7955,%r7827,%r7877;
}

	
	{sub.f16x2 %r7958,%r7830,%r7880;
}

	
	{add.f16x2 %r7961,%r7839,%r7921;
}

	
	{add.f16x2 %r7964,%r7842,%r7927;
}

	
	{sub.f16x2 %r7967,%r7839,%r7921;
}

	
	{sub.f16x2 %r7970,%r7842,%r7927;
}

	
	{add.f16x2 %r7973,%r7833,%r7886;
}

	
	{add.f16x2 %r7976,%r7836,%r7931;
}

	
	{sub.f16x2 %r7979,%r7833,%r7886;
}

	
	{sub.f16x2 %r7982,%r7836,%r7931;
}

	
	{add.f16x2 %r7985,%r7845,%r7939;
}

	
	{add.f16x2 %r7988,%r7848,%r7945;
}

	
	{sub.f16x2 %r7991,%r7845,%r7939;
}

	
	{sub.f16x2 %r7994,%r7848,%r7945;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1259;
cvt.rn.f16.f32 high, %f1259;
mov.b32 %r7997, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r7998, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1257;
cvt.rn.f16.f32 high, %f1257;
mov.b32 %r7999, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r8000, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1261;
cvt.rn.f16.f32 high, %f1261;
mov.b32 %r8001, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r8002, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r8005, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r8006, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r8007, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r8008, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r8009, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r8010, {low,high};}


	
	{mul.f16x2 %r8027,%r7961,%r7997;
}

	
	{mul.f16x2 %r8030,%r7964,%r7998;
}

	
	{sub.f16x2 %r8033,%r8027,%r8030;
}

	
	{mul.f16x2 %r8036,%r7961,%r7998;
}

	
	{fma.rn.f16x2 %r8039,%r7964,%r7997,%r8036;
}

	
	{mul.f16x2 %r8043,%r7973,%r7999;
}

	
	{mul.f16x2 %r8046,%r7976,%r8000;
}

	
	{sub.f16x2 %r8049,%r8043,%r8046;
}

	
	{mul.f16x2 %r8052,%r7973,%r8000;
}

	
	{fma.rn.f16x2 %r8055,%r7976,%r7999,%r8052;
}

	
	{mul.f16x2 %r8059,%r7985,%r8001;
}

	
	{mul.f16x2 %r8062,%r7988,%r8002;
}

	
	{sub.f16x2 %r8065,%r8059,%r8062;
}

	
	{mul.f16x2 %r8068,%r7985,%r8002;
}

	
	{fma.rn.f16x2 %r8071,%r7988,%r8001,%r8068;
}

	
	{xor.b32 %r8075,%r7955,0x80008000;
}

	
	{mul.f16x2 %r8077,%r7967,%r8005;
}

	
	{mul.f16x2 %r8080,%r7970,%r8006;
}

	
	{sub.f16x2 %r8083,%r8077,%r8080;
}

	
	{mul.f16x2 %r8086,%r7967,%r8006;
}

	
	{fma.rn.f16x2 %r8089,%r7970,%r8005,%r8086;
}

	
	{mul.f16x2 %r8093,%r7979,%r8007;
}

	
	{mul.f16x2 %r8096,%r7982,%r8008;
}

	
	{sub.f16x2 %r8099,%r8093,%r8096;
}

	
	{mul.f16x2 %r8102,%r7979,%r8008;
}

	
	{fma.rn.f16x2 %r8105,%r7982,%r8007,%r8102;
}

	
	{mul.f16x2 %r8109,%r7991,%r8009;
}

	
	{mul.f16x2 %r8112,%r7994,%r8010;
}

	
	{sub.f16x2 %r8115,%r8109,%r8112;
}

	
	{mul.f16x2 %r8118,%r7991,%r8010;
}

	
	{fma.rn.f16x2 %r8121,%r7994,%r8009,%r8118;
}

	
	{add.f16x2 %r8125,%r7753,%r7949;
}

	
	{add.f16x2 %r8128,%r7756,%r7952;
}

	
	{sub.f16x2 %r8131,%r7753,%r7949;
}

	
	{sub.f16x2 %r8134,%r7756,%r7952;
}

	
	{add.f16x2 %r8137,%r7765,%r8033;
}

	
	{add.f16x2 %r8140,%r7768,%r8039;
}

	
	{sub.f16x2 %r8143,%r7765,%r8033;
}

	
	{sub.f16x2 %r8146,%r7768,%r8039;
}

	
	{add.f16x2 %r8149,%r7777,%r8049;
}

	
	{add.f16x2 %r8152,%r7780,%r8055;
}

	
	{sub.f16x2 %r8155,%r7777,%r8049;
}

	
	{sub.f16x2 %r8158,%r7780,%r8055;
}

	
	{add.f16x2 %r8161,%r7789,%r8065;
}

	
	{add.f16x2 %r8164,%r7792,%r8071;
}

	
	{sub.f16x2 %r8167,%r7789,%r8065;
}

	
	{sub.f16x2 %r8170,%r7792,%r8071;
}

	
	{add.f16x2 %r8173,%r7759,%r7958;
}

	
	{add.f16x2 %r8176,%r7762,%r8075;
}

	
	{sub.f16x2 %r8179,%r7759,%r7958;
}

	
	{sub.f16x2 %r8182,%r7762,%r8075;
}

	
	{add.f16x2 %r8185,%r7771,%r8083;
}

	
	{add.f16x2 %r8188,%r7774,%r8089;
}

	
	{sub.f16x2 %r8191,%r7771,%r8083;
}

	
	{sub.f16x2 %r8194,%r7774,%r8089;
}

	
	{add.f16x2 %r8197,%r7783,%r8099;
}

	
	{add.f16x2 %r8200,%r7786,%r8105;
}

	
	{sub.f16x2 %r8203,%r7783,%r8099;
}

	
	{sub.f16x2 %r8206,%r7786,%r8105;
}

	
	{add.f16x2 %r8209,%r7795,%r8115;
}

	
	{add.f16x2 %r8212,%r7798,%r8121;
}

	
	{sub.f16x2 %r8215,%r7795,%r8115;
}

	
	{sub.f16x2 %r8218,%r7798,%r8121;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1263;
cvt.rn.f16.f32 high, %f1263;
mov.b32 %r8221, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1264;
cvt.rn.f16.f32 high, %f1264;
mov.b32 %r8222, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1259;
cvt.rn.f16.f32 high, %f1259;
mov.b32 %r8223, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r8224, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1265;
cvt.rn.f16.f32 high, %f1265;
mov.b32 %r8225, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1266;
cvt.rn.f16.f32 high, %f1266;
mov.b32 %r8226, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1257;
cvt.rn.f16.f32 high, %f1257;
mov.b32 %r8227, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r8228, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1267;
cvt.rn.f16.f32 high, %f1267;
mov.b32 %r8229, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1268;
cvt.rn.f16.f32 high, %f1268;
mov.b32 %r8230, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1261;
cvt.rn.f16.f32 high, %f1261;
mov.b32 %r8231, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r8232, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1269;
cvt.rn.f16.f32 high, %f1269;
mov.b32 %r8233, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1270;
cvt.rn.f16.f32 high, %f1270;
mov.b32 %r8234, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1264;
cvt.rn.f16.f32 high, %f1264;
mov.b32 %r8237, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1270;
cvt.rn.f16.f32 high, %f1270;
mov.b32 %r8238, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r8239, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r8240, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1266;
cvt.rn.f16.f32 high, %f1266;
mov.b32 %r8241, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1268;
cvt.rn.f16.f32 high, %f1268;
mov.b32 %r8242, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r8243, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1258;
cvt.rn.f16.f32 high, %f1258;
mov.b32 %r8244, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1268;
cvt.rn.f16.f32 high, %f1268;
mov.b32 %r8245, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1266;
cvt.rn.f16.f32 high, %f1266;
mov.b32 %r8246, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1262;
cvt.rn.f16.f32 high, %f1262;
mov.b32 %r8247, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1260;
cvt.rn.f16.f32 high, %f1260;
mov.b32 %r8248, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1270;
cvt.rn.f16.f32 high, %f1270;
mov.b32 %r8249, {low,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1264;
cvt.rn.f16.f32 high, %f1264;
mov.b32 %r8250, {low,high};}


	
	{mul.f16x2 %r8283,%r8137,%r8221;
}

	
	{mul.f16x2 %r8286,%r8140,%r8222;
}

	
	{sub.f16x2 %r8289,%r8283,%r8286;
}

	
	{mul.f16x2 %r8292,%r8137,%r8222;
}

	
	{fma.rn.f16x2 %r8295,%r8140,%r8221,%r8292;
}

	
	{mul.f16x2 %r8299,%r8149,%r8223;
}

	
	{mul.f16x2 %r8302,%r8152,%r8224;
}

	
	{sub.f16x2 %r8305,%r8299,%r8302;
}

	
	{mul.f16x2 %r8308,%r8149,%r8224;
}

	
	{fma.rn.f16x2 %r8311,%r8152,%r8223,%r8308;
}

	
	{mul.f16x2 %r8315,%r8161,%r8225;
}

	
	{mul.f16x2 %r8318,%r8164,%r8226;
}

	
	{sub.f16x2 %r8321,%r8315,%r8318;
}

	
	{mul.f16x2 %r8324,%r8161,%r8226;
}

	
	{fma.rn.f16x2 %r8327,%r8164,%r8225,%r8324;
}

	
	{mul.f16x2 %r8331,%r8173,%r8227;
}

	
	{mul.f16x2 %r8334,%r8176,%r8228;
}

	
	{sub.f16x2 %r8337,%r8331,%r8334;
}

	
	{mul.f16x2 %r8340,%r8173,%r8228;
}

	
	{fma.rn.f16x2 %r8343,%r8176,%r8227,%r8340;
}

	
	{mul.f16x2 %r8347,%r8185,%r8229;
}

	
	{mul.f16x2 %r8350,%r8188,%r8230;
}

	
	{sub.f16x2 %r8353,%r8347,%r8350;
}

	
	{mul.f16x2 %r8356,%r8185,%r8230;
}

	
	{fma.rn.f16x2 %r8359,%r8188,%r8229,%r8356;
}

	
	{mul.f16x2 %r8363,%r8197,%r8231;
}

	
	{mul.f16x2 %r8366,%r8200,%r8232;
}

	
	{sub.f16x2 %r8369,%r8363,%r8366;
}

	
	{mul.f16x2 %r8372,%r8197,%r8232;
}

	
	{fma.rn.f16x2 %r8375,%r8200,%r8231,%r8372;
}

	
	{mul.f16x2 %r8379,%r8209,%r8233;
}

	
	{mul.f16x2 %r8382,%r8212,%r8234;
}

	
	{sub.f16x2 %r8385,%r8379,%r8382;
}

	
	{mul.f16x2 %r8388,%r8209,%r8234;
}

	
	{fma.rn.f16x2 %r8391,%r8212,%r8233,%r8388;
}

	
	{xor.b32 %r8395,%r8131,0x80008000;
}

	
	{mul.f16x2 %r8397,%r8143,%r8237;
}

	
	{mul.f16x2 %r8400,%r8146,%r8238;
}

	
	{sub.f16x2 %r8403,%r8397,%r8400;
}

	
	{mul.f16x2 %r8406,%r8143,%r8238;
}

	
	{fma.rn.f16x2 %r8409,%r8146,%r8237,%r8406;
}

	
	{mul.f16x2 %r8413,%r8155,%r8239;
}

	
	{mul.f16x2 %r8416,%r8158,%r8240;
}

	
	{sub.f16x2 %r8419,%r8413,%r8416;
}

	
	{mul.f16x2 %r8422,%r8155,%r8240;
}

	
	{fma.rn.f16x2 %r8425,%r8158,%r8239,%r8422;
}

	
	{mul.f16x2 %r8429,%r8167,%r8241;
}

	
	{mul.f16x2 %r8432,%r8170,%r8242;
}

	
	{sub.f16x2 %r8435,%r8429,%r8432;
}

	
	{mul.f16x2 %r8438,%r8167,%r8242;
}

	
	{fma.rn.f16x2 %r8441,%r8170,%r8241,%r8438;
}

	
	{mul.f16x2 %r8445,%r8179,%r8243;
}

	
	{mul.f16x2 %r8448,%r8182,%r8244;
}

	
	{sub.f16x2 %r8451,%r8445,%r8448;
}

	
	{mul.f16x2 %r8454,%r8179,%r8244;
}

	
	{fma.rn.f16x2 %r8457,%r8182,%r8243,%r8454;
}

	
	{mul.f16x2 %r8461,%r8191,%r8245;
}

	
	{mul.f16x2 %r8464,%r8194,%r8246;
}

	
	{sub.f16x2 %r8467,%r8461,%r8464;
}

	
	{mul.f16x2 %r8470,%r8191,%r8246;
}

	
	{fma.rn.f16x2 %r8473,%r8194,%r8245,%r8470;
}

	
	{mul.f16x2 %r8477,%r8203,%r8247;
}

	
	{mul.f16x2 %r8480,%r8206,%r8248;
}

	
	{sub.f16x2 %r8483,%r8477,%r8480;
}

	
	{mul.f16x2 %r8486,%r8203,%r8248;
}

	
	{fma.rn.f16x2 %r8489,%r8206,%r8247,%r8486;
}

	
	{mul.f16x2 %r8493,%r8215,%r8249;
}

	
	{mul.f16x2 %r8496,%r8218,%r8250;
}

	
	{sub.f16x2 %r8499,%r8493,%r8496;
}

	
	{mul.f16x2 %r8502,%r8215,%r8250;
}

	
	{fma.rn.f16x2 %r8505,%r8218,%r8249,%r8502;
}

	
	{add.f16x2 %r9901,%r7509,%r8125;
}

	
	{add.f16x2 %r9900,%r7512,%r8128;
}

	st.local.u32 [%rd1], %r9901;
st.local.u32 [%rd272], %r9900;

	{sub.f16x2 %r9869,%r7509,%r8125;
}

	
	{sub.f16x2 %r9868,%r7512,%r8128;
}

	st.local.v2.u32 [%rd272+124], {%r9869, %r9868};

	{add.f16x2 %r9899,%r7521,%r8289;
}

	
	{add.f16x2 %r9898,%r7524,%r8295;
}

	st.local.v2.u32 [%rd272+4], {%r9899, %r9898};

	{sub.f16x2 %r9867,%r7521,%r8289;
}

	
	{sub.f16x2 %r9866,%r7524,%r8295;
}

	st.local.v2.u32 [%rd272+132], {%r9867, %r9866};

	{add.f16x2 %r9897,%r7533,%r8305;
}

	
	{add.f16x2 %r9896,%r7536,%r8311;
}

	st.local.v2.u32 [%rd272+12], {%r9897, %r9896};

	{sub.f16x2 %r9865,%r7533,%r8305;
}

	
	{sub.f16x2 %r9864,%r7536,%r8311;
}

	st.local.v2.u32 [%rd272+140], {%r9865, %r9864};

	{add.f16x2 %r9895,%r7545,%r8321;
}

	
	{add.f16x2 %r9894,%r7548,%r8327;
}

	st.local.v2.u32 [%rd272+20], {%r9895, %r9894};

	{sub.f16x2 %r9863,%r7545,%r8321;
}

	
	{sub.f16x2 %r9862,%r7548,%r8327;
}

	st.local.v2.u32 [%rd272+148], {%r9863, %r9862};

	{add.f16x2 %r9893,%r7557,%r8337;
}

	
	{add.f16x2 %r9892,%r7560,%r8343;
}

	st.local.v2.u32 [%rd272+28], {%r9893, %r9892};

	{sub.f16x2 %r9861,%r7557,%r8337;
}

	
	{sub.f16x2 %r9860,%r7560,%r8343;
}

	st.local.v2.u32 [%rd272+156], {%r9861, %r9860};

	{add.f16x2 %r9891,%r7569,%r8353;
}

	
	{add.f16x2 %r9890,%r7572,%r8359;
}

	st.local.v2.u32 [%rd272+36], {%r9891, %r9890};

	{sub.f16x2 %r9859,%r7569,%r8353;
}

	
	{sub.f16x2 %r9858,%r7572,%r8359;
}

	st.local.v2.u32 [%rd272+164], {%r9859, %r9858};

	{add.f16x2 %r9889,%r7581,%r8369;
}

	
	{add.f16x2 %r9888,%r7584,%r8375;
}

	st.local.v2.u32 [%rd272+44], {%r9889, %r9888};

	{sub.f16x2 %r9857,%r7581,%r8369;
}

	
	{sub.f16x2 %r9856,%r7584,%r8375;
}

	st.local.v2.u32 [%rd272+172], {%r9857, %r9856};

	{add.f16x2 %r9887,%r7593,%r8385;
}

	
	{add.f16x2 %r9886,%r7596,%r8391;
}

	st.local.v2.u32 [%rd272+52], {%r9887, %r9886};

	{sub.f16x2 %r9855,%r7593,%r8385;
}

	
	{sub.f16x2 %r9854,%r7596,%r8391;
}

	st.local.v2.u32 [%rd272+180], {%r9855, %r9854};

	{add.f16x2 %r9885,%r7515,%r8134;
}

	
	{add.f16x2 %r9884,%r7518,%r8395;
}

	st.local.v2.u32 [%rd272+60], {%r9885, %r9884};

	{sub.f16x2 %r9853,%r7515,%r8134;
}

	
	{sub.f16x2 %r9852,%r7518,%r8395;
}

	st.local.v2.u32 [%rd272+188], {%r9853, %r9852};

	{add.f16x2 %r9883,%r7527,%r8403;
}

	
	{add.f16x2 %r9882,%r7530,%r8409;
}

	st.local.v2.u32 [%rd272+68], {%r9883, %r9882};

	{sub.f16x2 %r9851,%r7527,%r8403;
}

	
	{sub.f16x2 %r9850,%r7530,%r8409;
}

	st.local.v2.u32 [%rd272+196], {%r9851, %r9850};

	{add.f16x2 %r9881,%r7539,%r8419;
}

	
	{add.f16x2 %r9880,%r7542,%r8425;
}

	st.local.v2.u32 [%rd272+76], {%r9881, %r9880};

	{sub.f16x2 %r9849,%r7539,%r8419;
}

	
	{sub.f16x2 %r9848,%r7542,%r8425;
}

	st.local.v2.u32 [%rd272+204], {%r9849, %r9848};

	{add.f16x2 %r9879,%r7551,%r8435;
}

	
	{add.f16x2 %r9878,%r7554,%r8441;
}

	st.local.v2.u32 [%rd272+84], {%r9879, %r9878};

	{sub.f16x2 %r9847,%r7551,%r8435;
}

	
	{sub.f16x2 %r9846,%r7554,%r8441;
}

	st.local.v2.u32 [%rd272+212], {%r9847, %r9846};

	{add.f16x2 %r9877,%r7563,%r8451;
}

	
	{add.f16x2 %r9876,%r7566,%r8457;
}

	st.local.v2.u32 [%rd272+92], {%r9877, %r9876};

	{sub.f16x2 %r9845,%r7563,%r8451;
}

	
	{sub.f16x2 %r9844,%r7566,%r8457;
}

	st.local.v2.u32 [%rd272+220], {%r9845, %r9844};

	{add.f16x2 %r9875,%r7575,%r8467;
}

	
	{add.f16x2 %r9874,%r7578,%r8473;
}

	st.local.v2.u32 [%rd272+100], {%r9875, %r9874};

	{sub.f16x2 %r9843,%r7575,%r8467;
}

	
	{sub.f16x2 %r9842,%r7578,%r8473;
}

	st.local.v2.u32 [%rd272+228], {%r9843, %r9842};

	{add.f16x2 %r9873,%r7587,%r8483;
}

	
	{add.f16x2 %r9872,%r7590,%r8489;
}

	st.local.v2.u32 [%rd272+108], {%r9873, %r9872};

	{sub.f16x2 %r9841,%r7587,%r8483;
}

	
	{sub.f16x2 %r9840,%r7590,%r8489;
}

	st.local.v2.u32 [%rd272+236], {%r9841, %r9840};

	{add.f16x2 %r9871,%r7599,%r8499;
}

	
	{add.f16x2 %r9870,%r7602,%r8505;
}

	st.local.v2.u32 [%rd272+116], {%r9871, %r9870};

	{sub.f16x2 %r9839,%r7599,%r8499;
}

	
	{sub.f16x2 %r9838,%r7602,%r8505;
}

	st.local.v2.u32 [%rd272+244], {%r9839, %r9838};
setp.eq.s32	%p8, %r9608, 0;
@%p8 bra BB1_17;

mov.u32 %r9614, %ctaid.x;
shl.b32 %r9613, %r9614, 1;
ld.param.u32 %r9612, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+96];
ld.param.u32 %r9611, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+92];
mov.u32 %r9610, %tid.y;
add.s64 %rd273, %rd1, 4;
add.s32 %r9609, %r9613, 1;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9901;
mov.b32 {blow,bhigh}, %r9900;
mov.b32 %r8701, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9901;
mov.b32 {blow,bhigh}, %r9900;
mov.b32 %r9834, {ahigh,bhigh};}


	st.local.u32 [%rd1], %r8701;
st.local.u32 [%rd273], %r9834;
mov.u32 %r9835, 0;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9899;
mov.b32 {blow,bhigh}, %r9898;
mov.b32 %r8710, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9899;
mov.b32 {blow,bhigh}, %r9898;
mov.b32 %r8707, {alow,blow};}


	st.local.v2.u32 [%rd273+4], {%r8707, %r8710};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9897;
mov.b32 {blow,bhigh}, %r9896;
mov.b32 %r8716, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9897;
mov.b32 {blow,bhigh}, %r9896;
mov.b32 %r8713, {alow,blow};}


	st.local.v2.u32 [%rd273+12], {%r8713, %r8716};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9895;
mov.b32 {blow,bhigh}, %r9894;
mov.b32 %r8722, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9895;
mov.b32 {blow,bhigh}, %r9894;
mov.b32 %r8719, {alow,blow};}


	st.local.v2.u32 [%rd273+20], {%r8719, %r8722};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9893;
mov.b32 {blow,bhigh}, %r9892;
mov.b32 %r8728, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9893;
mov.b32 {blow,bhigh}, %r9892;
mov.b32 %r8725, {alow,blow};}


	st.local.v2.u32 [%rd273+28], {%r8725, %r8728};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9891;
mov.b32 {blow,bhigh}, %r9890;
mov.b32 %r8734, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9891;
mov.b32 {blow,bhigh}, %r9890;
mov.b32 %r8731, {alow,blow};}


	st.local.v2.u32 [%rd273+36], {%r8731, %r8734};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9889;
mov.b32 {blow,bhigh}, %r9888;
mov.b32 %r8740, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9889;
mov.b32 {blow,bhigh}, %r9888;
mov.b32 %r8737, {alow,blow};}


	st.local.v2.u32 [%rd273+44], {%r8737, %r8740};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9887;
mov.b32 {blow,bhigh}, %r9886;
mov.b32 %r8746, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9887;
mov.b32 {blow,bhigh}, %r9886;
mov.b32 %r8743, {alow,blow};}


	st.local.v2.u32 [%rd273+52], {%r8743, %r8746};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9885;
mov.b32 {blow,bhigh}, %r9884;
mov.b32 %r8752, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9885;
mov.b32 {blow,bhigh}, %r9884;
mov.b32 %r8749, {alow,blow};}


	st.local.v2.u32 [%rd273+60], {%r8749, %r8752};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9883;
mov.b32 {blow,bhigh}, %r9882;
mov.b32 %r8758, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9883;
mov.b32 {blow,bhigh}, %r9882;
mov.b32 %r8755, {alow,blow};}


	st.local.v2.u32 [%rd273+68], {%r8755, %r8758};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9881;
mov.b32 {blow,bhigh}, %r9880;
mov.b32 %r8764, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9881;
mov.b32 {blow,bhigh}, %r9880;
mov.b32 %r8761, {alow,blow};}


	st.local.v2.u32 [%rd273+76], {%r8761, %r8764};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9879;
mov.b32 {blow,bhigh}, %r9878;
mov.b32 %r8770, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9879;
mov.b32 {blow,bhigh}, %r9878;
mov.b32 %r8767, {alow,blow};}


	st.local.v2.u32 [%rd273+84], {%r8767, %r8770};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9877;
mov.b32 {blow,bhigh}, %r9876;
mov.b32 %r8776, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9877;
mov.b32 {blow,bhigh}, %r9876;
mov.b32 %r8773, {alow,blow};}


	st.local.v2.u32 [%rd273+92], {%r8773, %r8776};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9875;
mov.b32 {blow,bhigh}, %r9874;
mov.b32 %r8782, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9875;
mov.b32 {blow,bhigh}, %r9874;
mov.b32 %r8779, {alow,blow};}


	st.local.v2.u32 [%rd273+100], {%r8779, %r8782};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9873;
mov.b32 {blow,bhigh}, %r9872;
mov.b32 %r8788, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9873;
mov.b32 {blow,bhigh}, %r9872;
mov.b32 %r8785, {alow,blow};}


	st.local.v2.u32 [%rd273+108], {%r8785, %r8788};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9871;
mov.b32 {blow,bhigh}, %r9870;
mov.b32 %r8794, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9871;
mov.b32 {blow,bhigh}, %r9870;
mov.b32 %r8791, {alow,blow};}


	st.local.v2.u32 [%rd273+116], {%r8791, %r8794};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9869;
mov.b32 {blow,bhigh}, %r9868;
mov.b32 %r8800, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9869;
mov.b32 {blow,bhigh}, %r9868;
mov.b32 %r8797, {alow,blow};}


	st.local.v2.u32 [%rd273+124], {%r8797, %r8800};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9867;
mov.b32 {blow,bhigh}, %r9866;
mov.b32 %r8806, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9867;
mov.b32 {blow,bhigh}, %r9866;
mov.b32 %r8803, {alow,blow};}


	st.local.v2.u32 [%rd273+132], {%r8803, %r8806};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9865;
mov.b32 {blow,bhigh}, %r9864;
mov.b32 %r8812, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9865;
mov.b32 {blow,bhigh}, %r9864;
mov.b32 %r8809, {alow,blow};}


	st.local.v2.u32 [%rd273+140], {%r8809, %r8812};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9863;
mov.b32 {blow,bhigh}, %r9862;
mov.b32 %r8818, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9863;
mov.b32 {blow,bhigh}, %r9862;
mov.b32 %r8815, {alow,blow};}


	st.local.v2.u32 [%rd273+148], {%r8815, %r8818};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9861;
mov.b32 {blow,bhigh}, %r9860;
mov.b32 %r8824, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9861;
mov.b32 {blow,bhigh}, %r9860;
mov.b32 %r8821, {alow,blow};}


	st.local.v2.u32 [%rd273+156], {%r8821, %r8824};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9859;
mov.b32 {blow,bhigh}, %r9858;
mov.b32 %r8830, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9859;
mov.b32 {blow,bhigh}, %r9858;
mov.b32 %r8827, {alow,blow};}


	st.local.v2.u32 [%rd273+164], {%r8827, %r8830};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9857;
mov.b32 {blow,bhigh}, %r9856;
mov.b32 %r8836, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9857;
mov.b32 {blow,bhigh}, %r9856;
mov.b32 %r8833, {alow,blow};}


	st.local.v2.u32 [%rd273+172], {%r8833, %r8836};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9855;
mov.b32 {blow,bhigh}, %r9854;
mov.b32 %r8842, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9855;
mov.b32 {blow,bhigh}, %r9854;
mov.b32 %r8839, {alow,blow};}


	st.local.v2.u32 [%rd273+180], {%r8839, %r8842};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9853;
mov.b32 {blow,bhigh}, %r9852;
mov.b32 %r8848, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9853;
mov.b32 {blow,bhigh}, %r9852;
mov.b32 %r8845, {alow,blow};}


	st.local.v2.u32 [%rd273+188], {%r8845, %r8848};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9851;
mov.b32 {blow,bhigh}, %r9850;
mov.b32 %r8854, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9851;
mov.b32 {blow,bhigh}, %r9850;
mov.b32 %r8851, {alow,blow};}


	st.local.v2.u32 [%rd273+196], {%r8851, %r8854};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9849;
mov.b32 {blow,bhigh}, %r9848;
mov.b32 %r8860, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9849;
mov.b32 {blow,bhigh}, %r9848;
mov.b32 %r8857, {alow,blow};}


	st.local.v2.u32 [%rd273+204], {%r8857, %r8860};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9847;
mov.b32 {blow,bhigh}, %r9846;
mov.b32 %r8866, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9847;
mov.b32 {blow,bhigh}, %r9846;
mov.b32 %r8863, {alow,blow};}


	st.local.v2.u32 [%rd273+212], {%r8863, %r8866};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9845;
mov.b32 {blow,bhigh}, %r9844;
mov.b32 %r8872, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9845;
mov.b32 {blow,bhigh}, %r9844;
mov.b32 %r8869, {alow,blow};}


	st.local.v2.u32 [%rd273+220], {%r8869, %r8872};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9843;
mov.b32 {blow,bhigh}, %r9842;
mov.b32 %r8878, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9843;
mov.b32 {blow,bhigh}, %r9842;
mov.b32 %r8875, {alow,blow};}


	st.local.v2.u32 [%rd273+228], {%r8875, %r8878};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9841;
mov.b32 {blow,bhigh}, %r9840;
mov.b32 %r8884, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9841;
mov.b32 {blow,bhigh}, %r9840;
mov.b32 %r8881, {alow,blow};}


	st.local.v2.u32 [%rd273+236], {%r8881, %r8884};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9839;
mov.b32 {blow,bhigh}, %r9838;
mov.b32 %r8890, {ahigh,bhigh};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9839;
mov.b32 {blow,bhigh}, %r9838;
mov.b32 %r8887, {alow,blow};}


	st.local.v2.u32 [%rd273+244], {%r8887, %r8890};
div.u32 %r8900, %r9613, %r9612;
shr.u32 %r8901, %r9611, 15;
rem.u32 %r8902, %r8900, %r8901;
div.u32 %r8904, %r9609, %r9612;
rem.u32 %r8905, %r8904, %r8901;
shl.b32 %r8906, %r8902, 10;
cvt.rn.f32.u32	%f1216, %r8906;
cvt.rn.f32.u32	%f1217, %r9611;
mov.f32 %f1218, 0fC0C90FDB;
div.rn.f32 %f1219, %f1218, %f1217;
mul.f32 %f1220, %f1216, %f1219;
cos.approx.f32 %f1208, %f1220;
sin.approx.f32 %f1209, %f1220;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1208;
cvt.rn.f16.f32 high, %f1209;
mov.b32 %r8893, {low,high};}


	mul.lo.s32 %r8908, %r8902, %r9610;
cvt.rn.f32.u32	%f1221, %r8908;
mul.f32 %f1222, %f1221, %f1219;
cos.approx.f32 %f1210, %f1222;
sin.approx.f32 %f1211, %f1222;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1210;
cvt.rn.f16.f32 high, %f1211;
mov.b32 %r9836, {low,high};}


	shl.b32 %r8909, %r8905, 10;
cvt.rn.f32.u32	%f1223, %r8909;
mul.f32 %f1224, %f1219, %f1223;
cos.approx.f32 %f1212, %f1224;
sin.approx.f32 %f1213, %f1224;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1212;
cvt.rn.f16.f32 high, %f1213;
mov.b32 %r8895, {low,high};}


	mul.lo.s32 %r8910, %r8905, %r9610;
cvt.rn.f32.u32	%f1225, %r8910;
mul.f32 %f1226, %f1219, %f1225;
cos.approx.f32 %f1214, %f1226;
sin.approx.f32 %f1215, %f1226;

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f1214;
cvt.rn.f16.f32 high, %f1215;
mov.b32 %r9837, {low,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8893;
mov.b32 %r8945, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8893;
mov.b32 %r8947, {high,high};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8895;
mov.b32 %r8962, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8895;
mov.b32 %r8964, {high,high};}


	bra.uni BB1_14;

BB1_15:
ld.local.u32 %r9834, [%rd37+20];

BB1_14:
mul.wide.u32 %rd175, %r9835, 8;
add.s64 %rd37, %rd1, %rd175;
ld.local.u32 %r8920, [%rd37];

	{.reg .f16 low,high;
mov.b32 {low,high}, %r9836;
mov.b32 %r8911, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r9836;
mov.b32 %r8913, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r8915, {low,high};}


	
	{mul.f16x2 %r8916,%r8913,%r8915;
}

	
	{mul.f16x2 %r8919,%r8920,%r8911;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8920;
mov.b32 %r8922, {high,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r9837;
mov.b32 %r8928, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r9837;
mov.b32 %r8930, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r8932, {low,high};}


	
	{mul.f16x2 %r8933,%r8930,%r8932;
}

	
	{mul.f16x2 %r8936,%r9834,%r8928;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r9834;
mov.b32 %r8939, {high,low};}


	
	{fma.rn.f16x2 %r8924,%r8916,%r8922,%r8919;
}

	
	{fma.rn.f16x2 %r8941,%r8933,%r8939,%r8936;
}

	st.local.v2.u32 [%rd37], {%r8924, %r8941};

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r8949, {low,high};}


	
	{mul.f16x2 %r8950,%r8947,%r8949;
}

	
	{mul.f16x2 %r8953,%r9836,%r8945;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r9836;
mov.b32 %r8956, {high,low};}


	
	{fma.rn.f16x2 %r8958,%r8950,%r8956,%r8953;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r8966, {low,high};}


	
	{mul.f16x2 %r8967,%r8964,%r8966;
}

	
	{mul.f16x2 %r8970,%r9837,%r8962;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r9837;
mov.b32 %r8973, {high,low};}


	
	{fma.rn.f16x2 %r8975,%r8967,%r8973,%r8970;
}

	ld.local.v2.u32 {%r9047, %r9048}, [%rd37+8];

	{.reg .f16 low,high;
mov.b32 {low,high}, %r8958;
mov.b32 %r8979, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8958;
mov.b32 %r8981, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r8983, {low,high};}


	
	{mul.f16x2 %r8984,%r8981,%r8983;
}

	
	{mul.f16x2 %r8987,%r9047,%r8979;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r9047;
mov.b32 %r8990, {high,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8975;
mov.b32 %r8996, {low,low};}


	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8975;
mov.b32 %r8998, {high,high};}


	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r9000, {low,high};}


	
	{mul.f16x2 %r9001,%r8998,%r9000;
}

	
	{mul.f16x2 %r9004,%r9048,%r8996;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r9048;
mov.b32 %r9007, {high,low};}


	
	{fma.rn.f16x2 %r9009,%r9001,%r9007,%r9004;
}

	
	{fma.rn.f16x2 %r8992,%r8984,%r8990,%r8987;
}

	st.local.v2.u32 [%rd37+8], {%r8992, %r9009};

	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r9017, {low,high};}


	
	{mul.f16x2 %r9018,%r8947,%r9017;
}

	
	{mul.f16x2 %r9021,%r8958,%r8945;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8958;
mov.b32 %r9024, {high,low};}


	
	{fma.rn.f16x2 %r9836,%r9018,%r9024,%r9021;
}

	
	{.reg .f16 low,high;
cvt.rn.f16.f32 low, %f420;
cvt.rn.f16.f32 high, %f421;
mov.b32 %r9034, {low,high};}


	
	{mul.f16x2 %r9035,%r8964,%r9034;
}

	
	{mul.f16x2 %r9038,%r8975,%r8962;
}

	
	{.reg .f16 low,high;
mov.b32 {low,high}, %r8975;
mov.b32 %r9041, {high,low};}


	
	{fma.rn.f16x2 %r9837,%r9035,%r9041,%r9038;
}

	add.s32 %r9835, %r9835, 2;
setp.eq.s32	%p9, %r9835, 32;
@%p9 bra BB1_16;
bra.uni BB1_15;

BB1_16:
add.s64 %rd274, %rd1, 4;
ld.local.u32 %r9050, [%rd1];
ld.local.u32 %r9051, [%rd274];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9050;
mov.b32 {blow,bhigh}, %r9051;
mov.b32 %r9901, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9050;
mov.b32 {blow,bhigh}, %r9051;
mov.b32 %r9900, {ahigh,bhigh};}


	st.local.u32 [%rd1], %r9901;
st.local.u32 [%rd274], %r9900;
ld.local.v2.u32 {%r9241, %r9242}, [%rd274+4];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9241;
mov.b32 {blow,bhigh}, %r9242;
mov.b32 %r9899, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9241;
mov.b32 {blow,bhigh}, %r9242;
mov.b32 %r9898, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+4], {%r9899, %r9898};
ld.local.v2.u32 {%r9243, %r9244}, [%rd274+12];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9243;
mov.b32 {blow,bhigh}, %r9244;
mov.b32 %r9897, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9243;
mov.b32 {blow,bhigh}, %r9244;
mov.b32 %r9896, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+12], {%r9897, %r9896};
ld.local.v2.u32 {%r9245, %r9246}, [%rd274+20];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9245;
mov.b32 {blow,bhigh}, %r9246;
mov.b32 %r9895, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9245;
mov.b32 {blow,bhigh}, %r9246;
mov.b32 %r9894, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+20], {%r9895, %r9894};
ld.local.v2.u32 {%r9247, %r9248}, [%rd274+28];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9247;
mov.b32 {blow,bhigh}, %r9248;
mov.b32 %r9893, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9247;
mov.b32 {blow,bhigh}, %r9248;
mov.b32 %r9892, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+28], {%r9893, %r9892};
ld.local.v2.u32 {%r9249, %r9250}, [%rd274+36];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9249;
mov.b32 {blow,bhigh}, %r9250;
mov.b32 %r9891, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9249;
mov.b32 {blow,bhigh}, %r9250;
mov.b32 %r9890, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+36], {%r9891, %r9890};
ld.local.v2.u32 {%r9251, %r9252}, [%rd274+44];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9251;
mov.b32 {blow,bhigh}, %r9252;
mov.b32 %r9889, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9251;
mov.b32 {blow,bhigh}, %r9252;
mov.b32 %r9888, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+44], {%r9889, %r9888};
ld.local.v2.u32 {%r9253, %r9254}, [%rd274+52];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9253;
mov.b32 {blow,bhigh}, %r9254;
mov.b32 %r9887, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9253;
mov.b32 {blow,bhigh}, %r9254;
mov.b32 %r9886, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+52], {%r9887, %r9886};
ld.local.v2.u32 {%r9255, %r9256}, [%rd274+60];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9255;
mov.b32 {blow,bhigh}, %r9256;
mov.b32 %r9885, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9255;
mov.b32 {blow,bhigh}, %r9256;
mov.b32 %r9884, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+60], {%r9885, %r9884};
ld.local.v2.u32 {%r9257, %r9258}, [%rd274+68];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9257;
mov.b32 {blow,bhigh}, %r9258;
mov.b32 %r9883, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9257;
mov.b32 {blow,bhigh}, %r9258;
mov.b32 %r9882, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+68], {%r9883, %r9882};
ld.local.v2.u32 {%r9259, %r9260}, [%rd274+76];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9259;
mov.b32 {blow,bhigh}, %r9260;
mov.b32 %r9881, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9259;
mov.b32 {blow,bhigh}, %r9260;
mov.b32 %r9880, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+76], {%r9881, %r9880};
ld.local.v2.u32 {%r9261, %r9262}, [%rd274+84];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9261;
mov.b32 {blow,bhigh}, %r9262;
mov.b32 %r9879, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9261;
mov.b32 {blow,bhigh}, %r9262;
mov.b32 %r9878, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+84], {%r9879, %r9878};
ld.local.v2.u32 {%r9263, %r9264}, [%rd274+92];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9263;
mov.b32 {blow,bhigh}, %r9264;
mov.b32 %r9877, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9263;
mov.b32 {blow,bhigh}, %r9264;
mov.b32 %r9876, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+92], {%r9877, %r9876};
ld.local.v2.u32 {%r9265, %r9266}, [%rd274+100];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9265;
mov.b32 {blow,bhigh}, %r9266;
mov.b32 %r9875, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9265;
mov.b32 {blow,bhigh}, %r9266;
mov.b32 %r9874, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+100], {%r9875, %r9874};
ld.local.v2.u32 {%r9267, %r9268}, [%rd274+108];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9267;
mov.b32 {blow,bhigh}, %r9268;
mov.b32 %r9873, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9267;
mov.b32 {blow,bhigh}, %r9268;
mov.b32 %r9872, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+108], {%r9873, %r9872};
ld.local.v2.u32 {%r9269, %r9270}, [%rd274+116];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9269;
mov.b32 {blow,bhigh}, %r9270;
mov.b32 %r9871, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9269;
mov.b32 {blow,bhigh}, %r9270;
mov.b32 %r9870, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+116], {%r9871, %r9870};
ld.local.v2.u32 {%r9271, %r9272}, [%rd274+124];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9271;
mov.b32 {blow,bhigh}, %r9272;
mov.b32 %r9869, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9271;
mov.b32 {blow,bhigh}, %r9272;
mov.b32 %r9868, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+124], {%r9869, %r9868};
ld.local.v2.u32 {%r9273, %r9274}, [%rd274+132];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9273;
mov.b32 {blow,bhigh}, %r9274;
mov.b32 %r9867, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9273;
mov.b32 {blow,bhigh}, %r9274;
mov.b32 %r9866, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+132], {%r9867, %r9866};
ld.local.v2.u32 {%r9275, %r9276}, [%rd274+140];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9275;
mov.b32 {blow,bhigh}, %r9276;
mov.b32 %r9865, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9275;
mov.b32 {blow,bhigh}, %r9276;
mov.b32 %r9864, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+140], {%r9865, %r9864};
ld.local.v2.u32 {%r9277, %r9278}, [%rd274+148];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9277;
mov.b32 {blow,bhigh}, %r9278;
mov.b32 %r9863, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9277;
mov.b32 {blow,bhigh}, %r9278;
mov.b32 %r9862, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+148], {%r9863, %r9862};
ld.local.v2.u32 {%r9279, %r9280}, [%rd274+156];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9279;
mov.b32 {blow,bhigh}, %r9280;
mov.b32 %r9861, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9279;
mov.b32 {blow,bhigh}, %r9280;
mov.b32 %r9860, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+156], {%r9861, %r9860};
ld.local.v2.u32 {%r9281, %r9282}, [%rd274+164];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9281;
mov.b32 {blow,bhigh}, %r9282;
mov.b32 %r9859, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9281;
mov.b32 {blow,bhigh}, %r9282;
mov.b32 %r9858, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+164], {%r9859, %r9858};
ld.local.v2.u32 {%r9283, %r9284}, [%rd274+172];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9283;
mov.b32 {blow,bhigh}, %r9284;
mov.b32 %r9857, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9283;
mov.b32 {blow,bhigh}, %r9284;
mov.b32 %r9856, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+172], {%r9857, %r9856};
ld.local.v2.u32 {%r9285, %r9286}, [%rd274+180];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9285;
mov.b32 {blow,bhigh}, %r9286;
mov.b32 %r9855, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9285;
mov.b32 {blow,bhigh}, %r9286;
mov.b32 %r9854, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+180], {%r9855, %r9854};
ld.local.v2.u32 {%r9287, %r9288}, [%rd274+188];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9287;
mov.b32 {blow,bhigh}, %r9288;
mov.b32 %r9853, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9287;
mov.b32 {blow,bhigh}, %r9288;
mov.b32 %r9852, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+188], {%r9853, %r9852};
ld.local.v2.u32 {%r9289, %r9290}, [%rd274+196];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9289;
mov.b32 {blow,bhigh}, %r9290;
mov.b32 %r9851, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9289;
mov.b32 {blow,bhigh}, %r9290;
mov.b32 %r9850, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+196], {%r9851, %r9850};
ld.local.v2.u32 {%r9291, %r9292}, [%rd274+204];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9291;
mov.b32 {blow,bhigh}, %r9292;
mov.b32 %r9849, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9291;
mov.b32 {blow,bhigh}, %r9292;
mov.b32 %r9848, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+204], {%r9849, %r9848};
ld.local.v2.u32 {%r9293, %r9294}, [%rd274+212];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9293;
mov.b32 {blow,bhigh}, %r9294;
mov.b32 %r9847, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9293;
mov.b32 {blow,bhigh}, %r9294;
mov.b32 %r9846, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+212], {%r9847, %r9846};
ld.local.v2.u32 {%r9295, %r9296}, [%rd274+220];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9295;
mov.b32 {blow,bhigh}, %r9296;
mov.b32 %r9845, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9295;
mov.b32 {blow,bhigh}, %r9296;
mov.b32 %r9844, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+220], {%r9845, %r9844};
ld.local.v2.u32 {%r9297, %r9298}, [%rd274+228];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9297;
mov.b32 {blow,bhigh}, %r9298;
mov.b32 %r9843, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9297;
mov.b32 {blow,bhigh}, %r9298;
mov.b32 %r9842, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+228], {%r9843, %r9842};
ld.local.v2.u32 {%r9299, %r9300}, [%rd274+236];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9299;
mov.b32 {blow,bhigh}, %r9300;
mov.b32 %r9841, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9299;
mov.b32 {blow,bhigh}, %r9300;
mov.b32 %r9840, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+236], {%r9841, %r9840};
ld.local.v2.u32 {%r9301, %r9302}, [%rd274+244];

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9301;
mov.b32 {blow,bhigh}, %r9302;
mov.b32 %r9839, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9301;
mov.b32 {blow,bhigh}, %r9302;
mov.b32 %r9838, {ahigh,bhigh};}


	st.local.v2.u32 [%rd274+244], {%r9839, %r9838};

BB1_17:
ld.param.u32 %r9615, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+16];
setp.ne.s32	%p11, %r9615, 1;
@%p11 bra BB1_18;

add.s64 %rd277, %rd1, 4;
st.local.u32 [%rd1], %r9900;
st.local.u32 [%rd277], %r9901;
st.local.u32 [%rd277+4], %r9898;
st.local.u32 [%rd277+8], %r9899;
st.local.v4.u32 [%rd277+12], {%r9896, %r9897, %r9894, %r9895};
st.local.v4.u32 [%rd277+28], {%r9892, %r9893, %r9890, %r9891};
st.local.v4.u32 [%rd277+44], {%r9888, %r9889, %r9886, %r9887};
st.local.v4.u32 [%rd277+60], {%r9884, %r9885, %r9882, %r9883};
st.local.v4.u32 [%rd277+76], {%r9880, %r9881, %r9878, %r9879};
st.local.v4.u32 [%rd277+92], {%r9876, %r9877, %r9874, %r9875};
st.local.v4.u32 [%rd277+108], {%r9872, %r9873, %r9870, %r9871};
st.local.v4.u32 [%rd277+124], {%r9868, %r9869, %r9866, %r9867};
st.local.v4.u32 [%rd277+140], {%r9864, %r9865, %r9862, %r9863};
st.local.v4.u32 [%rd277+156], {%r9860, %r9861, %r9858, %r9859};
st.local.v4.u32 [%rd277+172], {%r9856, %r9857, %r9854, %r9855};
st.local.v4.u32 [%rd277+188], {%r9852, %r9853, %r9850, %r9851};
st.local.v4.u32 [%rd277+204], {%r9848, %r9849, %r9846, %r9847};
st.local.v4.u32 [%rd277+220], {%r9844, %r9845, %r9842, %r9843};
st.local.v4.u32 [%rd277+236], {%r9840, %r9841, %r9838, %r9839};
mov.u32 %r9902, %r9839;
mov.u32 %r9904, %r9841;
mov.u32 %r9906, %r9843;
mov.u32 %r9908, %r9845;
mov.u32 %r9910, %r9847;
mov.u32 %r9912, %r9849;
mov.u32 %r9914, %r9851;
mov.u32 %r9916, %r9853;
mov.u32 %r9918, %r9855;
mov.u32 %r9920, %r9857;
mov.u32 %r9922, %r9859;
mov.u32 %r9924, %r9861;
mov.u32 %r9926, %r9863;
mov.u32 %r9928, %r9865;
mov.u32 %r9930, %r9867;
mov.u32 %r9932, %r9869;
mov.u32 %r9934, %r9871;
mov.u32 %r9936, %r9873;
mov.u32 %r9938, %r9875;
mov.u32 %r9940, %r9877;
mov.u32 %r9942, %r9879;
mov.u32 %r9944, %r9881;
mov.u32 %r9946, %r9883;
mov.u32 %r9948, %r9885;
mov.u32 %r9950, %r9887;
mov.u32 %r9952, %r9889;
mov.u32 %r9954, %r9891;
mov.u32 %r9956, %r9893;
mov.u32 %r9958, %r9895;
mov.u32 %r9960, %r9897;
mov.u32 %r9962, %r9899;
mov.u32 %r9964, %r9901;
bra.uni BB1_20;

BB1_18:
mov.u32 %r9902, %r9838;
mov.u32 %r9838, %r9839;
mov.u32 %r9904, %r9840;
mov.u32 %r9840, %r9841;
mov.u32 %r9906, %r9842;
mov.u32 %r9842, %r9843;
mov.u32 %r9908, %r9844;
mov.u32 %r9844, %r9845;
mov.u32 %r9910, %r9846;
mov.u32 %r9846, %r9847;
mov.u32 %r9912, %r9848;
mov.u32 %r9848, %r9849;
mov.u32 %r9914, %r9850;
mov.u32 %r9850, %r9851;
mov.u32 %r9916, %r9852;
mov.u32 %r9852, %r9853;
mov.u32 %r9918, %r9854;
mov.u32 %r9854, %r9855;
mov.u32 %r9920, %r9856;
mov.u32 %r9856, %r9857;
mov.u32 %r9922, %r9858;
mov.u32 %r9858, %r9859;
mov.u32 %r9924, %r9860;
mov.u32 %r9860, %r9861;
mov.u32 %r9926, %r9862;
mov.u32 %r9862, %r9863;
mov.u32 %r9928, %r9864;
mov.u32 %r9864, %r9865;
mov.u32 %r9930, %r9866;
mov.u32 %r9866, %r9867;
mov.u32 %r9932, %r9868;
mov.u32 %r9868, %r9869;
mov.u32 %r9934, %r9870;
mov.u32 %r9870, %r9871;
mov.u32 %r9936, %r9872;
mov.u32 %r9872, %r9873;
mov.u32 %r9938, %r9874;
mov.u32 %r9874, %r9875;
mov.u32 %r9940, %r9876;
mov.u32 %r9876, %r9877;
mov.u32 %r9942, %r9878;
mov.u32 %r9878, %r9879;
mov.u32 %r9944, %r9880;
mov.u32 %r9880, %r9881;
mov.u32 %r9946, %r9882;
mov.u32 %r9882, %r9883;
mov.u32 %r9948, %r9884;
mov.u32 %r9884, %r9885;
mov.u32 %r9950, %r9886;
mov.u32 %r9886, %r9887;
mov.u32 %r9952, %r9888;
mov.u32 %r9888, %r9889;
mov.u32 %r9954, %r9890;
mov.u32 %r9890, %r9891;
mov.u32 %r9956, %r9892;
mov.u32 %r9892, %r9893;
mov.u32 %r9958, %r9894;
mov.u32 %r9894, %r9895;
mov.u32 %r9960, %r9896;
mov.u32 %r9896, %r9897;
mov.u32 %r9962, %r9898;
mov.u32 %r9898, %r9899;
mov.u32 %r9964, %r9900;
mov.u32 %r9900, %r9901;

BB1_20:
ld.param.u32 %r9620, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+72];
mov.u32 %r9619, %ctaid.x;
ld.param.u32 %r9618, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
shl.b32 %r9617, %r9619, 1;
rem.u32 %r9616, %r9617, %r9618;
mul.lo.s32 %r818, %r9616, %r9620;
@%p1 bra BB1_22;
bra.uni BB1_21;

BB1_22:
ld.param.u32 %r9695, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+76];
mov.u32 %r9694, %ctaid.x;
ld.param.u32 %r9693, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
shl.b32 %r9692, %r9694, 1;
div.u32 %r9691, %r9692, %r9693;
mad.lo.s32 %r9966, %r9691, %r9695, %r818;
bra.uni BB1_23;

BB1_21:
ld.param.u32 %r9629, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+84];
ld.param.u32 %r9628, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+80];
ld.param.u32 %r9627, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+76];
ld.param.u32 %r9626, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+28];
ld.param.u32 %r9625, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+24];
mov.u32 %r9624, %ctaid.x;
ld.param.u32 %r9623, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
shl.b32 %r9622, %r9624, 1;
div.u32 %r9621, %r9622, %r9623;
rem.u32 %r9303, %r9621, %r9625;
div.u32 %r9304, %r9621, %r9625;
rem.u32 %r9305, %r9304, %r9626;
div.u32 %r9306, %r9304, %r9626;
mad.lo.s32 %r9307, %r9303, %r9627, %r818;
mad.lo.s32 %r9308, %r9305, %r9628, %r9307;
mad.lo.s32 %r9966, %r9306, %r9629, %r9308;

BB1_23:
mov.u32 %r9635, %ctaid.x;
shl.b32 %r9634, %r9635, 1;
ld.param.u32 %r9633, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
add.s32 %r9632, %r9634, 1;
rem.u32 %r9631, %r9632, %r9633;
ld.param.u32 %r9630, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+72];
mul.lo.s32 %r822, %r9631, %r9630;
@%p1 bra BB1_25;
bra.uni BB1_24;

BB1_25:
ld.param.u32 %r9690, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+76];
mov.u32 %r9689, %ctaid.x;
shl.b32 %r9688, %r9689, 1;
ld.param.u32 %r9687, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
add.s32 %r9686, %r9688, 1;
div.u32 %r9685, %r9686, %r9687;
mad.lo.s32 %r9967, %r9685, %r9690, %r822;
bra.uni BB1_26;

BB1_24:
ld.param.u32 %r9645, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+84];
ld.param.u32 %r9644, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+80];
ld.param.u32 %r9643, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+76];
mov.u32 %r9642, %ctaid.x;
shl.b32 %r9641, %r9642, 1;
ld.param.u32 %r9640, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+20];
add.s32 %r9639, %r9641, 1;
div.u32 %r9638, %r9639, %r9640;
ld.param.u32 %r9637, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+28];
ld.param.u32 %r9636, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+24];
rem.u32 %r9309, %r9638, %r9636;
div.u32 %r9310, %r9638, %r9636;
rem.u32 %r9311, %r9310, %r9637;
div.u32 %r9312, %r9310, %r9637;
mad.lo.s32 %r9313, %r9309, %r9643, %r822;
mad.lo.s32 %r9314, %r9311, %r9644, %r9313;
mad.lo.s32 %r9967, %r9312, %r9645, %r9314;

BB1_26:
mov.u32 %r9684, %tid.y;
mov.u32 %r9683, %nctaid.x;
add.s32 %r9682, %r9683, -1;
mov.u32 %r9681, %ctaid.x;
shl.b32 %r9680, %r9681, 1;
ld.param.u32 %r9679, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+40];
add.s32 %r9678, %r9680, 1;
setp.lt.u32	%p14, %r9678, %r9679;
setp.lt.u32	%p13, %r9681, %r9682;
or.pred %p12, %p13, %p14;
add.s32 %r9677, %r9684, 31744;
add.s32 %r9676, %r9684, 30720;
add.s32 %r9675, %r9684, 29696;
add.s32 %r9674, %r9684, 28672;
add.s32 %r9673, %r9684, 27648;
add.s32 %r9672, %r9684, 26624;
add.s32 %r9671, %r9684, 25600;
add.s32 %r9670, %r9684, 24576;
add.s32 %r9669, %r9684, 23552;
add.s32 %r9668, %r9684, 22528;
add.s32 %r9667, %r9684, 21504;
add.s32 %r9666, %r9684, 20480;
add.s32 %r9665, %r9684, 19456;
add.s32 %r9664, %r9684, 18432;
add.s32 %r9663, %r9684, 17408;
add.s32 %r9662, %r9684, 16384;
add.s32 %r9661, %r9684, 15360;
add.s32 %r9660, %r9684, 14336;
add.s32 %r9659, %r9684, 13312;
add.s32 %r9658, %r9684, 12288;
add.s32 %r9657, %r9684, 11264;
add.s32 %r9656, %r9684, 10240;
add.s32 %r9655, %r9684, 9216;
add.s32 %r9654, %r9684, 8192;
add.s32 %r9653, %r9684, 7168;
add.s32 %r9652, %r9684, 6144;
add.s32 %r9651, %r9684, 5120;
add.s32 %r9650, %r9684, 4096;
add.s32 %r9649, %r9684, 3072;
add.s32 %r9648, %r9684, 2048;
add.s32 %r9647, %r9684, 1024;
ld.param.u64 %rd276, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+8];
ld.param.u32 %r9646, [_Z11regular_fftILj32768ELj32ELj2EL9padding_t1EL9twiddle_t5EL20loadstore_modifier_t2EL8layout_t1Ej6__halfEv18kernel_arguments_tIT6_E_param_0+48];
add.s64 %rd275, %rd1, 4;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9900;
mov.b32 {blow,bhigh}, %r9964;
mov.b32 %r9315, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9900;
mov.b32 {blow,bhigh}, %r9964;
mov.b32 %r9318, {ahigh,bhigh};}


	st.local.u32 [%rd1], %r9315;
st.local.u32 [%rd275], %r9318;

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9898;
mov.b32 {blow,bhigh}, %r9962;
mov.b32 %r9321, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9898;
mov.b32 {blow,bhigh}, %r9962;
mov.b32 %r9324, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+4], {%r9321, %r9324};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9896;
mov.b32 {blow,bhigh}, %r9960;
mov.b32 %r9327, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9896;
mov.b32 {blow,bhigh}, %r9960;
mov.b32 %r9330, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+12], {%r9327, %r9330};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9894;
mov.b32 {blow,bhigh}, %r9958;
mov.b32 %r9333, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9894;
mov.b32 {blow,bhigh}, %r9958;
mov.b32 %r9336, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+20], {%r9333, %r9336};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9892;
mov.b32 {blow,bhigh}, %r9956;
mov.b32 %r9339, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9892;
mov.b32 {blow,bhigh}, %r9956;
mov.b32 %r9342, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+28], {%r9339, %r9342};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9890;
mov.b32 {blow,bhigh}, %r9954;
mov.b32 %r9345, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9890;
mov.b32 {blow,bhigh}, %r9954;
mov.b32 %r9348, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+36], {%r9345, %r9348};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9888;
mov.b32 {blow,bhigh}, %r9952;
mov.b32 %r9351, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9888;
mov.b32 {blow,bhigh}, %r9952;
mov.b32 %r9354, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+44], {%r9351, %r9354};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9886;
mov.b32 {blow,bhigh}, %r9950;
mov.b32 %r9357, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9886;
mov.b32 {blow,bhigh}, %r9950;
mov.b32 %r9360, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+52], {%r9357, %r9360};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9884;
mov.b32 {blow,bhigh}, %r9948;
mov.b32 %r9363, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9884;
mov.b32 {blow,bhigh}, %r9948;
mov.b32 %r9366, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+60], {%r9363, %r9366};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9882;
mov.b32 {blow,bhigh}, %r9946;
mov.b32 %r9369, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9882;
mov.b32 {blow,bhigh}, %r9946;
mov.b32 %r9372, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+68], {%r9369, %r9372};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9880;
mov.b32 {blow,bhigh}, %r9944;
mov.b32 %r9375, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9880;
mov.b32 {blow,bhigh}, %r9944;
mov.b32 %r9378, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+76], {%r9375, %r9378};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9878;
mov.b32 {blow,bhigh}, %r9942;
mov.b32 %r9381, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9878;
mov.b32 {blow,bhigh}, %r9942;
mov.b32 %r9384, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+84], {%r9381, %r9384};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9876;
mov.b32 {blow,bhigh}, %r9940;
mov.b32 %r9387, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9876;
mov.b32 {blow,bhigh}, %r9940;
mov.b32 %r9390, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+92], {%r9387, %r9390};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9874;
mov.b32 {blow,bhigh}, %r9938;
mov.b32 %r9393, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9874;
mov.b32 {blow,bhigh}, %r9938;
mov.b32 %r9396, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+100], {%r9393, %r9396};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9872;
mov.b32 {blow,bhigh}, %r9936;
mov.b32 %r9399, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9872;
mov.b32 {blow,bhigh}, %r9936;
mov.b32 %r9402, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+108], {%r9399, %r9402};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9870;
mov.b32 {blow,bhigh}, %r9934;
mov.b32 %r9405, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9870;
mov.b32 {blow,bhigh}, %r9934;
mov.b32 %r9408, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+116], {%r9405, %r9408};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9868;
mov.b32 {blow,bhigh}, %r9932;
mov.b32 %r9411, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9868;
mov.b32 {blow,bhigh}, %r9932;
mov.b32 %r9414, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+124], {%r9411, %r9414};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9866;
mov.b32 {blow,bhigh}, %r9930;
mov.b32 %r9417, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9866;
mov.b32 {blow,bhigh}, %r9930;
mov.b32 %r9420, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+132], {%r9417, %r9420};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9864;
mov.b32 {blow,bhigh}, %r9928;
mov.b32 %r9423, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9864;
mov.b32 {blow,bhigh}, %r9928;
mov.b32 %r9426, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+140], {%r9423, %r9426};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9862;
mov.b32 {blow,bhigh}, %r9926;
mov.b32 %r9429, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9862;
mov.b32 {blow,bhigh}, %r9926;
mov.b32 %r9432, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+148], {%r9429, %r9432};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9860;
mov.b32 {blow,bhigh}, %r9924;
mov.b32 %r9435, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9860;
mov.b32 {blow,bhigh}, %r9924;
mov.b32 %r9438, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+156], {%r9435, %r9438};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9858;
mov.b32 {blow,bhigh}, %r9922;
mov.b32 %r9441, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9858;
mov.b32 {blow,bhigh}, %r9922;
mov.b32 %r9444, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+164], {%r9441, %r9444};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9856;
mov.b32 {blow,bhigh}, %r9920;
mov.b32 %r9447, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9856;
mov.b32 {blow,bhigh}, %r9920;
mov.b32 %r9450, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+172], {%r9447, %r9450};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9854;
mov.b32 {blow,bhigh}, %r9918;
mov.b32 %r9453, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9854;
mov.b32 {blow,bhigh}, %r9918;
mov.b32 %r9456, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+180], {%r9453, %r9456};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9852;
mov.b32 {blow,bhigh}, %r9916;
mov.b32 %r9459, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9852;
mov.b32 {blow,bhigh}, %r9916;
mov.b32 %r9462, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+188], {%r9459, %r9462};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9850;
mov.b32 {blow,bhigh}, %r9914;
mov.b32 %r9465, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9850;
mov.b32 {blow,bhigh}, %r9914;
mov.b32 %r9468, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+196], {%r9465, %r9468};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9848;
mov.b32 {blow,bhigh}, %r9912;
mov.b32 %r9471, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9848;
mov.b32 {blow,bhigh}, %r9912;
mov.b32 %r9474, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+204], {%r9471, %r9474};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9846;
mov.b32 {blow,bhigh}, %r9910;
mov.b32 %r9477, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9846;
mov.b32 {blow,bhigh}, %r9910;
mov.b32 %r9480, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+212], {%r9477, %r9480};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9844;
mov.b32 {blow,bhigh}, %r9908;
mov.b32 %r9483, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9844;
mov.b32 {blow,bhigh}, %r9908;
mov.b32 %r9486, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+220], {%r9483, %r9486};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9842;
mov.b32 {blow,bhigh}, %r9906;
mov.b32 %r9489, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9842;
mov.b32 {blow,bhigh}, %r9906;
mov.b32 %r9492, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+228], {%r9489, %r9492};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9840;
mov.b32 {blow,bhigh}, %r9904;
mov.b32 %r9495, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9840;
mov.b32 {blow,bhigh}, %r9904;
mov.b32 %r9498, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+236], {%r9495, %r9498};

	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9838;
mov.b32 {blow,bhigh}, %r9902;
mov.b32 %r9501, {alow,blow};}


	
	{.reg .f16 alow,ahigh,blow,bhigh;
mov.b32 {alow,ahigh}, %r9838;
mov.b32 {blow,bhigh}, %r9902;
mov.b32 %r9504, {ahigh,bhigh};}


	st.local.v2.u32 [%rd275+244], {%r9501, %r9504};
mul.lo.s32 %r890, %r9684, %r9646;
add.s32 %r9508, %r890, %r9966;
cvta.to.global.u64 %rd38, %rd276;
mul.wide.u32 %rd176, %r9508, 4;
add.s64 %rd63, %rd38, %rd176;
mul.lo.s32 %r891, %r9647, %r9646;
add.s32 %r9540, %r891, %r9966;
mul.wide.u32 %rd177, %r9540, 4;
add.s64 %rd64, %rd38, %rd177;
mul.lo.s32 %r892, %r9648, %r9646;
add.s32 %r9541, %r892, %r9966;
mul.wide.u32 %rd178, %r9541, 4;
add.s64 %rd65, %rd38, %rd178;
mul.lo.s32 %r893, %r9649, %r9646;
add.s32 %r9542, %r893, %r9966;
mul.wide.u32 %rd179, %r9542, 4;
add.s64 %rd66, %rd38, %rd179;
mul.lo.s32 %r894, %r9650, %r9646;
add.s32 %r9543, %r894, %r9966;
mul.wide.u32 %rd180, %r9543, 4;
add.s64 %rd67, %rd38, %rd180;
mul.lo.s32 %r895, %r9651, %r9646;
add.s32 %r9544, %r895, %r9966;
mul.wide.u32 %rd181, %r9544, 4;
add.s64 %rd68, %rd38, %rd181;
mul.lo.s32 %r896, %r9652, %r9646;
add.s32 %r9545, %r896, %r9966;
mul.wide.u32 %rd182, %r9545, 4;
add.s64 %rd69, %rd38, %rd182;
mul.lo.s32 %r897, %r9653, %r9646;
add.s32 %r9546, %r897, %r9966;
mul.wide.u32 %rd183, %r9546, 4;
add.s64 %rd70, %rd38, %rd183;
mul.lo.s32 %r898, %r9654, %r9646;
add.s32 %r9547, %r898, %r9966;
mul.wide.u32 %rd184, %r9547, 4;
add.s64 %rd39, %rd38, %rd184;
mul.lo.s32 %r899, %r9655, %r9646;
add.s32 %r9548, %r899, %r9966;
mul.wide.u32 %rd185, %r9548, 4;
add.s64 %rd40, %rd38, %rd185;
mul.lo.s32 %r900, %r9656, %r9646;
add.s32 %r9549, %r900, %r9966;
mul.wide.u32 %rd186, %r9549, 4;
add.s64 %rd41, %rd38, %rd186;
mul.lo.s32 %r901, %r9657, %r9646;
add.s32 %r9550, %r901, %r9966;
mul.wide.u32 %rd187, %r9550, 4;
add.s64 %rd42, %rd38, %rd187;
mul.lo.s32 %r902, %r9658, %r9646;
add.s32 %r9551, %r902, %r9966;
mul.wide.u32 %rd188, %r9551, 4;
add.s64 %rd43, %rd38, %rd188;
mul.lo.s32 %r903, %r9659, %r9646;
add.s32 %r9552, %r903, %r9966;
mul.wide.u32 %rd189, %r9552, 4;
add.s64 %rd44, %rd38, %rd189;
mul.lo.s32 %r904, %r9660, %r9646;
add.s32 %r9553, %r904, %r9966;
mul.wide.u32 %rd190, %r9553, 4;
add.s64 %rd45, %rd38, %rd190;
mul.lo.s32 %r905, %r9661, %r9646;
add.s32 %r9554, %r905, %r9966;
mul.wide.u32 %rd191, %r9554, 4;
add.s64 %rd46, %rd38, %rd191;
mul.lo.s32 %r906, %r9662, %r9646;
add.s32 %r9555, %r906, %r9966;
mul.wide.u32 %rd192, %r9555, 4;
add.s64 %rd47, %rd38, %rd192;
mul.lo.s32 %r907, %r9663, %r9646;
add.s32 %r9556, %r907, %r9966;
mul.wide.u32 %rd193, %r9556, 4;
add.s64 %rd48, %rd38, %rd193;
mul.lo.s32 %r908, %r9664, %r9646;
add.s32 %r9557, %r908, %r9966;
mul.wide.u32 %rd194, %r9557, 4;
add.s64 %rd49, %rd38, %rd194;
mul.lo.s32 %r909, %r9665, %r9646;
add.s32 %r9558, %r909, %r9966;
mul.wide.u32 %rd195, %r9558, 4;
add.s64 %rd50, %rd38, %rd195;
mul.lo.s32 %r910, %r9666, %r9646;
add.s32 %r9559, %r910, %r9966;
mul.wide.u32 %rd196, %r9559, 4;
add.s64 %rd51, %rd38, %rd196;
mul.lo.s32 %r911, %r9667, %r9646;
add.s32 %r9560, %r911, %r9966;
mul.wide.u32 %rd197, %r9560, 4;
add.s64 %rd52, %rd38, %rd197;
mul.lo.s32 %r912, %r9668, %r9646;
add.s32 %r9561, %r912, %r9966;
mul.wide.u32 %rd198, %r9561, 4;
add.s64 %rd53, %rd38, %rd198;
mul.lo.s32 %r913, %r9669, %r9646;
add.s32 %r9562, %r913, %r9966;
mul.wide.u32 %rd199, %r9562, 4;
add.s64 %rd54, %rd38, %rd199;
mul.lo.s32 %r914, %r9670, %r9646;
add.s32 %r9563, %r914, %r9966;
mul.wide.u32 %rd200, %r9563, 4;
add.s64 %rd55, %rd38, %rd200;
mul.lo.s32 %r915, %r9671, %r9646;
add.s32 %r9564, %r915, %r9966;
mul.wide.u32 %rd201, %r9564, 4;
add.s64 %rd56, %rd38, %rd201;
mul.lo.s32 %r916, %r9672, %r9646;
add.s32 %r9565, %r916, %r9966;
mul.wide.u32 %rd202, %r9565, 4;
add.s64 %rd57, %rd38, %rd202;
mul.lo.s32 %r917, %r9673, %r9646;
add.s32 %r9566, %r917, %r9966;
mul.wide.u32 %rd203, %r9566, 4;
add.s64 %rd58, %rd38, %rd203;
mul.lo.s32 %r918, %r9674, %r9646;
add.s32 %r9567, %r918, %r9966;
mul.wide.u32 %rd204, %r9567, 4;
add.s64 %rd59, %rd38, %rd204;
mul.lo.s32 %r919, %r9675, %r9646;
add.s32 %r9568, %r919, %r9966;
mul.wide.u32 %rd205, %r9568, 4;
add.s64 %rd60, %rd38, %rd205;
mul.lo.s32 %r920, %r9676, %r9646;
add.s32 %r9569, %r920, %r9966;
mul.wide.u32 %rd206, %r9569, 4;
add.s64 %rd61, %rd38, %rd206;
mul.lo.s32 %r921, %r9677, %r9646;
add.s32 %r9570, %r921, %r9966;
mul.wide.u32 %rd207, %r9570, 4;
add.s64 %rd62, %rd38, %rd207;
@%p12 bra BB1_28;
bra.uni BB1_27;

BB1_28:
add.s32 %r9571, %r890, %r9967;
st.global.u32 [%rd63], %r9315;
mul.wide.u32 %rd208, %r9571, 4;
add.s64 %rd209, %rd38, %rd208;
st.global.u32 [%rd209], %r9318;
add.s32 %r9572, %r891, %r9967;
st.global.u32 [%rd64], %r9321;
mul.wide.u32 %rd210, %r9572, 4;
add.s64 %rd211, %rd38, %rd210;
st.global.u32 [%rd211], %r9324;
add.s32 %r9573, %r892, %r9967;
st.global.u32 [%rd65], %r9327;
mul.wide.u32 %rd212, %r9573, 4;
add.s64 %rd213, %rd38, %rd212;
st.global.u32 [%rd213], %r9330;
add.s32 %r9574, %r893, %r9967;
st.global.u32 [%rd66], %r9333;
mul.wide.u32 %rd214, %r9574, 4;
add.s64 %rd215, %rd38, %rd214;
st.global.u32 [%rd215], %r9336;
add.s32 %r9575, %r894, %r9967;
st.global.u32 [%rd67], %r9339;
mul.wide.u32 %rd216, %r9575, 4;
add.s64 %rd217, %rd38, %rd216;
st.global.u32 [%rd217], %r9342;
add.s32 %r9576, %r895, %r9967;
st.global.u32 [%rd68], %r9345;
mul.wide.u32 %rd218, %r9576, 4;
add.s64 %rd219, %rd38, %rd218;
st.global.u32 [%rd219], %r9348;
add.s32 %r9577, %r896, %r9967;
st.global.u32 [%rd69], %r9351;
mul.wide.u32 %rd220, %r9577, 4;
add.s64 %rd221, %rd38, %rd220;
st.global.u32 [%rd221], %r9354;
add.s32 %r9578, %r897, %r9967;
st.global.u32 [%rd70], %r9357;
mul.wide.u32 %rd222, %r9578, 4;
add.s64 %rd223, %rd38, %rd222;
st.global.u32 [%rd223], %r9360;
add.s32 %r9579, %r898, %r9967;
st.global.u32 [%rd39], %r9363;
mul.wide.u32 %rd224, %r9579, 4;
add.s64 %rd225, %rd38, %rd224;
st.global.u32 [%rd225], %r9366;
add.s32 %r9580, %r899, %r9967;
st.global.u32 [%rd40], %r9369;
mul.wide.u32 %rd226, %r9580, 4;
add.s64 %rd227, %rd38, %rd226;
st.global.u32 [%rd227], %r9372;
add.s32 %r9581, %r900, %r9967;
st.global.u32 [%rd41], %r9375;
mul.wide.u32 %rd228, %r9581, 4;
add.s64 %rd229, %rd38, %rd228;
st.global.u32 [%rd229], %r9378;
add.s32 %r9582, %r901, %r9967;
st.global.u32 [%rd42], %r9381;
mul.wide.u32 %rd230, %r9582, 4;
add.s64 %rd231, %rd38, %rd230;
st.global.u32 [%rd231], %r9384;
add.s32 %r9583, %r902, %r9967;
st.global.u32 [%rd43], %r9387;
mul.wide.u32 %rd232, %r9583, 4;
add.s64 %rd233, %rd38, %rd232;
st.global.u32 [%rd233], %r9390;
add.s32 %r9584, %r903, %r9967;
st.global.u32 [%rd44], %r9393;
mul.wide.u32 %rd234, %r9584, 4;
add.s64 %rd235, %rd38, %rd234;
st.global.u32 [%rd235], %r9396;
add.s32 %r9585, %r904, %r9967;
st.global.u32 [%rd45], %r9399;
mul.wide.u32 %rd236, %r9585, 4;
add.s64 %rd237, %rd38, %rd236;
st.global.u32 [%rd237], %r9402;
add.s32 %r9586, %r905, %r9967;
st.global.u32 [%rd46], %r9405;
mul.wide.u32 %rd238, %r9586, 4;
add.s64 %rd239, %rd38, %rd238;
st.global.u32 [%rd239], %r9408;
add.s32 %r9587, %r906, %r9967;
st.global.u32 [%rd47], %r9411;
mul.wide.u32 %rd240, %r9587, 4;
add.s64 %rd241, %rd38, %rd240;
st.global.u32 [%rd241], %r9414;
add.s32 %r9588, %r907, %r9967;
st.global.u32 [%rd48], %r9417;
mul.wide.u32 %rd242, %r9588, 4;
add.s64 %rd243, %rd38, %rd242;
st.global.u32 [%rd243], %r9420;
add.s32 %r9589, %r908, %r9967;
st.global.u32 [%rd49], %r9423;
mul.wide.u32 %rd244, %r9589, 4;
add.s64 %rd245, %rd38, %rd244;
st.global.u32 [%rd245], %r9426;
add.s32 %r9590, %r909, %r9967;
st.global.u32 [%rd50], %r9429;
mul.wide.u32 %rd246, %r9590, 4;
add.s64 %rd247, %rd38, %rd246;
st.global.u32 [%rd247], %r9432;
add.s32 %r9591, %r910, %r9967;
st.global.u32 [%rd51], %r9435;
mul.wide.u32 %rd248, %r9591, 4;
add.s64 %rd249, %rd38, %rd248;
st.global.u32 [%rd249], %r9438;
add.s32 %r9592, %r911, %r9967;
st.global.u32 [%rd52], %r9441;
mul.wide.u32 %rd250, %r9592, 4;
add.s64 %rd251, %rd38, %rd250;
st.global.u32 [%rd251], %r9444;
add.s32 %r9593, %r912, %r9967;
st.global.u32 [%rd53], %r9447;
mul.wide.u32 %rd252, %r9593, 4;
add.s64 %rd253, %rd38, %rd252;
st.global.u32 [%rd253], %r9450;
add.s32 %r9594, %r913, %r9967;
st.global.u32 [%rd54], %r9453;
mul.wide.u32 %rd254, %r9594, 4;
add.s64 %rd255, %rd38, %rd254;
st.global.u32 [%rd255], %r9456;
add.s32 %r9595, %r914, %r9967;
st.global.u32 [%rd55], %r9459;
mul.wide.u32 %rd256, %r9595, 4;
add.s64 %rd257, %rd38, %rd256;
st.global.u32 [%rd257], %r9462;
add.s32 %r9596, %r915, %r9967;
st.global.u32 [%rd56], %r9465;
mul.wide.u32 %rd258, %r9596, 4;
add.s64 %rd259, %rd38, %rd258;
st.global.u32 [%rd259], %r9468;
add.s32 %r9597, %r916, %r9967;
st.global.u32 [%rd57], %r9471;
mul.wide.u32 %rd260, %r9597, 4;
add.s64 %rd261, %rd38, %rd260;
st.global.u32 [%rd261], %r9474;
add.s32 %r9598, %r917, %r9967;
st.global.u32 [%rd58], %r9477;
mul.wide.u32 %rd262, %r9598, 4;
add.s64 %rd263, %rd38, %rd262;
st.global.u32 [%rd263], %r9480;
add.s32 %r9599, %r918, %r9967;
st.global.u32 [%rd59], %r9483;
mul.wide.u32 %rd264, %r9599, 4;
add.s64 %rd265, %rd38, %rd264;
st.global.u32 [%rd265], %r9486;
add.s32 %r9600, %r919, %r9967;
st.global.u32 [%rd60], %r9489;
mul.wide.u32 %rd266, %r9600, 4;
add.s64 %rd267, %rd38, %rd266;
st.global.u32 [%rd267], %r9492;
add.s32 %r9601, %r920, %r9967;
st.global.u32 [%rd61], %r9495;
mul.wide.u32 %rd268, %r9601, 4;
add.s64 %rd269, %rd38, %rd268;
st.global.u32 [%rd269], %r9498;
add.s32 %r9602, %r921, %r9967;
st.global.u32 [%rd62], %r9501;
mul.wide.u32 %rd270, %r9602, 4;
add.s64 %rd271, %rd38, %rd270;
st.global.u32 [%rd271], %r9504;
bra.uni BB1_29;

BB1_27:
st.global.u32 [%rd63], %r9315;
st.global.u32 [%rd64], %r9321;
st.global.u32 [%rd65], %r9327;
st.global.u32 [%rd66], %r9333;
st.global.u32 [%rd67], %r9339;
st.global.u32 [%rd68], %r9345;
st.global.u32 [%rd69], %r9351;
st.global.u32 [%rd70], %r9357;
st.global.u32 [%rd39], %r9363;
st.global.u32 [%rd40], %r9369;
st.global.u32 [%rd41], %r9375;
st.global.u32 [%rd42], %r9381;
st.global.u32 [%rd43], %r9387;
st.global.u32 [%rd44], %r9393;
st.global.u32 [%rd45], %r9399;
st.global.u32 [%rd46], %r9405;
st.global.u32 [%rd47], %r9411;
st.global.u32 [%rd48], %r9417;
st.global.u32 [%rd49], %r9423;
st.global.u32 [%rd50], %r9429;
st.global.u32 [%rd51], %r9435;
st.global.u32 [%rd52], %r9441;
st.global.u32 [%rd53], %r9447;
st.global.u32 [%rd54], %r9453;
st.global.u32 [%rd55], %r9459;
st.global.u32 [%rd56], %r9465;
st.global.u32 [%rd57], %r9471;
st.global.u32 [%rd58], %r9477;
st.global.u32 [%rd59], %r9483;
st.global.u32 [%rd60], %r9489;
st.global.u32 [%rd61], %r9495;
st.global.u32 [%rd62], %r9501;

BB1_29:
ret;
}


