/* Generated by Yosys 0.33+6 (git sha1 31ee566ec, x86_64-w64-mingw32-g++ 9.2.1 -Os) */

(* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:23.1-30.10" *)
module Shift2(\data_i[0] , \data_i[1] , \data_i[2] , \data_i[3] , \data_i[4] , \data_i[5] , \data_i[6] , \data_i[7] , \data_i[8] , \data_i[9] , \data_i[10] , \data_i[11] , \data_i[12] , \data_i[13] , \data_i[14] , \data_i[15] , \data_i[16] , \data_i[17] , \data_i[18] , \data_i[19] , \data_i[20] 
, \data_i[21] , \data_i[22] , \data_i[23] , \data_i[24] , \data_i[25] , \data_i[26] , \data_i[27] , \data_i[28] , \data_i[29] , \data_i[30] , \data_i[31] , \data_o[0] , \data_o[1] , \data_o[2] , \data_o[3] , \data_o[4] , \data_o[5] , \data_o[6] , \data_o[7] , \data_o[8] , \data_o[9] 
, \data_o[10] , \data_o[11] , \data_o[12] , \data_o[13] , \data_o[14] , \data_o[15] , \data_o[16] , \data_o[17] , \data_o[18] , \data_o[19] , \data_o[20] , \data_o[21] , \data_o[22] , \data_o[23] , \data_o[24] , \data_o[25] , \data_o[26] , \data_o[27] , \data_o[28] , \data_o[29] , \data_o[30] 
, \data_o[31] );
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[0] ;
  wire \data_i[0] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[10] ;
  wire \data_i[10] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[11] ;
  wire \data_i[11] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[12] ;
  wire \data_i[12] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[13] ;
  wire \data_i[13] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[14] ;
  wire \data_i[14] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[15] ;
  wire \data_i[15] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[16] ;
  wire \data_i[16] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[17] ;
  wire \data_i[17] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[18] ;
  wire \data_i[18] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[19] ;
  wire \data_i[19] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[1] ;
  wire \data_i[1] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[20] ;
  wire \data_i[20] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[21] ;
  wire \data_i[21] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[22] ;
  wire \data_i[22] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[23] ;
  wire \data_i[23] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[24] ;
  wire \data_i[24] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[25] ;
  wire \data_i[25] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[26] ;
  wire \data_i[26] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[27] ;
  wire \data_i[27] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[28] ;
  wire \data_i[28] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[29] ;
  wire \data_i[29] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[2] ;
  wire \data_i[2] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[30] ;
  wire \data_i[30] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[31] ;
  wire \data_i[31] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[3] ;
  wire \data_i[3] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[4] ;
  wire \data_i[4] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[5] ;
  wire \data_i[5] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[6] ;
  wire \data_i[6] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[7] ;
  wire \data_i[7] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[8] ;
  wire \data_i[8] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:24.16-24.22" *)
  input \data_i[9] ;
  wire \data_i[9] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[0] ;
  wire \data_o[0] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[10] ;
  wire \data_o[10] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[11] ;
  wire \data_o[11] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[12] ;
  wire \data_o[12] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[13] ;
  wire \data_o[13] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[14] ;
  wire \data_o[14] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[15] ;
  wire \data_o[15] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[16] ;
  wire \data_o[16] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[17] ;
  wire \data_o[17] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[18] ;
  wire \data_o[18] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[19] ;
  wire \data_o[19] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[1] ;
  wire \data_o[1] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[20] ;
  wire \data_o[20] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[21] ;
  wire \data_o[21] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[22] ;
  wire \data_o[22] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[23] ;
  wire \data_o[23] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[24] ;
  wire \data_o[24] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[25] ;
  wire \data_o[25] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[26] ;
  wire \data_o[26] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[27] ;
  wire \data_o[27] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[28] ;
  wire \data_o[28] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[29] ;
  wire \data_o[29] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[2] ;
  wire \data_o[2] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[30] ;
  wire \data_o[30] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[31] ;
  wire \data_o[31] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[3] ;
  wire \data_o[3] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[4] ;
  wire \data_o[4] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[5] ;
  wire \data_o[5] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[6] ;
  wire \data_o[6] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[7] ;
  wire \data_o[7] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[8] ;
  wire \data_o[8] ;
  (* src = "D:\\SoftwareFrameWork\\RISCVProcessor\\Shift2.v:25.17-25.23" *)
  output \data_o[9] ;
  wire \data_o[9] ;
  assign \data_o[0]  = 1'h0;
  assign \data_o[10]  = \data_i[9] ;
  assign \data_o[11]  = \data_i[10] ;
  assign \data_o[12]  = \data_i[11] ;
  assign \data_o[13]  = \data_i[12] ;
  assign \data_o[14]  = \data_i[13] ;
  assign \data_o[15]  = \data_i[14] ;
  assign \data_o[16]  = \data_i[15] ;
  assign \data_o[17]  = \data_i[16] ;
  assign \data_o[18]  = \data_i[17] ;
  assign \data_o[19]  = \data_i[18] ;
  assign \data_o[1]  = \data_i[0] ;
  assign \data_o[20]  = \data_i[19] ;
  assign \data_o[21]  = \data_i[20] ;
  assign \data_o[22]  = \data_i[21] ;
  assign \data_o[23]  = \data_i[22] ;
  assign \data_o[24]  = \data_i[23] ;
  assign \data_o[25]  = \data_i[24] ;
  assign \data_o[26]  = \data_i[25] ;
  assign \data_o[27]  = \data_i[26] ;
  assign \data_o[28]  = \data_i[27] ;
  assign \data_o[29]  = \data_i[28] ;
  assign \data_o[2]  = \data_i[1] ;
  assign \data_o[30]  = \data_i[29] ;
  assign \data_o[31]  = \data_i[30] ;
  assign \data_o[3]  = \data_i[2] ;
  assign \data_o[4]  = \data_i[3] ;
  assign \data_o[5]  = \data_i[4] ;
  assign \data_o[6]  = \data_i[5] ;
  assign \data_o[7]  = \data_i[6] ;
  assign \data_o[8]  = \data_i[7] ;
  assign \data_o[9]  = \data_i[8] ;
endmodule
