

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Fri Apr  8 10:44:04 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.44|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     150|    232|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     150|    264|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+-----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+----------------------+---------+-------+-----+-----+
    |adder_AXI_CTRL_s_axi_U  |adder_AXI_CTRL_s_axi  |        0|      0|  150|  232|
    +------------------------+----------------------+---------+-------+-----+-----+
    |Total                   |                      |        0|      0|  150|  232|
    +------------------------+----------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |c             |     +    |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_CTRL_AWVALID  |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_AWREADY  | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_AWADDR   |  in |    6|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_WVALID   |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_WREADY   | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_WDATA    |  in |   32|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_WSTRB    |  in |    4|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_ARVALID  |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_ARREADY  | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_ARADDR   |  in |    6|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_RVALID   | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_RREADY   |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_RDATA    | out |   32|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_RRESP    | out |    2|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_BVALID   | out |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_BREADY   |  in |    1|    s_axi   |   AXI_CTRL   |    pointer   |
|s_axi_AXI_CTRL_BRESP    | out |    2|    s_axi   |   AXI_CTRL   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     adder    | return value |
|interrupt               | out |    1| ap_ctrl_hs |     adder    | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 4.44ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b) nounwind, !map !6

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !10

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @str) nounwind

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %c, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %b, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: a_read [1/1] 1.00ns
:8  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %a) nounwind

ST_1: b_read [1/1] 1.00ns
:9  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %b) nounwind

ST_1: c_assign [1/1] 2.44ns
:10  %c_assign = add nsw i32 %b_read, %a_read

ST_1: stg_13 [1/1] 1.00ns
:11  call void @_ssdm_op_Write.s_axilite.i32P(i32* %c, i32 %c_assign) nounwind

ST_1: stg_14 [1/1] 0.00ns
:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x371eb30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x37dae10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3751b80; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2    (specbitsmap  ) [ 00]
stg_3    (specbitsmap  ) [ 00]
stg_4    (specbitsmap  ) [ 00]
stg_5    (spectopmodule) [ 00]
stg_6    (specinterface) [ 00]
stg_7    (specinterface) [ 00]
stg_8    (specinterface) [ 00]
stg_9    (specinterface) [ 00]
a_read   (read         ) [ 00]
b_read   (read         ) [ 00]
c_assign (add          ) [ 00]
stg_13   (write        ) [ 00]
stg_14   (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="a_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="b_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="stg_13_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_13/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="c_assign_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="22" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="22" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="32" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="26" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="52"><net_src comp="46" pin="2"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {1 }
  - Chain level:
	State 1
		stg_13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   c_assign_fu_46   |    0    |    32   |
|----------|--------------------|---------|---------|
|   read   |  a_read_read_fu_26 |    0    |    0    |
|          |  b_read_read_fu_32 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_13_write_fu_38 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    32   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   32   |
+-----------+--------+--------+
