#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 15 12:07:12 2020
# Process ID: 12328
# Current directory: C:/Documenti/GitHub/project_reti_logiche/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6904 C:\Documenti\GitHub\project_reti_logiche\project\project.xpr
# Log file: C:/Documenti/GitHub/project_reti_logiche/project/vivado.log
# Journal file: C:/Documenti/GitHub/project_reti_logiche/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documenti/GitHub/project_reti_logiche/project/project.xpr
update_compile_order -fileset sources_1
launch_simulation
source project_tb.tcl
run 100 us
restart
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
add_force {/project_tb/UUT/i} -radix bin {0000 0ns}
add_force {/project_tb/UUT/counter} -radix bin {0000 0ns}
current_wave_config {Untitled 1}
remove_forces { {/project_tb/UUT/i} }
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 4000 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 1}
add_wave {{/project_tb/UUT/i_data}} 
restart
close_sim
launch_simulation
source project_tb.tcl
restart
run 4000 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 4000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
run 14000 ns
restart
run 10 s
restart
step
step
step
step
step
step
step
step
step
step
step
step
run 10 us
restart
run 1 us
run 1 us
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
close_design
close_sim
launch_simulation
source project_tb.tcl
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
current_wave_config {Untitled 4}
add_wave {{/project_tb/RAM[0]}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/RAM[1]}} 
step
restart
run 7000 ns
step
step
step
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/ram}} 
restart
run 7000 ns
restart
run 10000 ns
restart
run 4000 ns
step
current_wave_config {Untitled 4}
add_wave {{/project_tb/RAM[0]}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/RAM[1]}} 
step
step
step
step
step
step
step
step
restart
run 4000 ns
restart
run 3900 ns
step
step
step
step
restart
run 3800 ns
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 10 s
restart
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run all
close_sim
launch_simulation
source project_tb.tcl
run 7000 ns
step
step
step
step
step
step
step
step
step
restart
run 7000 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 7000 ns
run 7000 ns
run 7000 ns
restart
restart
run 7500 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run all
restart
run 7500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
step
step
step
step
step
step
step
step
step
step
run 100 ns
run 100 ns
run 100 ns
run 100 ns
step
step
step
step
step
step
step
step
run 100 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 100 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run all
restart
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 500 ns
run 500 ns
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run all
restart
run 50000 ns
run 50000 ns
run 5000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
step
step
step
step
step
restart
run 108000 ns
step
step
step
step
restart
run 107050 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 1050 ns
run 1050 ns
run 1050 ns
run 550 ns
step
restart
run 110050 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 109050 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 109050 ns
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
step
step
step
step
step
step
step
step
step
restart
run 109050 ns
step
step
step
run 109050 ns
run 109050 ns
run 109050 ns
run 109050 ns
restart
run 109050 ns
step
step
step
step
step
step
step
step
step
step
run 200 ns
run 200 ns
run 200 ns
run 200 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 200 ns
restart
run 109000 ns
step
step
step
step
step
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
step
step
step
run 100 ns
run 100 ns
restart
run 109700 ns
step
step
step
step
step
step
step
step
step
step
step
restart
run 109000 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_simulation
source project_tb.tcl
run all
restart
run 1000 ns
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run all
