module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
endmodule
`timescale 1ps / 1 ps
module module_1 (
    input [id_1 : id_1] id_2,
    output [1 : id_1] id_3,
    output [id_1 : id_2] id_4,
    output id_5,
    input logic id_6,
    input [id_2[id_6] : id_3] id_7,
    input id_8,
    input logic id_9,
    input logic [id_8 : (  id_4  )] id_10,
    input id_11,
    input id_12,
    input id_13,
    input [id_10 : id_13] id_14,
    input logic [id_3 : 1] id_15,
    input logic id_16,
    input id_17,
    input [id_5 : id_12] id_18,
    output id_19,
    input logic id_20,
    output [id_20 : id_14] id_21,
    output id_22,
    input id_23
);
  logic id_24;
  id_25 id_26 (
      .id_3 (id_14),
      .id_14(id_7)
  );
  id_27 id_28 (
      .id_23(id_23),
      .id_10(id_8),
      .id_24(id_23)
  );
endmodule
