<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Works Cited | VLSI Physical Design Hub</title>
  <meta name="description" content="A consolidated list of references and sources cited across all articles on the VLSI Physical Design Hub.">
  <meta name="keywords" content="VLSI, Physical Design, References, Sources, Works Cited">
  <link rel="canonical" href="https://www.vlsiphysicaldesign.site/work_sited/">

  <!-- Open Graph / Facebook -->
  <meta property="og:type" content="website">
  <meta property="og:url" content="https://www.vlsiphysicaldesign.site/work_sited/">
  <meta property="og:title" content="Works Cited | VLSI Physical Design Hub">
  <meta property="og:description" content="A consolidated list of references and sources cited across all articles on the VLSI Physical Design Hub.">
  <meta property="og:image" content="https://www.vlsiphysicaldesign.site/assets/images/social-share-image.jpg">

  <!-- Twitter -->
  <meta property="twitter:card" content="summary_large_image">
  <meta property="twitter:url" content="https://www.vlsiphysicaldesign.site/work_sited/">
  <meta property="twitter:title" content="Works Cited | VLSI Physical Design Hub">
  <meta property="twitter:description" content="A consolidated list of references and sources cited across all articles on the VLSI Physical Design Hub.">
  <meta property="twitter:image" content="https://www.vlsiphysicaldesign.site/assets/images/social-share-image.jpg">

  

  
  <link rel="stylesheet" href="/main.css">
  <link rel="preconnect" href="https://fonts.googleapis.com">
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  <link rel="preload" href="https://fonts.googleapis.com/css2?family=Lora:wght@400;600&family=Poppins:wght@600;700&display=swap" as="style" onload="this.onload=null;this.rel='stylesheet'">
  <noscript><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Lora:wght@400;600&family=Poppins:wght@600;700&display=swap"></noscript>
</head>
<body class="sub-page-body">
  
<header id="main-header">


        <a href="/" class="logo">VLSI <span>Hub</span></a>





        <nav class="page-nav" id="page-navigation">


            <a href="/">Home</a>


            <a href="/blog/">Blog</a>


            <a href="/work_sited/">Works Cited</a>


            <a href="/about/#about">About</a>


            <a href="/about/#contact">Contact</a>


        </nav>


        


        <button class="mobile-nav-toggle" aria-controls="page-navigation" aria-expanded="false">


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


        </button>


    </header>





    <main class="container">


        <article>





            <section class="hero-section">


                <h1>Works Cited</h1>


                <p>A consolidated list of references from all articles.</p>


            </section>


            


            <section>


                <h2>From "Advanced Synthesis"</h2>


                <ul class="work-cited">


                    <li>Synthesis Methodology & Netlist Qualification - Design And Reuse, accessed September 13, 2025, https://www.design-reuse.com/article/61358-synthesis-methodology-netlist-qualification/</li>


                    <li>logic_synthesis_html_1.pdf</li>


                    <li>LEF, DEF & LIB - SignOff Semiconductors, accessed September 13, 2025, https://signoffsemiconductors.com/lef-def-lib/</li>


                    <li>Contents in the LIB, LEF and DEF files - Learn VLSI, accessed September 13, 2025, https://learnvlsi.com/pd/liblef-and-def/222/</li>


                    <li>Inputs for Physical Design | VLSI - logicmadness.com, accessed September 13, 2025, https://logicmadness.com/inputs-for-physical-design/</li>


                    <li>Tutorial on Cadence Genus Synthesis Solution, accessed September 13, 2025, http://public2.yuantsy.com/Test/ECE201A/Genus_Tutorial.pdf</li>


                    <li>ECE 5745 Tutorial 5: Synopsys/Cadence ASIC Tools - GitHub Pages, accessed September 13, 2025, https://cornell-ece5745.github.io/ece5745-tut5-asic-tools/</li>


                    <li>What is difference between logical synthesis and physical synthesis? - VLSI Interview Community - Quora, accessed September 13, 2025, https://vlsiqaforstudents.quora.com/What-is-difference-between-logical-synthesis-and-physical-synthesis</li>


                    <li>SYNTHESIS - VLSI TALKS, accessed September 13, 2025, https://vlsitalks.com/physical-design/synthesis/</li>


                    <li>Introduction to Netlist (.v), LEF, and DEF Files - Wix.com, accessed September 13, 2025, https://vorasaumil.wixsite.com/pdinsight/post/introduction-to-netlist-lef-def-files</li>


                    <li>(PDF) Optimization of Physically-Aware Synthesis for Digital Implementation Flow, accessed September 13, 2025, https://www.researchgate.net/publication/324526833_Optimization_of_Physically-Aware_Synthesis_for_Digital_Implementation_Flow</li>


                </ul>


            </section>





            <section>


                <h2>From "CMOS Fundamentals"</h2>


                <ul class="work-cited">


                    <li>0072460539cmos.pdf</li>


                    <li>Band diagram - Wikipedia, accessed September 11, 2025, https://en.wikipedia.org/wiki/Band_diagram</li>


                    <li>Energy Diagram of PN junction & Depletion Region - Automation Forum, accessed September 11, 2025, https://automationforum.co/energy-diagram-of-pn-junction-depletion-region/</li>


                    <li>energy band structure of open circuited pn junction - WordPress.com, accessed September 11, 2025, https://ashwinjs.files.wordpress.com/2019/02/energy-band.pdf</li>


                    <li>PN and Metalâ€“Semiconductor Junctions, accessed September 11, 2025, https://www.chu.berkeley.edu/wp-content/uploads/2020/01/Chenming-Hu_ch4-1.pdf</li>


                    <li>Biasing of P-N Junctions - HyperPhysics, accessed September 11, 2025, http://hyperphysics.phy-astr.gsu.edu/hbase/Solids/pnjun2.html</li>


                </ul>


            </section>





            <section>


                <h2>From "Clock Tree Synthesis"</h2>


                <ul class="work-cited">


                    <li>a partitionable clock distribution system for sequential visi circuits, accessed September 11, 2025, https://www.hajim.rochester.edu/ece/sites/friedman/papers/ISCAS_86.pdf</li>


                    <li>Shallow Clock Tree Pre-Estimation for Designing Clock Tree Synthesizable Verilog RTLs, accessed September 11, 2025, https://www.mdpi.com/2079-9292/12/20/4340</li>


                    <li>Clock Tree Synthesis - SignOff Semiconductors, accessed September 11, 2025, https://signoffsemiconductors.com/clock-tree-synthesis-1/</li>


                    <li>CTS (CLOCK TREE SYNTHESIS) - VLSI TALKS, accessed September 11, 2025, https://vlsitalks.com/physical-design/cts/</li>


                    <li>cts_html.pdf</li>


                </ul>


            </section>





            <section>


                <h2>From "Floorplanning"</h2>


                <ul class="work-cited">


                    <li>Floorplanning in Physical Design. In the intricate world of VLSI... | by VLSIPD | Medium, accessed September 13, 2025, https://medium.com/@vlsipd4/floorplanning-in-physical-design-052e4fe2bb66</li>


                    <li>Floorplanning in VLSI Design: A Comprehensive Guide - Medium, accessed September 13, 2025, https://medium.com/@ifrit057/floorplanning-in-vlsi-design-a-comprehensive-guide-85a12c097ea9</li>


                    <li>Floorplan (microelectronics) - Wikipedia, accessed September 13, 2025, https://en.wikipedia.org/wiki/Floorplan_(microelectronics)</li>


                    <li>Physical design (electronics) - Wikipedia, accessed September 13, 2025, https://en.wikipedia.org/wiki/Physical_design_(electronics)</li>


                </ul>


            </section>





            <section>


                <h2>From "Logic Synthesis"</h2>


                <ul class="work-cited">


                    <li>logic_synthesis_html_1.pdf</li>


                    <li>What is Synthesis in VLSI? - Maven Silicon, accessed September 11, 2025, https://www.maven-silicon.com/blog/what-is-synthesis-in-vlsi/</li>


                    <li>VLSI Synthesis: Complete Guide from Basics to Advanced | Theory & Hands-On Practical Marathon, accessed September 11, 2025, https://www.youtube.com/watch?v=gLqr8t-RRIA</li>


                    <li>Topic 3 in PD: Synthesis Flow Overview: Optimizing RTL to Netlist - YouTube, accessed September 11, 2025, https://www.youtube.com/watch?v=9OQUBt9HLXo</li>


                </ul>


            </section>





            <section>


                <h2>From "PD Inputs"</h2>


                <ul class="work-cited">


                    <li>Inputs of physical design | ODP - SlideShare, accessed September 11, 2025, https://www.slideshare.net/slideshow/inputs-of-physical-design/79931343</li>


                    <li>Standard-Cell Libraries 101: What They Are & How They Shape Your VLSI Design, accessed September 11, 2025, https://vlsifacts.com/standard%E2%80%91cell-libraries-101-what-they-are-how-they-shape-your-vlsi-design/</li>


                    <li>Physical design (electronics) - Wikipedia, accessed September 11, 2025, https://en.wikipedia.org/wiki/Physical_design_(electronics)</li>


                    <li>pd_inputs_html.pdf</li>


                </ul>


            </section>





            <section>


                <h2>From "Placement"</h2>


                <ol class="work-cited">


                    <li>www.scribd.com, accessed September 17, 2025, https://www.scribd.com/document/461537047/Placement#:~:text=It%20defines%20placement%20as%20the, more%20signals%20than%20available%20tracks.</li>


                    <li>Placement in VLSI Design: A Detailed Overview | 2025 | New Tricks - logicmadness.com, accessed September 17, 2025, https://logicmadness.com/placement-in-vlsi/</li>


                    <li>1.define Placement in Physical Design? | PDF | Digital Technology - Scribd, accessed September 17, 2025, https://www.scribd.com/document/461537047/Placement</li>


                    <li>Placement - VLSI Begin, accessed September 17, 2025, http://vlsibegin.blogspot.com/p/placement.html</li>


                    <li>placement_html.pdf</li>


                </ol>


            </section>





            <!-- Bottom Navigation -->


            <section class="bottom-nav">


                <a href="/projects/">


                    <span class="nav-label">&larr; Previous</span>


                    <span class="nav-title">Projects</span>


                </a>


            </section>





        </article>


    </main>





    <script src="/main.js" defer></script>





    <script type="application/ld+json">


    {


      "@context": "https://schema.org",


      "@type": "WebPage",


      "headline": "Works Cited",


      "description": "A consolidated list of references and sources cited across all articles on the VLSI Physical Design Hub.",


      "author": {


        "@type": "Organization",


        "name": "VLSI Hub"


      },


      "publisher": {


        "@type": "Organization",


        "name": "VLSI Hub"


      },


      "mainEntityOfPage": {


        "@type": "WebPage",


        "@id": "https://www.vlsiphysicaldesign.top/work_sited"


      }


    }


    </script>
  <script src="/main.js" defer></script>
</body>
</html>
