[2025-09-17 03:04:37] START suite=qualcomm_srv trace=srv351_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv351_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2640776 heartbeat IPC: 3.787 cumulative IPC: 3.787 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5061228 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5061228 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5061229 heartbeat IPC: 4.131 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 13346681 heartbeat IPC: 1.207 cumulative IPC: 1.207 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 21820448 heartbeat IPC: 1.18 cumulative IPC: 1.193 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 30069444 heartbeat IPC: 1.212 cumulative IPC: 1.2 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 38476285 heartbeat IPC: 1.19 cumulative IPC: 1.197 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 46667811 heartbeat IPC: 1.221 cumulative IPC: 1.202 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 55172864 heartbeat IPC: 1.176 cumulative IPC: 1.197 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 63428678 heartbeat IPC: 1.211 cumulative IPC: 1.199 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000026 cycles: 71879962 heartbeat IPC: 1.183 cumulative IPC: 1.197 (Simulation time: 00 hr 10 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv351_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 80234869 heartbeat IPC: 1.197 cumulative IPC: 1.197 (Simulation time: 00 hr 11 min 18 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 83797976 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 24 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 83797976 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv351_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.193 instructions: 100000004 cycles: 83797976
CPU 0 Branch Prediction Accuracy: 91.56% MPKI: 14.9 Average ROB Occupancy at Mispredict: 27.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2762
BRANCH_INDIRECT: 0.4166
BRANCH_CONDITIONAL: 12.55
BRANCH_DIRECT_CALL: 0.6983
BRANCH_INDIRECT_CALL: 0.5125
BRANCH_RETURN: 0.4508


====Backend Stall Breakdown====
ROB_STALL: 160429
LQ_STALL: 0
SQ_STALL: 554329


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 110.57944
REPLAY_LOAD: 71.2695
NON_REPLAY_LOAD: 15.360088

== Total ==
ADDR_TRANS: 11832
REPLAY_LOAD: 10049
NON_REPLAY_LOAD: 138548

== Counts ==
ADDR_TRANS: 107
REPLAY_LOAD: 141
NON_REPLAY_LOAD: 9020

cpu0->cpu0_STLB TOTAL        ACCESS:    1762771 HIT:    1757909 MISS:       4862 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1762771 HIT:    1757909 MISS:       4862 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 200.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7694473 HIT:    6850431 MISS:     844042 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6232598 HIT:    5552207 MISS:     680391 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     538938 HIT:     395065 MISS:     143873 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     913874 HIT:     902205 MISS:      11669 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9063 HIT:        954 MISS:       8109 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14425687 HIT:    8066841 MISS:    6358846 MSHR_MERGE:    1525742
cpu0->cpu0_L1I LOAD         ACCESS:   14425687 HIT:    8066841 MISS:    6358846 MSHR_MERGE:    1525742
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29912726 HIT:   26577608 MISS:    3335118 MSHR_MERGE:    1387540
cpu0->cpu0_L1D LOAD         ACCESS:   16893255 HIT:   15152849 MISS:    1740406 MSHR_MERGE:     340870
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13009380 HIT:   11423745 MISS:    1585635 MSHR_MERGE:    1046656
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10091 HIT:       1014 MISS:       9077 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12071050 HIT:   10343492 MISS:    1727558 MSHR_MERGE:     869397
cpu0->cpu0_ITLB LOAD         ACCESS:   12071050 HIT:   10343492 MISS:    1727558 MSHR_MERGE:     869397
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.101 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28283243 HIT:   27074736 MISS:    1208507 MSHR_MERGE:     303897
cpu0->cpu0_DTLB LOAD         ACCESS:   28283243 HIT:   27074736 MISS:    1208507 MSHR_MERGE:     303897
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.99 cycles
cpu0->LLC TOTAL        ACCESS:    1045726 HIT:     978721 MISS:      67005 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     680391 HIT:     654996 MISS:      25395 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     143873 HIT:     106546 MISS:      37327 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     213353 HIT:     213140 MISS:        213 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8109 HIT:       4039 MISS:       4070 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3728
  ROW_BUFFER_MISS:      63062
  AVG DBUS CONGESTED CYCLE: 3.612
Channel 0 WQ ROW_BUFFER_HIT:       1551
  ROW_BUFFER_MISS:      31670
  FULL:          0
Channel 0 REFRESHES ISSUED:       6983

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536185       418856        68082         4738
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          250          290          204
  STLB miss resolved @ L2C                0          191          295          458          174
  STLB miss resolved @ LLC                0          167          484         2033          920
  STLB miss resolved @ MEM                0            4          239         1924         2246

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155726        51536      1156929       104803          558
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          126          123           44
  STLB miss resolved @ L2C                0           79          104           62            6
  STLB miss resolved @ LLC                0           86          219          495           83
  STLB miss resolved @ MEM                0            0           90          283          100
[2025-09-17 03:17:02] END   suite=qualcomm_srv trace=srv351_ap (rc=0)
