static int F_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_5 * V_5 ;\r\nT_3 * V_6 , * V_7 ;\r\nT_6 V_8 = 0 ;\r\nT_6 V_9 ;\r\nT_7 V_10 = F_2 ( V_1 ) ;\r\nif ( V_10 == 0 )\r\nreturn V_10 ;\r\nF_3 ( V_2 -> V_11 , V_12 , L_1 ) ;\r\nV_9 = F_4 ( V_1 , V_8 ) ;\r\nV_10 -= 1 + V_9 ;\r\nif ( V_10 > 0 )\r\nF_5 ( V_2 -> V_11 , V_13 , L_2 , V_9 , V_10 , ( V_10 > 1 ) ? L_3 : L_4 ) ;\r\nelse\r\nF_5 ( V_2 -> V_11 , V_13 , L_5 , V_9 ) ;\r\nV_5 = F_6 ( V_3 , V_14 , V_1 , 0 , - 1 , V_15 ) ;\r\nV_6 = F_7 ( V_5 , V_16 ) ;\r\nV_5 = F_6 ( V_6 , V_17 , V_1 , 0 , V_9 + 1 , V_15 ) ;\r\nV_7 = F_7 ( V_5 , V_18 ) ;\r\nF_6 ( V_7 , V_19 , V_1 , V_8 , 1 , V_20 ) ;\r\nV_8 ++ ;\r\nF_8 ( F_9 ( V_1 , V_8 , V_9 ) , V_2 , V_7 ) ;\r\nV_8 += V_9 ;\r\nF_8 ( F_10 ( V_1 , V_8 ) , V_2 , V_6 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic int F_11 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_6 V_10 = F_2 ( V_1 ) ;\r\nT_5 * V_5 ;\r\nT_3 * V_6 ;\r\nif ( V_10 == 0 )\r\nreturn 0 ;\r\nF_3 ( V_2 -> V_11 , V_12 , L_1 ) ;\r\nF_5 ( V_2 -> V_11 , V_13 , L_6 , V_10 , ( V_10 > 1 ) ? L_3 : L_4 ) ;\r\nV_5 = F_6 ( V_3 , V_14 , V_1 , 0 , - 1 , V_15 ) ;\r\nV_6 = F_7 ( V_5 , V_16 ) ;\r\nF_8 ( V_1 , V_2 , V_6 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic T_8 F_12 ( T_1 * V_1 , T_6 V_8 , T_2 * V_2 V_4 ,\r\nT_3 * V_3 , T_6 V_21 , T_9 V_22 , T_9 T_10 V_4 )\r\n{\r\nT_6 V_10 ;\r\nT_6 V_23 = 0 ;\r\nT_5 * V_5 ;\r\nT_3 * V_24 ;\r\nchar V_25 [ 256 ] ;\r\nT_9 V_26 ;\r\nif ( ! F_13 ( V_1 , V_3 , V_8 , L_7 , V_22 ) )\r\nreturn TRUE ;\r\nif ( V_3 )\r\n{\r\nV_10 = F_14 ( V_1 , V_8 ) + V_8 + 2 ;\r\nV_8 += 2 ;\r\nwhile ( V_8 < V_10 )\r\n{\r\nT_9 V_27 = F_4 ( V_1 , V_8 + 1 ) ;\r\nV_5 = F_6 ( V_3 , V_28 , V_1 , V_8 , V_27 + 2 , V_15 ) ;\r\nV_24 = F_7 ( V_5 , V_29 [ V_21 * V_30 + V_23 ] ) ;\r\nV_25 [ 0 ] = 0 ;\r\nswitch ( F_4 ( V_1 , V_8 ) )\r\n{\r\ncase V_31 :\r\nF_15 ( V_5 , L_8 ) ;\r\nV_26 = F_4 ( V_1 , V_8 + 2 ) ;\r\nif ( V_26 & V_32 )\r\nF_16 ( V_25 , L_9 , 256 ) ;\r\nif ( V_26 & V_33 )\r\nF_16 ( V_25 , L_10 , 256 ) ;\r\nif ( V_26 & V_34 )\r\nF_16 ( V_25 , L_11 , 256 ) ;\r\nif ( V_26 & V_35 )\r\nF_16 ( V_25 , L_12 , 256 ) ;\r\nF_16 ( V_25 , L_13 , 256 ) ;\r\nF_15 ( V_5 , L_14 , V_25 + 2 ) ;\r\nbreak;\r\ncase V_36 :\r\nF_15 ( V_5 , L_15 ) ;\r\nV_26 = F_4 ( V_1 , V_8 + 2 ) ;\r\nif ( V_26 & V_37 )\r\nF_16 ( V_25 , L_16 , 256 ) ;\r\nif ( V_26 & V_38 )\r\nF_16 ( V_25 , L_17 , 256 ) ;\r\nF_16 ( V_25 , L_13 , 256 ) ;\r\nF_15 ( V_5 , L_14 , V_25 + 2 ) ;\r\nbreak;\r\ncase V_39 :\r\nF_15 ( V_5 , L_18 ,\r\nF_17 ( V_1 , V_8 + 2 , V_27 ) ) ;\r\nbreak;\r\ndefault:\r\nF_15 ( V_5 , L_19 ) ;\r\n}\r\nV_8 = F_18 ( V_1 , V_24 , V_8 ) ;\r\nV_23 ++ ;\r\n}\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_8 F_19 ( T_1 * V_1 , T_6 V_8 , T_2 * V_2 ,\r\nT_3 * V_3 , T_6 V_21 V_4 , T_9 V_22 , T_9 T_10 )\r\n{\r\nT_9 V_40 ;\r\nif ( ( V_40 = F_20 ( V_1 , V_3 , V_8 , L_20 , V_22 ) ) == 0 )\r\nreturn FALSE ;\r\nF_21 ( V_2 , V_40 , TRUE , V_41 , T_10 ) ;\r\nreturn FALSE ;\r\n}\r\nstatic T_8 F_22 ( T_1 * V_1 , T_6 V_8 , T_2 * V_2 ,\r\nT_3 * V_3 , T_6 V_21 V_4 , T_9 V_22 , T_9 T_10 )\r\n{\r\nT_9 V_40 ;\r\nif ( ( V_40 = F_20 ( V_1 , V_3 , V_8 , L_21 , V_22 ) ) == 0 )\r\nreturn FALSE ;\r\nF_21 ( V_2 , V_40 , FALSE , V_42 , T_10 ) ;\r\nreturn FALSE ;\r\n}\r\nvoid F_23 ( void )\r\n{\r\nT_6 V_43 ;\r\nstatic T_11 V_44 [] = {\r\n{ & V_28 ,\r\n{ L_22 , L_23 ,\r\nV_45 , V_46 , NULL , 0 ,\r\nNULL , V_47 } } ,\r\n#if 0\r\n{ &hf_param_pi,\r\n{ "Parameter Identifier", "ircomm.pi",\r\nFT_UINT8, BASE_HEX, NULL, 0,\r\nNULL, HFILL }},\r\n{ &hf_param_pl,\r\n{ "Parameter Length", "ircomm.pl",\r\nFT_UINT8, BASE_HEX, NULL, 0,\r\nNULL, HFILL }},\r\n{ &hf_param_pv,\r\n{ "Parameter Value", "ircomm.pv",\r\nFT_BYTES, BASE_NONE, NULL, 0,\r\nNULL, HFILL }},\r\n#endif\r\n{ & V_17 ,\r\n{ L_24 , L_25 ,\r\nV_45 , V_46 , NULL , 0 ,\r\nNULL , V_47 } } ,\r\n{ & V_19 ,\r\n{ L_26 , L_27 ,\r\nV_48 , V_49 , NULL , 0 ,\r\nNULL , V_47 } }\r\n} ;\r\nstatic T_7 * V_50 [] = {\r\n& V_16 ,\r\n& V_18\r\n} ;\r\nT_7 * V_51 [ V_52 * V_30 ] ;\r\nV_14 = F_24 ( L_28 , L_1 , L_29 ) ;\r\nF_25 ( L_30 , F_11 , V_14 ) ;\r\nF_25 ( L_31 , F_1 , V_14 ) ;\r\nF_26 ( V_14 , V_44 , F_27 ( V_44 ) ) ;\r\nF_28 ( V_50 , F_27 ( V_50 ) ) ;\r\nfor ( V_43 = 0 ; V_43 < V_52 * V_30 ; V_43 ++ )\r\n{\r\nV_29 [ V_43 ] = - 1 ;\r\nV_51 [ V_43 ] = & V_29 [ V_43 ] ;\r\n}\r\nF_28 ( V_51 , V_52 * V_30 ) ;\r\n}\r\nvoid\r\nF_29 ( void ) {\r\nV_42 = F_30 ( L_30 ) ;\r\nV_41 = F_30 ( L_31 ) ;\r\n}
