
recall-CWNANO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ef4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800307c  0800307c  0001307c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031bc  080031bc  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080031bc  080031bc  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031bc  080031bc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031bc  080031bc  000131bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031c0  080031c0  000131c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080031c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  20000078  0800323c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  2000021c  0800323c  0002021c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      000000a7  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025a88  00000000  00000000  00020147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006de4  00000000  00000000  00045bcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00006b87  00000000  00000000  0004c9b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000007c8  00000000  00000000  00053540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000618  00000000  00000000  00053d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000888a  00000000  00000000  00054320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003bb1  00000000  00000000  0005cbaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001024  00000000  00000000  0006075c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000204  00000000  00000000  00061780  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001e4  00000000  00000000  00061984  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4804      	ldr	r0, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4b05      	ldr	r3, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	b510      	push	{r4, lr}
 800018e:	4283      	cmp	r3, r0
 8000190:	d003      	beq.n	800019a <deregister_tm_clones+0x12>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	2b00      	cmp	r3, #0
 8000196:	d000      	beq.n	800019a <deregister_tm_clones+0x12>
 8000198:	4798      	blx	r3
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000078 	.word	0x20000078
 80001a0:	20000078 	.word	0x20000078
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001aa:	4907      	ldr	r1, [pc, #28]	; (80001c8 <register_tm_clones+0x20>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	108b      	asrs	r3, r1, #2
 80001b0:	0fc9      	lsrs	r1, r1, #31
 80001b2:	18c9      	adds	r1, r1, r3
 80001b4:	b510      	push	{r4, lr}
 80001b6:	1049      	asrs	r1, r1, #1
 80001b8:	d003      	beq.n	80001c2 <register_tm_clones+0x1a>
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <register_tm_clones+0x24>)
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d000      	beq.n	80001c2 <register_tm_clones+0x1a>
 80001c0:	4798      	blx	r3
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000078 	.word	0x20000078
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c07      	ldr	r4, [pc, #28]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	d109      	bne.n	80001ee <__do_global_dtors_aux+0x1e>
 80001da:	f7ff ffd5 	bl	8000188 <deregister_tm_clones>
 80001de:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <__do_global_dtors_aux+0x24>)
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d002      	beq.n	80001ea <__do_global_dtors_aux+0x1a>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x28>)
 80001e6:	e000      	b.n	80001ea <__do_global_dtors_aux+0x1a>
 80001e8:	bf00      	nop
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003064 	.word	0x08003064

080001fc <frame_dummy>:
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <frame_dummy+0x18>)
 80001fe:	b510      	push	{r4, lr}
 8000200:	2b00      	cmp	r3, #0
 8000202:	d003      	beq.n	800020c <frame_dummy+0x10>
 8000204:	4904      	ldr	r1, [pc, #16]	; (8000218 <frame_dummy+0x1c>)
 8000206:	4805      	ldr	r0, [pc, #20]	; (800021c <frame_dummy+0x20>)
 8000208:	e000      	b.n	800020c <frame_dummy+0x10>
 800020a:	bf00      	nop
 800020c:	f7ff ffcc 	bl	80001a8 <register_tm_clones>
 8000210:	bd10      	pop	{r4, pc}
 8000212:	46c0      	nop			; (mov r8, r8)
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	08003064 	.word	0x08003064

08000220 <__gnu_thumb1_case_uqi>:
 8000220:	b402      	push	{r1}
 8000222:	4671      	mov	r1, lr
 8000224:	0849      	lsrs	r1, r1, #1
 8000226:	0049      	lsls	r1, r1, #1
 8000228:	5c09      	ldrb	r1, [r1, r0]
 800022a:	0049      	lsls	r1, r1, #1
 800022c:	448e      	add	lr, r1
 800022e:	bc02      	pop	{r1}
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__udivsi3>:
 8000234:	2200      	movs	r2, #0
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d374      	bcc.n	8000326 <__udivsi3+0xf2>
 800023c:	0903      	lsrs	r3, r0, #4
 800023e:	428b      	cmp	r3, r1
 8000240:	d35f      	bcc.n	8000302 <__udivsi3+0xce>
 8000242:	0a03      	lsrs	r3, r0, #8
 8000244:	428b      	cmp	r3, r1
 8000246:	d344      	bcc.n	80002d2 <__udivsi3+0x9e>
 8000248:	0b03      	lsrs	r3, r0, #12
 800024a:	428b      	cmp	r3, r1
 800024c:	d328      	bcc.n	80002a0 <__udivsi3+0x6c>
 800024e:	0c03      	lsrs	r3, r0, #16
 8000250:	428b      	cmp	r3, r1
 8000252:	d30d      	bcc.n	8000270 <__udivsi3+0x3c>
 8000254:	22ff      	movs	r2, #255	; 0xff
 8000256:	0209      	lsls	r1, r1, #8
 8000258:	ba12      	rev	r2, r2
 800025a:	0c03      	lsrs	r3, r0, #16
 800025c:	428b      	cmp	r3, r1
 800025e:	d302      	bcc.n	8000266 <__udivsi3+0x32>
 8000260:	1212      	asrs	r2, r2, #8
 8000262:	0209      	lsls	r1, r1, #8
 8000264:	d065      	beq.n	8000332 <__udivsi3+0xfe>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d319      	bcc.n	80002a0 <__udivsi3+0x6c>
 800026c:	e000      	b.n	8000270 <__udivsi3+0x3c>
 800026e:	0a09      	lsrs	r1, r1, #8
 8000270:	0bc3      	lsrs	r3, r0, #15
 8000272:	428b      	cmp	r3, r1
 8000274:	d301      	bcc.n	800027a <__udivsi3+0x46>
 8000276:	03cb      	lsls	r3, r1, #15
 8000278:	1ac0      	subs	r0, r0, r3
 800027a:	4152      	adcs	r2, r2
 800027c:	0b83      	lsrs	r3, r0, #14
 800027e:	428b      	cmp	r3, r1
 8000280:	d301      	bcc.n	8000286 <__udivsi3+0x52>
 8000282:	038b      	lsls	r3, r1, #14
 8000284:	1ac0      	subs	r0, r0, r3
 8000286:	4152      	adcs	r2, r2
 8000288:	0b43      	lsrs	r3, r0, #13
 800028a:	428b      	cmp	r3, r1
 800028c:	d301      	bcc.n	8000292 <__udivsi3+0x5e>
 800028e:	034b      	lsls	r3, r1, #13
 8000290:	1ac0      	subs	r0, r0, r3
 8000292:	4152      	adcs	r2, r2
 8000294:	0b03      	lsrs	r3, r0, #12
 8000296:	428b      	cmp	r3, r1
 8000298:	d301      	bcc.n	800029e <__udivsi3+0x6a>
 800029a:	030b      	lsls	r3, r1, #12
 800029c:	1ac0      	subs	r0, r0, r3
 800029e:	4152      	adcs	r2, r2
 80002a0:	0ac3      	lsrs	r3, r0, #11
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d301      	bcc.n	80002aa <__udivsi3+0x76>
 80002a6:	02cb      	lsls	r3, r1, #11
 80002a8:	1ac0      	subs	r0, r0, r3
 80002aa:	4152      	adcs	r2, r2
 80002ac:	0a83      	lsrs	r3, r0, #10
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d301      	bcc.n	80002b6 <__udivsi3+0x82>
 80002b2:	028b      	lsls	r3, r1, #10
 80002b4:	1ac0      	subs	r0, r0, r3
 80002b6:	4152      	adcs	r2, r2
 80002b8:	0a43      	lsrs	r3, r0, #9
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__udivsi3+0x8e>
 80002be:	024b      	lsls	r3, r1, #9
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0a03      	lsrs	r3, r0, #8
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__udivsi3+0x9a>
 80002ca:	020b      	lsls	r3, r1, #8
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	d2cd      	bcs.n	800026e <__udivsi3+0x3a>
 80002d2:	09c3      	lsrs	r3, r0, #7
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__udivsi3+0xa8>
 80002d8:	01cb      	lsls	r3, r1, #7
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0983      	lsrs	r3, r0, #6
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__udivsi3+0xb4>
 80002e4:	018b      	lsls	r3, r1, #6
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0943      	lsrs	r3, r0, #5
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__udivsi3+0xc0>
 80002f0:	014b      	lsls	r3, r1, #5
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0903      	lsrs	r3, r0, #4
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__udivsi3+0xcc>
 80002fc:	010b      	lsls	r3, r1, #4
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	08c3      	lsrs	r3, r0, #3
 8000304:	428b      	cmp	r3, r1
 8000306:	d301      	bcc.n	800030c <__udivsi3+0xd8>
 8000308:	00cb      	lsls	r3, r1, #3
 800030a:	1ac0      	subs	r0, r0, r3
 800030c:	4152      	adcs	r2, r2
 800030e:	0883      	lsrs	r3, r0, #2
 8000310:	428b      	cmp	r3, r1
 8000312:	d301      	bcc.n	8000318 <__udivsi3+0xe4>
 8000314:	008b      	lsls	r3, r1, #2
 8000316:	1ac0      	subs	r0, r0, r3
 8000318:	4152      	adcs	r2, r2
 800031a:	0843      	lsrs	r3, r0, #1
 800031c:	428b      	cmp	r3, r1
 800031e:	d301      	bcc.n	8000324 <__udivsi3+0xf0>
 8000320:	004b      	lsls	r3, r1, #1
 8000322:	1ac0      	subs	r0, r0, r3
 8000324:	4152      	adcs	r2, r2
 8000326:	1a41      	subs	r1, r0, r1
 8000328:	d200      	bcs.n	800032c <__udivsi3+0xf8>
 800032a:	4601      	mov	r1, r0
 800032c:	4152      	adcs	r2, r2
 800032e:	4610      	mov	r0, r2
 8000330:	4770      	bx	lr
 8000332:	e7ff      	b.n	8000334 <__udivsi3+0x100>
 8000334:	b501      	push	{r0, lr}
 8000336:	2000      	movs	r0, #0
 8000338:	f000 f806 	bl	8000348 <__aeabi_idiv0>
 800033c:	bd02      	pop	{r1, pc}
 800033e:	46c0      	nop			; (mov r8, r8)

08000340 <__aeabi_uidivmod>:
 8000340:	2900      	cmp	r1, #0
 8000342:	d0f7      	beq.n	8000334 <__udivsi3+0x100>
 8000344:	e776      	b.n	8000234 <__udivsi3>
 8000346:	4770      	bx	lr

08000348 <__aeabi_idiv0>:
 8000348:	4770      	bx	lr
 800034a:	46c0      	nop			; (mov r8, r8)

0800034c <__libc_init_array>:
 800034c:	b570      	push	{r4, r5, r6, lr}
 800034e:	4d0c      	ldr	r5, [pc, #48]	; (8000380 <__libc_init_array+0x34>)
 8000350:	4e0c      	ldr	r6, [pc, #48]	; (8000384 <__libc_init_array+0x38>)
 8000352:	1b76      	subs	r6, r6, r5
 8000354:	10b6      	asrs	r6, r6, #2
 8000356:	d005      	beq.n	8000364 <__libc_init_array+0x18>
 8000358:	2400      	movs	r4, #0
 800035a:	cd08      	ldmia	r5!, {r3}
 800035c:	3401      	adds	r4, #1
 800035e:	4798      	blx	r3
 8000360:	42a6      	cmp	r6, r4
 8000362:	d1fa      	bne.n	800035a <__libc_init_array+0xe>
 8000364:	f002 fe7e 	bl	8003064 <_init>
 8000368:	4d07      	ldr	r5, [pc, #28]	; (8000388 <__libc_init_array+0x3c>)
 800036a:	4e08      	ldr	r6, [pc, #32]	; (800038c <__libc_init_array+0x40>)
 800036c:	1b76      	subs	r6, r6, r5
 800036e:	10b6      	asrs	r6, r6, #2
 8000370:	d005      	beq.n	800037e <__libc_init_array+0x32>
 8000372:	2400      	movs	r4, #0
 8000374:	cd08      	ldmia	r5!, {r3}
 8000376:	3401      	adds	r4, #1
 8000378:	4798      	blx	r3
 800037a:	42a6      	cmp	r6, r4
 800037c:	d1fa      	bne.n	8000374 <__libc_init_array+0x28>
 800037e:	bd70      	pop	{r4, r5, r6, pc}
 8000380:	080031bc 	.word	0x080031bc
 8000384:	080031bc 	.word	0x080031bc
 8000388:	080031bc 	.word	0x080031bc
 800038c:	080031c0 	.word	0x080031c0

08000390 <memset>:
 8000390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000392:	0005      	movs	r5, r0
 8000394:	0783      	lsls	r3, r0, #30
 8000396:	d04a      	beq.n	800042e <memset+0x9e>
 8000398:	1e54      	subs	r4, r2, #1
 800039a:	2a00      	cmp	r2, #0
 800039c:	d044      	beq.n	8000428 <memset+0x98>
 800039e:	b2ce      	uxtb	r6, r1
 80003a0:	0003      	movs	r3, r0
 80003a2:	2203      	movs	r2, #3
 80003a4:	e002      	b.n	80003ac <memset+0x1c>
 80003a6:	3501      	adds	r5, #1
 80003a8:	3c01      	subs	r4, #1
 80003aa:	d33d      	bcc.n	8000428 <memset+0x98>
 80003ac:	3301      	adds	r3, #1
 80003ae:	702e      	strb	r6, [r5, #0]
 80003b0:	4213      	tst	r3, r2
 80003b2:	d1f8      	bne.n	80003a6 <memset+0x16>
 80003b4:	2c03      	cmp	r4, #3
 80003b6:	d92f      	bls.n	8000418 <memset+0x88>
 80003b8:	22ff      	movs	r2, #255	; 0xff
 80003ba:	400a      	ands	r2, r1
 80003bc:	0215      	lsls	r5, r2, #8
 80003be:	4315      	orrs	r5, r2
 80003c0:	042a      	lsls	r2, r5, #16
 80003c2:	4315      	orrs	r5, r2
 80003c4:	2c0f      	cmp	r4, #15
 80003c6:	d935      	bls.n	8000434 <memset+0xa4>
 80003c8:	0027      	movs	r7, r4
 80003ca:	3f10      	subs	r7, #16
 80003cc:	093f      	lsrs	r7, r7, #4
 80003ce:	013e      	lsls	r6, r7, #4
 80003d0:	46b4      	mov	ip, r6
 80003d2:	001e      	movs	r6, r3
 80003d4:	001a      	movs	r2, r3
 80003d6:	3610      	adds	r6, #16
 80003d8:	4466      	add	r6, ip
 80003da:	6015      	str	r5, [r2, #0]
 80003dc:	6055      	str	r5, [r2, #4]
 80003de:	6095      	str	r5, [r2, #8]
 80003e0:	60d5      	str	r5, [r2, #12]
 80003e2:	3210      	adds	r2, #16
 80003e4:	42b2      	cmp	r2, r6
 80003e6:	d1f8      	bne.n	80003da <memset+0x4a>
 80003e8:	260f      	movs	r6, #15
 80003ea:	220c      	movs	r2, #12
 80003ec:	3701      	adds	r7, #1
 80003ee:	013f      	lsls	r7, r7, #4
 80003f0:	4026      	ands	r6, r4
 80003f2:	19db      	adds	r3, r3, r7
 80003f4:	0037      	movs	r7, r6
 80003f6:	4222      	tst	r2, r4
 80003f8:	d017      	beq.n	800042a <memset+0x9a>
 80003fa:	1f3e      	subs	r6, r7, #4
 80003fc:	08b6      	lsrs	r6, r6, #2
 80003fe:	00b4      	lsls	r4, r6, #2
 8000400:	46a4      	mov	ip, r4
 8000402:	001a      	movs	r2, r3
 8000404:	1d1c      	adds	r4, r3, #4
 8000406:	4464      	add	r4, ip
 8000408:	c220      	stmia	r2!, {r5}
 800040a:	42a2      	cmp	r2, r4
 800040c:	d1fc      	bne.n	8000408 <memset+0x78>
 800040e:	2403      	movs	r4, #3
 8000410:	3601      	adds	r6, #1
 8000412:	00b6      	lsls	r6, r6, #2
 8000414:	199b      	adds	r3, r3, r6
 8000416:	403c      	ands	r4, r7
 8000418:	2c00      	cmp	r4, #0
 800041a:	d005      	beq.n	8000428 <memset+0x98>
 800041c:	b2c9      	uxtb	r1, r1
 800041e:	191c      	adds	r4, r3, r4
 8000420:	7019      	strb	r1, [r3, #0]
 8000422:	3301      	adds	r3, #1
 8000424:	429c      	cmp	r4, r3
 8000426:	d1fb      	bne.n	8000420 <memset+0x90>
 8000428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800042a:	0034      	movs	r4, r6
 800042c:	e7f4      	b.n	8000418 <memset+0x88>
 800042e:	0014      	movs	r4, r2
 8000430:	0003      	movs	r3, r0
 8000432:	e7bf      	b.n	80003b4 <memset+0x24>
 8000434:	0027      	movs	r7, r4
 8000436:	e7e0      	b.n	80003fa <memset+0x6a>

08000438 <srand>:
 8000438:	4b11      	ldr	r3, [pc, #68]	; (8000480 <srand+0x48>)
 800043a:	b570      	push	{r4, r5, r6, lr}
 800043c:	681c      	ldr	r4, [r3, #0]
 800043e:	0005      	movs	r5, r0
 8000440:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000442:	2800      	cmp	r0, #0
 8000444:	d003      	beq.n	800044e <srand+0x16>
 8000446:	2300      	movs	r3, #0
 8000448:	6105      	str	r5, [r0, #16]
 800044a:	6143      	str	r3, [r0, #20]
 800044c:	bd70      	pop	{r4, r5, r6, pc}
 800044e:	3018      	adds	r0, #24
 8000450:	f000 f8aa 	bl	80005a8 <malloc>
 8000454:	63a0      	str	r0, [r4, #56]	; 0x38
 8000456:	2800      	cmp	r0, #0
 8000458:	d00c      	beq.n	8000474 <srand+0x3c>
 800045a:	4b0a      	ldr	r3, [pc, #40]	; (8000484 <srand+0x4c>)
 800045c:	2201      	movs	r2, #1
 800045e:	6003      	str	r3, [r0, #0]
 8000460:	4b09      	ldr	r3, [pc, #36]	; (8000488 <srand+0x50>)
 8000462:	6043      	str	r3, [r0, #4]
 8000464:	4b09      	ldr	r3, [pc, #36]	; (800048c <srand+0x54>)
 8000466:	6083      	str	r3, [r0, #8]
 8000468:	230b      	movs	r3, #11
 800046a:	8183      	strh	r3, [r0, #12]
 800046c:	2300      	movs	r3, #0
 800046e:	6102      	str	r2, [r0, #16]
 8000470:	6143      	str	r3, [r0, #20]
 8000472:	e7e8      	b.n	8000446 <srand+0xe>
 8000474:	4b06      	ldr	r3, [pc, #24]	; (8000490 <srand+0x58>)
 8000476:	2200      	movs	r2, #0
 8000478:	2142      	movs	r1, #66	; 0x42
 800047a:	4806      	ldr	r0, [pc, #24]	; (8000494 <srand+0x5c>)
 800047c:	f000 f850 	bl	8000520 <__assert_func>
 8000480:	20000014 	.word	0x20000014
 8000484:	abcd330e 	.word	0xabcd330e
 8000488:	e66d1234 	.word	0xe66d1234
 800048c:	0005deec 	.word	0x0005deec
 8000490:	080030f4 	.word	0x080030f4
 8000494:	0800310c 	.word	0x0800310c

08000498 <rand>:
 8000498:	4b18      	ldr	r3, [pc, #96]	; (80004fc <rand+0x64>)
 800049a:	b570      	push	{r4, r5, r6, lr}
 800049c:	681d      	ldr	r5, [r3, #0]
 800049e:	6bac      	ldr	r4, [r5, #56]	; 0x38
 80004a0:	2c00      	cmp	r4, #0
 80004a2:	d00e      	beq.n	80004c2 <rand+0x2a>
 80004a4:	6920      	ldr	r0, [r4, #16]
 80004a6:	6961      	ldr	r1, [r4, #20]
 80004a8:	4a15      	ldr	r2, [pc, #84]	; (8000500 <rand+0x68>)
 80004aa:	4b16      	ldr	r3, [pc, #88]	; (8000504 <rand+0x6c>)
 80004ac:	f001 fe00 	bl	80020b0 <__aeabi_lmul>
 80004b0:	2201      	movs	r2, #1
 80004b2:	2300      	movs	r3, #0
 80004b4:	1812      	adds	r2, r2, r0
 80004b6:	414b      	adcs	r3, r1
 80004b8:	0058      	lsls	r0, r3, #1
 80004ba:	0840      	lsrs	r0, r0, #1
 80004bc:	6122      	str	r2, [r4, #16]
 80004be:	6163      	str	r3, [r4, #20]
 80004c0:	bd70      	pop	{r4, r5, r6, pc}
 80004c2:	2018      	movs	r0, #24
 80004c4:	f000 f870 	bl	80005a8 <malloc>
 80004c8:	1e04      	subs	r4, r0, #0
 80004ca:	63a8      	str	r0, [r5, #56]	; 0x38
 80004cc:	d00f      	beq.n	80004ee <rand+0x56>
 80004ce:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <rand+0x70>)
 80004d0:	2201      	movs	r2, #1
 80004d2:	6003      	str	r3, [r0, #0]
 80004d4:	4b0d      	ldr	r3, [pc, #52]	; (800050c <rand+0x74>)
 80004d6:	6043      	str	r3, [r0, #4]
 80004d8:	4b0d      	ldr	r3, [pc, #52]	; (8000510 <rand+0x78>)
 80004da:	6083      	str	r3, [r0, #8]
 80004dc:	230b      	movs	r3, #11
 80004de:	8183      	strh	r3, [r0, #12]
 80004e0:	2300      	movs	r3, #0
 80004e2:	6102      	str	r2, [r0, #16]
 80004e4:	6143      	str	r3, [r0, #20]
 80004e6:	4807      	ldr	r0, [pc, #28]	; (8000504 <rand+0x6c>)
 80004e8:	4a0a      	ldr	r2, [pc, #40]	; (8000514 <rand+0x7c>)
 80004ea:	4b06      	ldr	r3, [pc, #24]	; (8000504 <rand+0x6c>)
 80004ec:	e7e6      	b.n	80004bc <rand+0x24>
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <rand+0x80>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	214e      	movs	r1, #78	; 0x4e
 80004f4:	4809      	ldr	r0, [pc, #36]	; (800051c <rand+0x84>)
 80004f6:	f000 f813 	bl	8000520 <__assert_func>
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	20000014 	.word	0x20000014
 8000500:	4c957f2d 	.word	0x4c957f2d
 8000504:	5851f42d 	.word	0x5851f42d
 8000508:	abcd330e 	.word	0xabcd330e
 800050c:	e66d1234 	.word	0xe66d1234
 8000510:	0005deec 	.word	0x0005deec
 8000514:	4c957f2e 	.word	0x4c957f2e
 8000518:	080030f4 	.word	0x080030f4
 800051c:	0800310c 	.word	0x0800310c

08000520 <__assert_func>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	001c      	movs	r4, r3
 8000524:	4b0a      	ldr	r3, [pc, #40]	; (8000550 <__assert_func+0x30>)
 8000526:	0005      	movs	r5, r0
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	b085      	sub	sp, #20
 800052c:	68d8      	ldr	r0, [r3, #12]
 800052e:	2a00      	cmp	r2, #0
 8000530:	d00a      	beq.n	8000548 <__assert_func+0x28>
 8000532:	4b08      	ldr	r3, [pc, #32]	; (8000554 <__assert_func+0x34>)
 8000534:	9202      	str	r2, [sp, #8]
 8000536:	9301      	str	r3, [sp, #4]
 8000538:	9100      	str	r1, [sp, #0]
 800053a:	002b      	movs	r3, r5
 800053c:	0022      	movs	r2, r4
 800053e:	4906      	ldr	r1, [pc, #24]	; (8000558 <__assert_func+0x38>)
 8000540:	f000 f820 	bl	8000584 <fiprintf>
 8000544:	f000 fdbc 	bl	80010c0 <abort>
 8000548:	4b04      	ldr	r3, [pc, #16]	; (800055c <__assert_func+0x3c>)
 800054a:	001a      	movs	r2, r3
 800054c:	e7f2      	b.n	8000534 <__assert_func+0x14>
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	20000014 	.word	0x20000014
 8000554:	08003140 	.word	0x08003140
 8000558:	08003150 	.word	0x08003150
 800055c:	0800314c 	.word	0x0800314c

08000560 <__assert>:
 8000560:	0013      	movs	r3, r2
 8000562:	b510      	push	{r4, lr}
 8000564:	2200      	movs	r2, #0
 8000566:	f7ff ffdb 	bl	8000520 <__assert_func>
 800056a:	46c0      	nop			; (mov r8, r8)

0800056c <_fiprintf_r>:
 800056c:	b40c      	push	{r2, r3}
 800056e:	b500      	push	{lr}
 8000570:	b083      	sub	sp, #12
 8000572:	ab04      	add	r3, sp, #16
 8000574:	cb04      	ldmia	r3!, {r2}
 8000576:	9301      	str	r3, [sp, #4]
 8000578:	f000 f91e 	bl	80007b8 <_vfiprintf_r>
 800057c:	b003      	add	sp, #12
 800057e:	bc08      	pop	{r3}
 8000580:	b002      	add	sp, #8
 8000582:	4718      	bx	r3

08000584 <fiprintf>:
 8000584:	b40e      	push	{r1, r2, r3}
 8000586:	b500      	push	{lr}
 8000588:	b082      	sub	sp, #8
 800058a:	ab03      	add	r3, sp, #12
 800058c:	0001      	movs	r1, r0
 800058e:	4805      	ldr	r0, [pc, #20]	; (80005a4 <fiprintf+0x20>)
 8000590:	cb04      	ldmia	r3!, {r2}
 8000592:	6800      	ldr	r0, [r0, #0]
 8000594:	9301      	str	r3, [sp, #4]
 8000596:	f000 f90f 	bl	80007b8 <_vfiprintf_r>
 800059a:	b002      	add	sp, #8
 800059c:	bc08      	pop	{r3}
 800059e:	b003      	add	sp, #12
 80005a0:	4718      	bx	r3
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	20000014 	.word	0x20000014

080005a8 <malloc>:
 80005a8:	b510      	push	{r4, lr}
 80005aa:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <malloc+0x10>)
 80005ac:	0001      	movs	r1, r0
 80005ae:	6818      	ldr	r0, [r3, #0]
 80005b0:	f000 f864 	bl	800067c <_malloc_r>
 80005b4:	bd10      	pop	{r4, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	20000014 	.word	0x20000014

080005bc <free>:
 80005bc:	b510      	push	{r4, lr}
 80005be:	4b03      	ldr	r3, [pc, #12]	; (80005cc <free+0x10>)
 80005c0:	0001      	movs	r1, r0
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	f000 f804 	bl	80005d0 <_free_r>
 80005c8:	bd10      	pop	{r4, pc}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	20000014 	.word	0x20000014

080005d0 <_free_r>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	0005      	movs	r5, r0
 80005d4:	2900      	cmp	r1, #0
 80005d6:	d015      	beq.n	8000604 <_free_r+0x34>
 80005d8:	1f0c      	subs	r4, r1, #4
 80005da:	6823      	ldr	r3, [r4, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	db27      	blt.n	8000630 <_free_r+0x60>
 80005e0:	0028      	movs	r0, r5
 80005e2:	f001 faab 	bl	8001b3c <__malloc_lock>
 80005e6:	4b24      	ldr	r3, [pc, #144]	; (8000678 <_free_r+0xa8>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	2a00      	cmp	r2, #0
 80005ec:	d005      	beq.n	80005fa <_free_r+0x2a>
 80005ee:	42a2      	cmp	r2, r4
 80005f0:	d90c      	bls.n	800060c <_free_r+0x3c>
 80005f2:	6821      	ldr	r1, [r4, #0]
 80005f4:	1860      	adds	r0, r4, r1
 80005f6:	4282      	cmp	r2, r0
 80005f8:	d024      	beq.n	8000644 <_free_r+0x74>
 80005fa:	6062      	str	r2, [r4, #4]
 80005fc:	0028      	movs	r0, r5
 80005fe:	601c      	str	r4, [r3, #0]
 8000600:	f001 fa9e 	bl	8001b40 <__malloc_unlock>
 8000604:	bd70      	pop	{r4, r5, r6, pc}
 8000606:	42a3      	cmp	r3, r4
 8000608:	d803      	bhi.n	8000612 <_free_r+0x42>
 800060a:	001a      	movs	r2, r3
 800060c:	6853      	ldr	r3, [r2, #4]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d1f9      	bne.n	8000606 <_free_r+0x36>
 8000612:	6811      	ldr	r1, [r2, #0]
 8000614:	1850      	adds	r0, r2, r1
 8000616:	42a0      	cmp	r0, r4
 8000618:	d01b      	beq.n	8000652 <_free_r+0x82>
 800061a:	d827      	bhi.n	800066c <_free_r+0x9c>
 800061c:	6821      	ldr	r1, [r4, #0]
 800061e:	1860      	adds	r0, r4, r1
 8000620:	4283      	cmp	r3, r0
 8000622:	d007      	beq.n	8000634 <_free_r+0x64>
 8000624:	6063      	str	r3, [r4, #4]
 8000626:	6054      	str	r4, [r2, #4]
 8000628:	0028      	movs	r0, r5
 800062a:	f001 fa89 	bl	8001b40 <__malloc_unlock>
 800062e:	e7e9      	b.n	8000604 <_free_r+0x34>
 8000630:	18e4      	adds	r4, r4, r3
 8000632:	e7d5      	b.n	80005e0 <_free_r+0x10>
 8000634:	6818      	ldr	r0, [r3, #0]
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	4684      	mov	ip, r0
 800063a:	4461      	add	r1, ip
 800063c:	6021      	str	r1, [r4, #0]
 800063e:	6063      	str	r3, [r4, #4]
 8000640:	6054      	str	r4, [r2, #4]
 8000642:	e7f1      	b.n	8000628 <_free_r+0x58>
 8000644:	6810      	ldr	r0, [r2, #0]
 8000646:	6852      	ldr	r2, [r2, #4]
 8000648:	4684      	mov	ip, r0
 800064a:	4461      	add	r1, ip
 800064c:	6021      	str	r1, [r4, #0]
 800064e:	6062      	str	r2, [r4, #4]
 8000650:	e7d4      	b.n	80005fc <_free_r+0x2c>
 8000652:	6820      	ldr	r0, [r4, #0]
 8000654:	1809      	adds	r1, r1, r0
 8000656:	1850      	adds	r0, r2, r1
 8000658:	6011      	str	r1, [r2, #0]
 800065a:	4283      	cmp	r3, r0
 800065c:	d1e4      	bne.n	8000628 <_free_r+0x58>
 800065e:	6818      	ldr	r0, [r3, #0]
 8000660:	685b      	ldr	r3, [r3, #4]
 8000662:	4684      	mov	ip, r0
 8000664:	4461      	add	r1, ip
 8000666:	6011      	str	r1, [r2, #0]
 8000668:	6053      	str	r3, [r2, #4]
 800066a:	e7dd      	b.n	8000628 <_free_r+0x58>
 800066c:	230c      	movs	r3, #12
 800066e:	0028      	movs	r0, r5
 8000670:	602b      	str	r3, [r5, #0]
 8000672:	f001 fa65 	bl	8001b40 <__malloc_unlock>
 8000676:	e7c5      	b.n	8000604 <_free_r+0x34>
 8000678:	2000019c 	.word	0x2000019c

0800067c <_malloc_r>:
 800067c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800067e:	2303      	movs	r3, #3
 8000680:	1ccd      	adds	r5, r1, #3
 8000682:	439d      	bics	r5, r3
 8000684:	3508      	adds	r5, #8
 8000686:	0006      	movs	r6, r0
 8000688:	2d0c      	cmp	r5, #12
 800068a:	d22a      	bcs.n	80006e2 <_malloc_r+0x66>
 800068c:	250c      	movs	r5, #12
 800068e:	42a9      	cmp	r1, r5
 8000690:	d829      	bhi.n	80006e6 <_malloc_r+0x6a>
 8000692:	0030      	movs	r0, r6
 8000694:	f001 fa52 	bl	8001b3c <__malloc_lock>
 8000698:	4f2a      	ldr	r7, [pc, #168]	; (8000744 <_malloc_r+0xc8>)
 800069a:	683a      	ldr	r2, [r7, #0]
 800069c:	2a00      	cmp	r2, #0
 800069e:	d00a      	beq.n	80006b6 <_malloc_r+0x3a>
 80006a0:	6813      	ldr	r3, [r2, #0]
 80006a2:	1b5b      	subs	r3, r3, r5
 80006a4:	d404      	bmi.n	80006b0 <_malloc_r+0x34>
 80006a6:	e041      	b.n	800072c <_malloc_r+0xb0>
 80006a8:	6823      	ldr	r3, [r4, #0]
 80006aa:	1b5b      	subs	r3, r3, r5
 80006ac:	d51f      	bpl.n	80006ee <_malloc_r+0x72>
 80006ae:	0022      	movs	r2, r4
 80006b0:	6854      	ldr	r4, [r2, #4]
 80006b2:	2c00      	cmp	r4, #0
 80006b4:	d1f8      	bne.n	80006a8 <_malloc_r+0x2c>
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d03d      	beq.n	8000738 <_malloc_r+0xbc>
 80006bc:	0029      	movs	r1, r5
 80006be:	0030      	movs	r0, r6
 80006c0:	f000 fbf0 	bl	8000ea4 <_sbrk_r>
 80006c4:	1c43      	adds	r3, r0, #1
 80006c6:	d02a      	beq.n	800071e <_malloc_r+0xa2>
 80006c8:	2303      	movs	r3, #3
 80006ca:	1cc4      	adds	r4, r0, #3
 80006cc:	439c      	bics	r4, r3
 80006ce:	42a0      	cmp	r0, r4
 80006d0:	d005      	beq.n	80006de <_malloc_r+0x62>
 80006d2:	1a21      	subs	r1, r4, r0
 80006d4:	0030      	movs	r0, r6
 80006d6:	f000 fbe5 	bl	8000ea4 <_sbrk_r>
 80006da:	1c43      	adds	r3, r0, #1
 80006dc:	d01f      	beq.n	800071e <_malloc_r+0xa2>
 80006de:	6025      	str	r5, [r4, #0]
 80006e0:	e010      	b.n	8000704 <_malloc_r+0x88>
 80006e2:	2d00      	cmp	r5, #0
 80006e4:	dad3      	bge.n	800068e <_malloc_r+0x12>
 80006e6:	230c      	movs	r3, #12
 80006e8:	2000      	movs	r0, #0
 80006ea:	6033      	str	r3, [r6, #0]
 80006ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006ee:	2b0b      	cmp	r3, #11
 80006f0:	d805      	bhi.n	80006fe <_malloc_r+0x82>
 80006f2:	6863      	ldr	r3, [r4, #4]
 80006f4:	42a2      	cmp	r2, r4
 80006f6:	d01d      	beq.n	8000734 <_malloc_r+0xb8>
 80006f8:	6053      	str	r3, [r2, #4]
 80006fa:	e003      	b.n	8000704 <_malloc_r+0x88>
 80006fc:	0014      	movs	r4, r2
 80006fe:	6023      	str	r3, [r4, #0]
 8000700:	18e4      	adds	r4, r4, r3
 8000702:	6025      	str	r5, [r4, #0]
 8000704:	0030      	movs	r0, r6
 8000706:	f001 fa1b 	bl	8001b40 <__malloc_unlock>
 800070a:	0020      	movs	r0, r4
 800070c:	2207      	movs	r2, #7
 800070e:	300b      	adds	r0, #11
 8000710:	1d23      	adds	r3, r4, #4
 8000712:	4390      	bics	r0, r2
 8000714:	1ac2      	subs	r2, r0, r3
 8000716:	d0e9      	beq.n	80006ec <_malloc_r+0x70>
 8000718:	1a1b      	subs	r3, r3, r0
 800071a:	50a3      	str	r3, [r4, r2]
 800071c:	e7e6      	b.n	80006ec <_malloc_r+0x70>
 800071e:	230c      	movs	r3, #12
 8000720:	0030      	movs	r0, r6
 8000722:	6033      	str	r3, [r6, #0]
 8000724:	f001 fa0c 	bl	8001b40 <__malloc_unlock>
 8000728:	2000      	movs	r0, #0
 800072a:	e7df      	b.n	80006ec <_malloc_r+0x70>
 800072c:	2b0b      	cmp	r3, #11
 800072e:	d8e5      	bhi.n	80006fc <_malloc_r+0x80>
 8000730:	0014      	movs	r4, r2
 8000732:	6853      	ldr	r3, [r2, #4]
 8000734:	603b      	str	r3, [r7, #0]
 8000736:	e7e5      	b.n	8000704 <_malloc_r+0x88>
 8000738:	2100      	movs	r1, #0
 800073a:	0030      	movs	r0, r6
 800073c:	f000 fbb2 	bl	8000ea4 <_sbrk_r>
 8000740:	6078      	str	r0, [r7, #4]
 8000742:	e7bb      	b.n	80006bc <_malloc_r+0x40>
 8000744:	2000019c 	.word	0x2000019c

08000748 <__sfputc_r>:
 8000748:	6893      	ldr	r3, [r2, #8]
 800074a:	b510      	push	{r4, lr}
 800074c:	3b01      	subs	r3, #1
 800074e:	6093      	str	r3, [r2, #8]
 8000750:	2b00      	cmp	r3, #0
 8000752:	da04      	bge.n	800075e <__sfputc_r+0x16>
 8000754:	6994      	ldr	r4, [r2, #24]
 8000756:	42a3      	cmp	r3, r4
 8000758:	db07      	blt.n	800076a <__sfputc_r+0x22>
 800075a:	290a      	cmp	r1, #10
 800075c:	d005      	beq.n	800076a <__sfputc_r+0x22>
 800075e:	6813      	ldr	r3, [r2, #0]
 8000760:	1c58      	adds	r0, r3, #1
 8000762:	6010      	str	r0, [r2, #0]
 8000764:	0008      	movs	r0, r1
 8000766:	7019      	strb	r1, [r3, #0]
 8000768:	bd10      	pop	{r4, pc}
 800076a:	f000 fbad 	bl	8000ec8 <__swbuf_r>
 800076e:	e7fb      	b.n	8000768 <__sfputc_r+0x20>

08000770 <__sfputs_r>:
 8000770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000772:	0006      	movs	r6, r0
 8000774:	000f      	movs	r7, r1
 8000776:	2b00      	cmp	r3, #0
 8000778:	d00d      	beq.n	8000796 <__sfputs_r+0x26>
 800077a:	0014      	movs	r4, r2
 800077c:	18d5      	adds	r5, r2, r3
 800077e:	e002      	b.n	8000786 <__sfputs_r+0x16>
 8000780:	3401      	adds	r4, #1
 8000782:	42ac      	cmp	r4, r5
 8000784:	d007      	beq.n	8000796 <__sfputs_r+0x26>
 8000786:	7821      	ldrb	r1, [r4, #0]
 8000788:	003a      	movs	r2, r7
 800078a:	0030      	movs	r0, r6
 800078c:	f7ff ffdc 	bl	8000748 <__sfputc_r>
 8000790:	1c43      	adds	r3, r0, #1
 8000792:	d1f5      	bne.n	8000780 <__sfputs_r+0x10>
 8000794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000796:	2000      	movs	r0, #0
 8000798:	e7fc      	b.n	8000794 <__sfputs_r+0x24>
 800079a:	46c0      	nop			; (mov r8, r8)

0800079c <__sprint_r>:
 800079c:	6893      	ldr	r3, [r2, #8]
 800079e:	b510      	push	{r4, lr}
 80007a0:	0014      	movs	r4, r2
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d102      	bne.n	80007ac <__sprint_r+0x10>
 80007a6:	2000      	movs	r0, #0
 80007a8:	6053      	str	r3, [r2, #4]
 80007aa:	bd10      	pop	{r4, pc}
 80007ac:	f000 fe8c 	bl	80014c8 <__sfvwrite_r>
 80007b0:	2300      	movs	r3, #0
 80007b2:	60a3      	str	r3, [r4, #8]
 80007b4:	6063      	str	r3, [r4, #4]
 80007b6:	e7f8      	b.n	80007aa <__sprint_r+0xe>

080007b8 <_vfiprintf_r>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464e      	mov	r6, r9
 80007bc:	46de      	mov	lr, fp
 80007be:	4657      	mov	r7, sl
 80007c0:	4645      	mov	r5, r8
 80007c2:	b5e0      	push	{r5, r6, r7, lr}
 80007c4:	b0a1      	sub	sp, #132	; 0x84
 80007c6:	9004      	str	r0, [sp, #16]
 80007c8:	9103      	str	r1, [sp, #12]
 80007ca:	4691      	mov	r9, r2
 80007cc:	001c      	movs	r4, r3
 80007ce:	2800      	cmp	r0, #0
 80007d0:	d004      	beq.n	80007dc <_vfiprintf_r+0x24>
 80007d2:	6983      	ldr	r3, [r0, #24]
 80007d4:	9305      	str	r3, [sp, #20]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d100      	bne.n	80007dc <_vfiprintf_r+0x24>
 80007da:	e0be      	b.n	800095a <_vfiprintf_r+0x1a2>
 80007dc:	4bad      	ldr	r3, [pc, #692]	; (8000a94 <_vfiprintf_r+0x2dc>)
 80007de:	9a03      	ldr	r2, [sp, #12]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d100      	bne.n	80007e6 <_vfiprintf_r+0x2e>
 80007e4:	e0c0      	b.n	8000968 <_vfiprintf_r+0x1b0>
 80007e6:	4bac      	ldr	r3, [pc, #688]	; (8000a98 <_vfiprintf_r+0x2e0>)
 80007e8:	9a03      	ldr	r2, [sp, #12]
 80007ea:	429a      	cmp	r2, r3
 80007ec:	d100      	bne.n	80007f0 <_vfiprintf_r+0x38>
 80007ee:	e0cd      	b.n	800098c <_vfiprintf_r+0x1d4>
 80007f0:	4baa      	ldr	r3, [pc, #680]	; (8000a9c <_vfiprintf_r+0x2e4>)
 80007f2:	9a03      	ldr	r2, [sp, #12]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d100      	bne.n	80007fa <_vfiprintf_r+0x42>
 80007f8:	e147      	b.n	8000a8a <_vfiprintf_r+0x2d2>
 80007fa:	9a03      	ldr	r2, [sp, #12]
 80007fc:	8993      	ldrh	r3, [r2, #12]
 80007fe:	071b      	lsls	r3, r3, #28
 8000800:	d400      	bmi.n	8000804 <_vfiprintf_r+0x4c>
 8000802:	e0b9      	b.n	8000978 <_vfiprintf_r+0x1c0>
 8000804:	6913      	ldr	r3, [r2, #16]
 8000806:	9305      	str	r3, [sp, #20]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d100      	bne.n	800080e <_vfiprintf_r+0x56>
 800080c:	e0b4      	b.n	8000978 <_vfiprintf_r+0x1c0>
 800080e:	2300      	movs	r3, #0
 8000810:	ad08      	add	r5, sp, #32
 8000812:	616b      	str	r3, [r5, #20]
 8000814:	3320      	adds	r3, #32
 8000816:	766b      	strb	r3, [r5, #25]
 8000818:	3310      	adds	r3, #16
 800081a:	76ab      	strb	r3, [r5, #26]
 800081c:	3b2f      	subs	r3, #47	; 0x2f
 800081e:	4698      	mov	r8, r3
 8000820:	464b      	mov	r3, r9
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	9407      	str	r4, [sp, #28]
 8000826:	4f9e      	ldr	r7, [pc, #632]	; (8000aa0 <_vfiprintf_r+0x2e8>)
 8000828:	2b00      	cmp	r3, #0
 800082a:	d100      	bne.n	800082e <_vfiprintf_r+0x76>
 800082c:	e089      	b.n	8000942 <_vfiprintf_r+0x18a>
 800082e:	2b25      	cmp	r3, #37	; 0x25
 8000830:	d100      	bne.n	8000834 <_vfiprintf_r+0x7c>
 8000832:	e125      	b.n	8000a80 <_vfiprintf_r+0x2c8>
 8000834:	464e      	mov	r6, r9
 8000836:	e003      	b.n	8000840 <_vfiprintf_r+0x88>
 8000838:	2b25      	cmp	r3, #37	; 0x25
 800083a:	d100      	bne.n	800083e <_vfiprintf_r+0x86>
 800083c:	e0aa      	b.n	8000994 <_vfiprintf_r+0x1dc>
 800083e:	0026      	movs	r6, r4
 8000840:	7873      	ldrb	r3, [r6, #1]
 8000842:	1c74      	adds	r4, r6, #1
 8000844:	2b00      	cmp	r3, #0
 8000846:	d1f7      	bne.n	8000838 <_vfiprintf_r+0x80>
 8000848:	464b      	mov	r3, r9
 800084a:	1ae3      	subs	r3, r4, r3
 800084c:	469a      	mov	sl, r3
 800084e:	d078      	beq.n	8000942 <_vfiprintf_r+0x18a>
 8000850:	4653      	mov	r3, sl
 8000852:	464a      	mov	r2, r9
 8000854:	9903      	ldr	r1, [sp, #12]
 8000856:	9804      	ldr	r0, [sp, #16]
 8000858:	f7ff ff8a 	bl	8000770 <__sfputs_r>
 800085c:	1c43      	adds	r3, r0, #1
 800085e:	d070      	beq.n	8000942 <_vfiprintf_r+0x18a>
 8000860:	696b      	ldr	r3, [r5, #20]
 8000862:	4453      	add	r3, sl
 8000864:	616b      	str	r3, [r5, #20]
 8000866:	7873      	ldrb	r3, [r6, #1]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d06a      	beq.n	8000942 <_vfiprintf_r+0x18a>
 800086c:	2201      	movs	r2, #1
 800086e:	2300      	movs	r3, #0
 8000870:	4252      	negs	r2, r2
 8000872:	606a      	str	r2, [r5, #4]
 8000874:	3244      	adds	r2, #68	; 0x44
 8000876:	3401      	adds	r4, #1
 8000878:	602b      	str	r3, [r5, #0]
 800087a:	60eb      	str	r3, [r5, #12]
 800087c:	60ab      	str	r3, [r5, #8]
 800087e:	54ab      	strb	r3, [r5, r2]
 8000880:	65ab      	str	r3, [r5, #88]	; 0x58
 8000882:	e006      	b.n	8000892 <_vfiprintf_r+0xda>
 8000884:	4643      	mov	r3, r8
 8000886:	1bc0      	subs	r0, r0, r7
 8000888:	4083      	lsls	r3, r0
 800088a:	0034      	movs	r4, r6
 800088c:	682a      	ldr	r2, [r5, #0]
 800088e:	4313      	orrs	r3, r2
 8000890:	602b      	str	r3, [r5, #0]
 8000892:	7821      	ldrb	r1, [r4, #0]
 8000894:	2205      	movs	r2, #5
 8000896:	0038      	movs	r0, r7
 8000898:	f001 f85e 	bl	8001958 <memchr>
 800089c:	1c66      	adds	r6, r4, #1
 800089e:	2800      	cmp	r0, #0
 80008a0:	d1f0      	bne.n	8000884 <_vfiprintf_r+0xcc>
 80008a2:	682b      	ldr	r3, [r5, #0]
 80008a4:	46b2      	mov	sl, r6
 80008a6:	06da      	lsls	r2, r3, #27
 80008a8:	d502      	bpl.n	80008b0 <_vfiprintf_r+0xf8>
 80008aa:	2243      	movs	r2, #67	; 0x43
 80008ac:	2120      	movs	r1, #32
 80008ae:	54a9      	strb	r1, [r5, r2]
 80008b0:	071a      	lsls	r2, r3, #28
 80008b2:	d502      	bpl.n	80008ba <_vfiprintf_r+0x102>
 80008b4:	2243      	movs	r2, #67	; 0x43
 80008b6:	212b      	movs	r1, #43	; 0x2b
 80008b8:	54a9      	strb	r1, [r5, r2]
 80008ba:	7821      	ldrb	r1, [r4, #0]
 80008bc:	292a      	cmp	r1, #42	; 0x2a
 80008be:	d000      	beq.n	80008c2 <_vfiprintf_r+0x10a>
 80008c0:	e06e      	b.n	80009a0 <_vfiprintf_r+0x1e8>
 80008c2:	9a07      	ldr	r2, [sp, #28]
 80008c4:	1d11      	adds	r1, r2, #4
 80008c6:	6812      	ldr	r2, [r2, #0]
 80008c8:	9107      	str	r1, [sp, #28]
 80008ca:	2a00      	cmp	r2, #0
 80008cc:	da00      	bge.n	80008d0 <_vfiprintf_r+0x118>
 80008ce:	e0ba      	b.n	8000a46 <_vfiprintf_r+0x28e>
 80008d0:	60ea      	str	r2, [r5, #12]
 80008d2:	7861      	ldrb	r1, [r4, #1]
 80008d4:	1ca6      	adds	r6, r4, #2
 80008d6:	292e      	cmp	r1, #46	; 0x2e
 80008d8:	d100      	bne.n	80008dc <_vfiprintf_r+0x124>
 80008da:	e07a      	b.n	80009d2 <_vfiprintf_r+0x21a>
 80008dc:	4b71      	ldr	r3, [pc, #452]	; (8000aa4 <_vfiprintf_r+0x2ec>)
 80008de:	2203      	movs	r2, #3
 80008e0:	0018      	movs	r0, r3
 80008e2:	4699      	mov	r9, r3
 80008e4:	f001 f838 	bl	8001958 <memchr>
 80008e8:	2800      	cmp	r0, #0
 80008ea:	d100      	bne.n	80008ee <_vfiprintf_r+0x136>
 80008ec:	e08f      	b.n	8000a0e <_vfiprintf_r+0x256>
 80008ee:	464b      	mov	r3, r9
 80008f0:	1ac0      	subs	r0, r0, r3
 80008f2:	2340      	movs	r3, #64	; 0x40
 80008f4:	4083      	lsls	r3, r0
 80008f6:	682a      	ldr	r2, [r5, #0]
 80008f8:	7831      	ldrb	r1, [r6, #0]
 80008fa:	4313      	orrs	r3, r2
 80008fc:	602b      	str	r3, [r5, #0]
 80008fe:	2206      	movs	r2, #6
 8000900:	1c73      	adds	r3, r6, #1
 8000902:	4869      	ldr	r0, [pc, #420]	; (8000aa8 <_vfiprintf_r+0x2f0>)
 8000904:	4699      	mov	r9, r3
 8000906:	7629      	strb	r1, [r5, #24]
 8000908:	f001 f826 	bl	8001958 <memchr>
 800090c:	2800      	cmp	r0, #0
 800090e:	d100      	bne.n	8000912 <_vfiprintf_r+0x15a>
 8000910:	e088      	b.n	8000a24 <_vfiprintf_r+0x26c>
 8000912:	4b66      	ldr	r3, [pc, #408]	; (8000aac <_vfiprintf_r+0x2f4>)
 8000914:	2b00      	cmp	r3, #0
 8000916:	d100      	bne.n	800091a <_vfiprintf_r+0x162>
 8000918:	e08e      	b.n	8000a38 <_vfiprintf_r+0x280>
 800091a:	ab07      	add	r3, sp, #28
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	9a03      	ldr	r2, [sp, #12]
 8000920:	4b63      	ldr	r3, [pc, #396]	; (8000ab0 <_vfiprintf_r+0x2f8>)
 8000922:	0029      	movs	r1, r5
 8000924:	9804      	ldr	r0, [sp, #16]
 8000926:	e000      	b.n	800092a <_vfiprintf_r+0x172>
 8000928:	bf00      	nop
 800092a:	4683      	mov	fp, r0
 800092c:	465b      	mov	r3, fp
 800092e:	3301      	adds	r3, #1
 8000930:	d007      	beq.n	8000942 <_vfiprintf_r+0x18a>
 8000932:	696b      	ldr	r3, [r5, #20]
 8000934:	445b      	add	r3, fp
 8000936:	616b      	str	r3, [r5, #20]
 8000938:	464b      	mov	r3, r9
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d000      	beq.n	8000942 <_vfiprintf_r+0x18a>
 8000940:	e775      	b.n	800082e <_vfiprintf_r+0x76>
 8000942:	9b03      	ldr	r3, [sp, #12]
 8000944:	899b      	ldrh	r3, [r3, #12]
 8000946:	065b      	lsls	r3, r3, #25
 8000948:	d41d      	bmi.n	8000986 <_vfiprintf_r+0x1ce>
 800094a:	6968      	ldr	r0, [r5, #20]
 800094c:	b021      	add	sp, #132	; 0x84
 800094e:	bc3c      	pop	{r2, r3, r4, r5}
 8000950:	4690      	mov	r8, r2
 8000952:	4699      	mov	r9, r3
 8000954:	46a2      	mov	sl, r4
 8000956:	46ab      	mov	fp, r5
 8000958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800095a:	f000 fd8d 	bl	8001478 <__sinit>
 800095e:	4b4d      	ldr	r3, [pc, #308]	; (8000a94 <_vfiprintf_r+0x2dc>)
 8000960:	9a03      	ldr	r2, [sp, #12]
 8000962:	429a      	cmp	r2, r3
 8000964:	d000      	beq.n	8000968 <_vfiprintf_r+0x1b0>
 8000966:	e73e      	b.n	80007e6 <_vfiprintf_r+0x2e>
 8000968:	9b04      	ldr	r3, [sp, #16]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	9303      	str	r3, [sp, #12]
 800096e:	9a03      	ldr	r2, [sp, #12]
 8000970:	8993      	ldrh	r3, [r2, #12]
 8000972:	071b      	lsls	r3, r3, #28
 8000974:	d500      	bpl.n	8000978 <_vfiprintf_r+0x1c0>
 8000976:	e745      	b.n	8000804 <_vfiprintf_r+0x4c>
 8000978:	9903      	ldr	r1, [sp, #12]
 800097a:	9804      	ldr	r0, [sp, #16]
 800097c:	f000 fb1a 	bl	8000fb4 <__swsetup_r>
 8000980:	2800      	cmp	r0, #0
 8000982:	d100      	bne.n	8000986 <_vfiprintf_r+0x1ce>
 8000984:	e743      	b.n	800080e <_vfiprintf_r+0x56>
 8000986:	2001      	movs	r0, #1
 8000988:	4240      	negs	r0, r0
 800098a:	e7df      	b.n	800094c <_vfiprintf_r+0x194>
 800098c:	9b04      	ldr	r3, [sp, #16]
 800098e:	689b      	ldr	r3, [r3, #8]
 8000990:	9303      	str	r3, [sp, #12]
 8000992:	e732      	b.n	80007fa <_vfiprintf_r+0x42>
 8000994:	464b      	mov	r3, r9
 8000996:	1ae3      	subs	r3, r4, r3
 8000998:	469a      	mov	sl, r3
 800099a:	d100      	bne.n	800099e <_vfiprintf_r+0x1e6>
 800099c:	e766      	b.n	800086c <_vfiprintf_r+0xb4>
 800099e:	e757      	b.n	8000850 <_vfiprintf_r+0x98>
 80009a0:	000a      	movs	r2, r1
 80009a2:	3a30      	subs	r2, #48	; 0x30
 80009a4:	46a2      	mov	sl, r4
 80009a6:	2a09      	cmp	r2, #9
 80009a8:	d895      	bhi.n	80008d6 <_vfiprintf_r+0x11e>
 80009aa:	68eb      	ldr	r3, [r5, #12]
 80009ac:	0018      	movs	r0, r3
 80009ae:	e001      	b.n	80009b4 <_vfiprintf_r+0x1fc>
 80009b0:	0034      	movs	r4, r6
 80009b2:	3601      	adds	r6, #1
 80009b4:	0083      	lsls	r3, r0, #2
 80009b6:	181b      	adds	r3, r3, r0
 80009b8:	7831      	ldrb	r1, [r6, #0]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	1898      	adds	r0, r3, r2
 80009be:	000a      	movs	r2, r1
 80009c0:	3a30      	subs	r2, #48	; 0x30
 80009c2:	2a09      	cmp	r2, #9
 80009c4:	d9f4      	bls.n	80009b0 <_vfiprintf_r+0x1f8>
 80009c6:	46b2      	mov	sl, r6
 80009c8:	60e8      	str	r0, [r5, #12]
 80009ca:	1ca6      	adds	r6, r4, #2
 80009cc:	292e      	cmp	r1, #46	; 0x2e
 80009ce:	d000      	beq.n	80009d2 <_vfiprintf_r+0x21a>
 80009d0:	e784      	b.n	80008dc <_vfiprintf_r+0x124>
 80009d2:	4653      	mov	r3, sl
 80009d4:	7859      	ldrb	r1, [r3, #1]
 80009d6:	292a      	cmp	r1, #42	; 0x2a
 80009d8:	d13b      	bne.n	8000a52 <_vfiprintf_r+0x29a>
 80009da:	9b07      	ldr	r3, [sp, #28]
 80009dc:	1d1a      	adds	r2, r3, #4
 80009de:	9207      	str	r2, [sp, #28]
 80009e0:	4652      	mov	r2, sl
 80009e2:	7891      	ldrb	r1, [r2, #2]
 80009e4:	1cd6      	adds	r6, r2, #3
 80009e6:	2202      	movs	r2, #2
 80009e8:	4694      	mov	ip, r2
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	44e2      	add	sl, ip
 80009ee:	606b      	str	r3, [r5, #4]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	db00      	blt.n	80009f6 <_vfiprintf_r+0x23e>
 80009f4:	e772      	b.n	80008dc <_vfiprintf_r+0x124>
 80009f6:	2301      	movs	r3, #1
 80009f8:	425b      	negs	r3, r3
 80009fa:	606b      	str	r3, [r5, #4]
 80009fc:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <_vfiprintf_r+0x2ec>)
 80009fe:	2203      	movs	r2, #3
 8000a00:	0018      	movs	r0, r3
 8000a02:	4699      	mov	r9, r3
 8000a04:	f000 ffa8 	bl	8001958 <memchr>
 8000a08:	2800      	cmp	r0, #0
 8000a0a:	d000      	beq.n	8000a0e <_vfiprintf_r+0x256>
 8000a0c:	e76f      	b.n	80008ee <_vfiprintf_r+0x136>
 8000a0e:	46b1      	mov	r9, r6
 8000a10:	4656      	mov	r6, sl
 8000a12:	7831      	ldrb	r1, [r6, #0]
 8000a14:	2206      	movs	r2, #6
 8000a16:	4824      	ldr	r0, [pc, #144]	; (8000aa8 <_vfiprintf_r+0x2f0>)
 8000a18:	7629      	strb	r1, [r5, #24]
 8000a1a:	f000 ff9d 	bl	8001958 <memchr>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	d000      	beq.n	8000a24 <_vfiprintf_r+0x26c>
 8000a22:	e776      	b.n	8000912 <_vfiprintf_r+0x15a>
 8000a24:	ab07      	add	r3, sp, #28
 8000a26:	9300      	str	r3, [sp, #0]
 8000a28:	9a03      	ldr	r2, [sp, #12]
 8000a2a:	4b21      	ldr	r3, [pc, #132]	; (8000ab0 <_vfiprintf_r+0x2f8>)
 8000a2c:	0029      	movs	r1, r5
 8000a2e:	9804      	ldr	r0, [sp, #16]
 8000a30:	f000 f8e4 	bl	8000bfc <_printf_i>
 8000a34:	4683      	mov	fp, r0
 8000a36:	e779      	b.n	800092c <_vfiprintf_r+0x174>
 8000a38:	2207      	movs	r2, #7
 8000a3a:	9b07      	ldr	r3, [sp, #28]
 8000a3c:	3307      	adds	r3, #7
 8000a3e:	4393      	bics	r3, r2
 8000a40:	3308      	adds	r3, #8
 8000a42:	9307      	str	r3, [sp, #28]
 8000a44:	e775      	b.n	8000932 <_vfiprintf_r+0x17a>
 8000a46:	4252      	negs	r2, r2
 8000a48:	60ea      	str	r2, [r5, #12]
 8000a4a:	2202      	movs	r2, #2
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	602b      	str	r3, [r5, #0]
 8000a50:	e73f      	b.n	80008d2 <_vfiprintf_r+0x11a>
 8000a52:	000a      	movs	r2, r1
 8000a54:	2300      	movs	r3, #0
 8000a56:	3a30      	subs	r2, #48	; 0x30
 8000a58:	606b      	str	r3, [r5, #4]
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	2a09      	cmp	r2, #9
 8000a5e:	d901      	bls.n	8000a64 <_vfiprintf_r+0x2ac>
 8000a60:	e010      	b.n	8000a84 <_vfiprintf_r+0x2cc>
 8000a62:	001e      	movs	r6, r3
 8000a64:	0083      	lsls	r3, r0, #2
 8000a66:	181b      	adds	r3, r3, r0
 8000a68:	7871      	ldrb	r1, [r6, #1]
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	1898      	adds	r0, r3, r2
 8000a6e:	000a      	movs	r2, r1
 8000a70:	3a30      	subs	r2, #48	; 0x30
 8000a72:	1c73      	adds	r3, r6, #1
 8000a74:	2a09      	cmp	r2, #9
 8000a76:	d9f4      	bls.n	8000a62 <_vfiprintf_r+0x2aa>
 8000a78:	469a      	mov	sl, r3
 8000a7a:	3602      	adds	r6, #2
 8000a7c:	6068      	str	r0, [r5, #4]
 8000a7e:	e72d      	b.n	80008dc <_vfiprintf_r+0x124>
 8000a80:	464c      	mov	r4, r9
 8000a82:	e6f3      	b.n	800086c <_vfiprintf_r+0xb4>
 8000a84:	46b2      	mov	sl, r6
 8000a86:	3601      	adds	r6, #1
 8000a88:	e728      	b.n	80008dc <_vfiprintf_r+0x124>
 8000a8a:	9b04      	ldr	r3, [sp, #16]
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	9303      	str	r3, [sp, #12]
 8000a90:	e6b3      	b.n	80007fa <_vfiprintf_r+0x42>
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	080030d4 	.word	0x080030d4
 8000a98:	080030b4 	.word	0x080030b4
 8000a9c:	08003094 	.word	0x08003094
 8000aa0:	08003180 	.word	0x08003180
 8000aa4:	08003188 	.word	0x08003188
 8000aa8:	0800318c 	.word	0x0800318c
 8000aac:	00000000 	.word	0x00000000
 8000ab0:	08000771 	.word	0x08000771

08000ab4 <vfiprintf>:
 8000ab4:	b510      	push	{r4, lr}
 8000ab6:	0004      	movs	r4, r0
 8000ab8:	0013      	movs	r3, r2
 8000aba:	4a03      	ldr	r2, [pc, #12]	; (8000ac8 <vfiprintf+0x14>)
 8000abc:	6810      	ldr	r0, [r2, #0]
 8000abe:	000a      	movs	r2, r1
 8000ac0:	0021      	movs	r1, r4
 8000ac2:	f7ff fe79 	bl	80007b8 <_vfiprintf_r>
 8000ac6:	bd10      	pop	{r4, pc}
 8000ac8:	20000014 	.word	0x20000014

08000acc <_printf_common>:
 8000acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ace:	464f      	mov	r7, r9
 8000ad0:	4646      	mov	r6, r8
 8000ad2:	46d6      	mov	lr, sl
 8000ad4:	b5c0      	push	{r6, r7, lr}
 8000ad6:	001f      	movs	r7, r3
 8000ad8:	9b08      	ldr	r3, [sp, #32]
 8000ada:	4691      	mov	r9, r2
 8000adc:	4698      	mov	r8, r3
 8000ade:	688a      	ldr	r2, [r1, #8]
 8000ae0:	690b      	ldr	r3, [r1, #16]
 8000ae2:	0006      	movs	r6, r0
 8000ae4:	000c      	movs	r4, r1
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	da00      	bge.n	8000aec <_printf_common+0x20>
 8000aea:	0013      	movs	r3, r2
 8000aec:	464a      	mov	r2, r9
 8000aee:	6013      	str	r3, [r2, #0]
 8000af0:	2243      	movs	r2, #67	; 0x43
 8000af2:	5ca2      	ldrb	r2, [r4, r2]
 8000af4:	2a00      	cmp	r2, #0
 8000af6:	d002      	beq.n	8000afe <_printf_common+0x32>
 8000af8:	464a      	mov	r2, r9
 8000afa:	3301      	adds	r3, #1
 8000afc:	6013      	str	r3, [r2, #0]
 8000afe:	6823      	ldr	r3, [r4, #0]
 8000b00:	069a      	lsls	r2, r3, #26
 8000b02:	d55a      	bpl.n	8000bba <_printf_common+0xee>
 8000b04:	464b      	mov	r3, r9
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2006      	movs	r0, #6
 8000b0a:	1c9a      	adds	r2, r3, #2
 8000b0c:	464b      	mov	r3, r9
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	6823      	ldr	r3, [r4, #0]
 8000b12:	0019      	movs	r1, r3
 8000b14:	4218      	tst	r0, r3
 8000b16:	d108      	bne.n	8000b2a <_printf_common+0x5e>
 8000b18:	68e1      	ldr	r1, [r4, #12]
 8000b1a:	2500      	movs	r5, #0
 8000b1c:	1a8a      	subs	r2, r1, r2
 8000b1e:	2119      	movs	r1, #25
 8000b20:	468a      	mov	sl, r1
 8000b22:	0019      	movs	r1, r3
 8000b24:	44a2      	add	sl, r4
 8000b26:	2a00      	cmp	r2, #0
 8000b28:	dc3f      	bgt.n	8000baa <_printf_common+0xde>
 8000b2a:	2343      	movs	r3, #67	; 0x43
 8000b2c:	5ce3      	ldrb	r3, [r4, r3]
 8000b2e:	1e5a      	subs	r2, r3, #1
 8000b30:	4193      	sbcs	r3, r2
 8000b32:	068a      	lsls	r2, r1, #26
 8000b34:	d50a      	bpl.n	8000b4c <_printf_common+0x80>
 8000b36:	2030      	movs	r0, #48	; 0x30
 8000b38:	18e1      	adds	r1, r4, r3
 8000b3a:	3143      	adds	r1, #67	; 0x43
 8000b3c:	7008      	strb	r0, [r1, #0]
 8000b3e:	2145      	movs	r1, #69	; 0x45
 8000b40:	1c5a      	adds	r2, r3, #1
 8000b42:	5c61      	ldrb	r1, [r4, r1]
 8000b44:	18a2      	adds	r2, r4, r2
 8000b46:	3243      	adds	r2, #67	; 0x43
 8000b48:	3302      	adds	r3, #2
 8000b4a:	7011      	strb	r1, [r2, #0]
 8000b4c:	0022      	movs	r2, r4
 8000b4e:	0039      	movs	r1, r7
 8000b50:	3243      	adds	r2, #67	; 0x43
 8000b52:	0030      	movs	r0, r6
 8000b54:	47c0      	blx	r8
 8000b56:	1c43      	adds	r3, r0, #1
 8000b58:	d019      	beq.n	8000b8e <_printf_common+0xc2>
 8000b5a:	2306      	movs	r3, #6
 8000b5c:	6820      	ldr	r0, [r4, #0]
 8000b5e:	68a2      	ldr	r2, [r4, #8]
 8000b60:	6921      	ldr	r1, [r4, #16]
 8000b62:	4003      	ands	r3, r0
 8000b64:	2b04      	cmp	r3, #4
 8000b66:	d030      	beq.n	8000bca <_printf_common+0xfe>
 8000b68:	428a      	cmp	r2, r1
 8000b6a:	dd3a      	ble.n	8000be2 <_printf_common+0x116>
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4699      	mov	r9, r3
 8000b70:	1a52      	subs	r2, r2, r1
 8000b72:	4491      	add	r9, r2
 8000b74:	341a      	adds	r4, #26
 8000b76:	2500      	movs	r5, #0
 8000b78:	e002      	b.n	8000b80 <_printf_common+0xb4>
 8000b7a:	3501      	adds	r5, #1
 8000b7c:	454d      	cmp	r5, r9
 8000b7e:	da30      	bge.n	8000be2 <_printf_common+0x116>
 8000b80:	2301      	movs	r3, #1
 8000b82:	0022      	movs	r2, r4
 8000b84:	0039      	movs	r1, r7
 8000b86:	0030      	movs	r0, r6
 8000b88:	47c0      	blx	r8
 8000b8a:	1c43      	adds	r3, r0, #1
 8000b8c:	d1f5      	bne.n	8000b7a <_printf_common+0xae>
 8000b8e:	2001      	movs	r0, #1
 8000b90:	4240      	negs	r0, r0
 8000b92:	bc1c      	pop	{r2, r3, r4}
 8000b94:	4690      	mov	r8, r2
 8000b96:	4699      	mov	r9, r3
 8000b98:	46a2      	mov	sl, r4
 8000b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b9c:	464b      	mov	r3, r9
 8000b9e:	68e2      	ldr	r2, [r4, #12]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	3501      	adds	r5, #1
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	42ab      	cmp	r3, r5
 8000ba8:	dd20      	ble.n	8000bec <_printf_common+0x120>
 8000baa:	2301      	movs	r3, #1
 8000bac:	4652      	mov	r2, sl
 8000bae:	0039      	movs	r1, r7
 8000bb0:	0030      	movs	r0, r6
 8000bb2:	47c0      	blx	r8
 8000bb4:	1c43      	adds	r3, r0, #1
 8000bb6:	d1f1      	bne.n	8000b9c <_printf_common+0xd0>
 8000bb8:	e7e9      	b.n	8000b8e <_printf_common+0xc2>
 8000bba:	2206      	movs	r2, #6
 8000bbc:	421a      	tst	r2, r3
 8000bbe:	d012      	beq.n	8000be6 <_printf_common+0x11a>
 8000bc0:	2343      	movs	r3, #67	; 0x43
 8000bc2:	5ce3      	ldrb	r3, [r4, r3]
 8000bc4:	1e5a      	subs	r2, r3, #1
 8000bc6:	4193      	sbcs	r3, r2
 8000bc8:	e7c0      	b.n	8000b4c <_printf_common+0x80>
 8000bca:	464b      	mov	r3, r9
 8000bcc:	68e0      	ldr	r0, [r4, #12]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	1ac3      	subs	r3, r0, r3
 8000bd2:	43d8      	mvns	r0, r3
 8000bd4:	17c0      	asrs	r0, r0, #31
 8000bd6:	4018      	ands	r0, r3
 8000bd8:	4681      	mov	r9, r0
 8000bda:	428a      	cmp	r2, r1
 8000bdc:	dcc8      	bgt.n	8000b70 <_printf_common+0xa4>
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	dcc8      	bgt.n	8000b74 <_printf_common+0xa8>
 8000be2:	2000      	movs	r0, #0
 8000be4:	e7d5      	b.n	8000b92 <_printf_common+0xc6>
 8000be6:	464a      	mov	r2, r9
 8000be8:	6812      	ldr	r2, [r2, #0]
 8000bea:	e795      	b.n	8000b18 <_printf_common+0x4c>
 8000bec:	2343      	movs	r3, #67	; 0x43
 8000bee:	6821      	ldr	r1, [r4, #0]
 8000bf0:	5ce3      	ldrb	r3, [r4, r3]
 8000bf2:	1e5a      	subs	r2, r3, #1
 8000bf4:	4193      	sbcs	r3, r2
 8000bf6:	068a      	lsls	r2, r1, #26
 8000bf8:	d49d      	bmi.n	8000b36 <_printf_common+0x6a>
 8000bfa:	e7a7      	b.n	8000b4c <_printf_common+0x80>

08000bfc <_printf_i>:
 8000bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bfe:	4657      	mov	r7, sl
 8000c00:	469a      	mov	sl, r3
 8000c02:	2343      	movs	r3, #67	; 0x43
 8000c04:	469c      	mov	ip, r3
 8000c06:	464e      	mov	r6, r9
 8000c08:	4645      	mov	r5, r8
 8000c0a:	46de      	mov	lr, fp
 8000c0c:	448c      	add	ip, r1
 8000c0e:	4663      	mov	r3, ip
 8000c10:	b5e0      	push	{r5, r6, r7, lr}
 8000c12:	b087      	sub	sp, #28
 8000c14:	9303      	str	r3, [sp, #12]
 8000c16:	7e0b      	ldrb	r3, [r1, #24]
 8000c18:	4691      	mov	r9, r2
 8000c1a:	4680      	mov	r8, r0
 8000c1c:	000c      	movs	r4, r1
 8000c1e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8000c20:	2b6e      	cmp	r3, #110	; 0x6e
 8000c22:	d100      	bne.n	8000c26 <_printf_i+0x2a>
 8000c24:	e0d8      	b.n	8000dd8 <_printf_i+0x1dc>
 8000c26:	d800      	bhi.n	8000c2a <_printf_i+0x2e>
 8000c28:	e071      	b.n	8000d0e <_printf_i+0x112>
 8000c2a:	2b73      	cmp	r3, #115	; 0x73
 8000c2c:	d100      	bne.n	8000c30 <_printf_i+0x34>
 8000c2e:	e11a      	b.n	8000e66 <_printf_i+0x26a>
 8000c30:	d800      	bhi.n	8000c34 <_printf_i+0x38>
 8000c32:	e081      	b.n	8000d38 <_printf_i+0x13c>
 8000c34:	2b75      	cmp	r3, #117	; 0x75
 8000c36:	d100      	bne.n	8000c3a <_printf_i+0x3e>
 8000c38:	e0ff      	b.n	8000e3a <_printf_i+0x23e>
 8000c3a:	2b78      	cmp	r3, #120	; 0x78
 8000c3c:	d000      	beq.n	8000c40 <_printf_i+0x44>
 8000c3e:	e10b      	b.n	8000e58 <_printf_i+0x25c>
 8000c40:	680b      	ldr	r3, [r1, #0]
 8000c42:	2078      	movs	r0, #120	; 0x78
 8000c44:	2145      	movs	r1, #69	; 0x45
 8000c46:	5460      	strb	r0, [r4, r1]
 8000c48:	4994      	ldr	r1, [pc, #592]	; (8000e9c <_printf_i+0x2a0>)
 8000c4a:	468b      	mov	fp, r1
 8000c4c:	6811      	ldr	r1, [r2, #0]
 8000c4e:	c940      	ldmia	r1!, {r6}
 8000c50:	6011      	str	r1, [r2, #0]
 8000c52:	0618      	lsls	r0, r3, #24
 8000c54:	d403      	bmi.n	8000c5e <_printf_i+0x62>
 8000c56:	0658      	lsls	r0, r3, #25
 8000c58:	d501      	bpl.n	8000c5e <_printf_i+0x62>
 8000c5a:	0436      	lsls	r6, r6, #16
 8000c5c:	0c36      	lsrs	r6, r6, #16
 8000c5e:	07da      	lsls	r2, r3, #31
 8000c60:	d502      	bpl.n	8000c68 <_printf_i+0x6c>
 8000c62:	2220      	movs	r2, #32
 8000c64:	4313      	orrs	r3, r2
 8000c66:	6023      	str	r3, [r4, #0]
 8000c68:	2710      	movs	r7, #16
 8000c6a:	2e00      	cmp	r6, #0
 8000c6c:	d100      	bne.n	8000c70 <_printf_i+0x74>
 8000c6e:	e0c2      	b.n	8000df6 <_printf_i+0x1fa>
 8000c70:	2343      	movs	r3, #67	; 0x43
 8000c72:	2200      	movs	r2, #0
 8000c74:	54e2      	strb	r2, [r4, r3]
 8000c76:	6863      	ldr	r3, [r4, #4]
 8000c78:	60a3      	str	r3, [r4, #8]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	da00      	bge.n	8000c80 <_printf_i+0x84>
 8000c7e:	e0c5      	b.n	8000e0c <_printf_i+0x210>
 8000c80:	2204      	movs	r2, #4
 8000c82:	6821      	ldr	r1, [r4, #0]
 8000c84:	4391      	bics	r1, r2
 8000c86:	6021      	str	r1, [r4, #0]
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d000      	beq.n	8000c8e <_printf_i+0x92>
 8000c8c:	e083      	b.n	8000d96 <_printf_i+0x19a>
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d000      	beq.n	8000c94 <_printf_i+0x98>
 8000c92:	e0bd      	b.n	8000e10 <_printf_i+0x214>
 8000c94:	9d03      	ldr	r5, [sp, #12]
 8000c96:	2f08      	cmp	r7, #8
 8000c98:	d100      	bne.n	8000c9c <_printf_i+0xa0>
 8000c9a:	e08c      	b.n	8000db6 <_printf_i+0x1ba>
 8000c9c:	9b03      	ldr	r3, [sp, #12]
 8000c9e:	1b5b      	subs	r3, r3, r5
 8000ca0:	6123      	str	r3, [r4, #16]
 8000ca2:	4653      	mov	r3, sl
 8000ca4:	aa05      	add	r2, sp, #20
 8000ca6:	9300      	str	r3, [sp, #0]
 8000ca8:	0021      	movs	r1, r4
 8000caa:	464b      	mov	r3, r9
 8000cac:	4640      	mov	r0, r8
 8000cae:	f7ff ff0d 	bl	8000acc <_printf_common>
 8000cb2:	1c43      	adds	r3, r0, #1
 8000cb4:	d022      	beq.n	8000cfc <_printf_i+0x100>
 8000cb6:	6923      	ldr	r3, [r4, #16]
 8000cb8:	002a      	movs	r2, r5
 8000cba:	4649      	mov	r1, r9
 8000cbc:	4640      	mov	r0, r8
 8000cbe:	47d0      	blx	sl
 8000cc0:	1c43      	adds	r3, r0, #1
 8000cc2:	d01b      	beq.n	8000cfc <_printf_i+0x100>
 8000cc4:	6822      	ldr	r2, [r4, #0]
 8000cc6:	9805      	ldr	r0, [sp, #20]
 8000cc8:	68e3      	ldr	r3, [r4, #12]
 8000cca:	0792      	lsls	r2, r2, #30
 8000ccc:	d400      	bmi.n	8000cd0 <_printf_i+0xd4>
 8000cce:	e07f      	b.n	8000dd0 <_printf_i+0x1d4>
 8000cd0:	1a1a      	subs	r2, r3, r0
 8000cd2:	2a00      	cmp	r2, #0
 8000cd4:	dc00      	bgt.n	8000cd8 <_printf_i+0xdc>
 8000cd6:	e07b      	b.n	8000dd0 <_printf_i+0x1d4>
 8000cd8:	0026      	movs	r6, r4
 8000cda:	2500      	movs	r5, #0
 8000cdc:	3619      	adds	r6, #25
 8000cde:	e006      	b.n	8000cee <_printf_i+0xf2>
 8000ce0:	68e3      	ldr	r3, [r4, #12]
 8000ce2:	9805      	ldr	r0, [sp, #20]
 8000ce4:	3501      	adds	r5, #1
 8000ce6:	1a1a      	subs	r2, r3, r0
 8000ce8:	42aa      	cmp	r2, r5
 8000cea:	dc00      	bgt.n	8000cee <_printf_i+0xf2>
 8000cec:	e070      	b.n	8000dd0 <_printf_i+0x1d4>
 8000cee:	2301      	movs	r3, #1
 8000cf0:	0032      	movs	r2, r6
 8000cf2:	4649      	mov	r1, r9
 8000cf4:	4640      	mov	r0, r8
 8000cf6:	47d0      	blx	sl
 8000cf8:	1c43      	adds	r3, r0, #1
 8000cfa:	d1f1      	bne.n	8000ce0 <_printf_i+0xe4>
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4240      	negs	r0, r0
 8000d00:	b007      	add	sp, #28
 8000d02:	bc3c      	pop	{r2, r3, r4, r5}
 8000d04:	4690      	mov	r8, r2
 8000d06:	4699      	mov	r9, r3
 8000d08:	46a2      	mov	sl, r4
 8000d0a:	46ab      	mov	fp, r5
 8000d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d0e:	2b63      	cmp	r3, #99	; 0x63
 8000d10:	d100      	bne.n	8000d14 <_printf_i+0x118>
 8000d12:	e084      	b.n	8000e1e <_printf_i+0x222>
 8000d14:	d81f      	bhi.n	8000d56 <_printf_i+0x15a>
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d069      	beq.n	8000dee <_printf_i+0x1f2>
 8000d1a:	2b58      	cmp	r3, #88	; 0x58
 8000d1c:	d000      	beq.n	8000d20 <_printf_i+0x124>
 8000d1e:	e09b      	b.n	8000e58 <_printf_i+0x25c>
 8000d20:	2145      	movs	r1, #69	; 0x45
 8000d22:	5463      	strb	r3, [r4, r1]
 8000d24:	495e      	ldr	r1, [pc, #376]	; (8000ea0 <_printf_i+0x2a4>)
 8000d26:	6823      	ldr	r3, [r4, #0]
 8000d28:	468b      	mov	fp, r1
 8000d2a:	6811      	ldr	r1, [r2, #0]
 8000d2c:	c940      	ldmia	r1!, {r6}
 8000d2e:	6011      	str	r1, [r2, #0]
 8000d30:	0618      	lsls	r0, r3, #24
 8000d32:	d400      	bmi.n	8000d36 <_printf_i+0x13a>
 8000d34:	e78f      	b.n	8000c56 <_printf_i+0x5a>
 8000d36:	e792      	b.n	8000c5e <_printf_i+0x62>
 8000d38:	2b6f      	cmp	r3, #111	; 0x6f
 8000d3a:	d07e      	beq.n	8000e3a <_printf_i+0x23e>
 8000d3c:	2b70      	cmp	r3, #112	; 0x70
 8000d3e:	d000      	beq.n	8000d42 <_printf_i+0x146>
 8000d40:	e08a      	b.n	8000e58 <_printf_i+0x25c>
 8000d42:	2320      	movs	r3, #32
 8000d44:	6809      	ldr	r1, [r1, #0]
 8000d46:	2078      	movs	r0, #120	; 0x78
 8000d48:	430b      	orrs	r3, r1
 8000d4a:	2145      	movs	r1, #69	; 0x45
 8000d4c:	6023      	str	r3, [r4, #0]
 8000d4e:	5460      	strb	r0, [r4, r1]
 8000d50:	4952      	ldr	r1, [pc, #328]	; (8000e9c <_printf_i+0x2a0>)
 8000d52:	468b      	mov	fp, r1
 8000d54:	e77a      	b.n	8000c4c <_printf_i+0x50>
 8000d56:	2b64      	cmp	r3, #100	; 0x64
 8000d58:	d001      	beq.n	8000d5e <_printf_i+0x162>
 8000d5a:	2b69      	cmp	r3, #105	; 0x69
 8000d5c:	d17c      	bne.n	8000e58 <_printf_i+0x25c>
 8000d5e:	6811      	ldr	r1, [r2, #0]
 8000d60:	6823      	ldr	r3, [r4, #0]
 8000d62:	1d08      	adds	r0, r1, #4
 8000d64:	6010      	str	r0, [r2, #0]
 8000d66:	061d      	lsls	r5, r3, #24
 8000d68:	d54a      	bpl.n	8000e00 <_printf_i+0x204>
 8000d6a:	680a      	ldr	r2, [r1, #0]
 8000d6c:	0016      	movs	r6, r2
 8000d6e:	2a00      	cmp	r2, #0
 8000d70:	db03      	blt.n	8000d7a <_printf_i+0x17e>
 8000d72:	4b4b      	ldr	r3, [pc, #300]	; (8000ea0 <_printf_i+0x2a4>)
 8000d74:	270a      	movs	r7, #10
 8000d76:	469b      	mov	fp, r3
 8000d78:	e77d      	b.n	8000c76 <_printf_i+0x7a>
 8000d7a:	2243      	movs	r2, #67	; 0x43
 8000d7c:	212d      	movs	r1, #45	; 0x2d
 8000d7e:	54a1      	strb	r1, [r4, r2]
 8000d80:	6862      	ldr	r2, [r4, #4]
 8000d82:	4276      	negs	r6, r6
 8000d84:	60a2      	str	r2, [r4, #8]
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	db02      	blt.n	8000d90 <_printf_i+0x194>
 8000d8a:	2204      	movs	r2, #4
 8000d8c:	4393      	bics	r3, r2
 8000d8e:	6023      	str	r3, [r4, #0]
 8000d90:	4b43      	ldr	r3, [pc, #268]	; (8000ea0 <_printf_i+0x2a4>)
 8000d92:	270a      	movs	r7, #10
 8000d94:	469b      	mov	fp, r3
 8000d96:	9d03      	ldr	r5, [sp, #12]
 8000d98:	e000      	b.n	8000d9c <_printf_i+0x1a0>
 8000d9a:	0006      	movs	r6, r0
 8000d9c:	0039      	movs	r1, r7
 8000d9e:	0030      	movs	r0, r6
 8000da0:	f7ff face 	bl	8000340 <__aeabi_uidivmod>
 8000da4:	465b      	mov	r3, fp
 8000da6:	5c5b      	ldrb	r3, [r3, r1]
 8000da8:	3d01      	subs	r5, #1
 8000daa:	702b      	strb	r3, [r5, #0]
 8000dac:	42be      	cmp	r6, r7
 8000dae:	d2f4      	bcs.n	8000d9a <_printf_i+0x19e>
 8000db0:	2f08      	cmp	r7, #8
 8000db2:	d000      	beq.n	8000db6 <_printf_i+0x1ba>
 8000db4:	e772      	b.n	8000c9c <_printf_i+0xa0>
 8000db6:	6823      	ldr	r3, [r4, #0]
 8000db8:	07db      	lsls	r3, r3, #31
 8000dba:	d400      	bmi.n	8000dbe <_printf_i+0x1c2>
 8000dbc:	e76e      	b.n	8000c9c <_printf_i+0xa0>
 8000dbe:	6863      	ldr	r3, [r4, #4]
 8000dc0:	6922      	ldr	r2, [r4, #16]
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	dd00      	ble.n	8000dc8 <_printf_i+0x1cc>
 8000dc6:	e769      	b.n	8000c9c <_printf_i+0xa0>
 8000dc8:	2330      	movs	r3, #48	; 0x30
 8000dca:	3d01      	subs	r5, #1
 8000dcc:	702b      	strb	r3, [r5, #0]
 8000dce:	e765      	b.n	8000c9c <_printf_i+0xa0>
 8000dd0:	4298      	cmp	r0, r3
 8000dd2:	da95      	bge.n	8000d00 <_printf_i+0x104>
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	e793      	b.n	8000d00 <_printf_i+0x104>
 8000dd8:	6813      	ldr	r3, [r2, #0]
 8000dda:	6809      	ldr	r1, [r1, #0]
 8000ddc:	1d1d      	adds	r5, r3, #4
 8000dde:	6960      	ldr	r0, [r4, #20]
 8000de0:	6015      	str	r5, [r2, #0]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	060e      	lsls	r6, r1, #24
 8000de6:	d401      	bmi.n	8000dec <_printf_i+0x1f0>
 8000de8:	0649      	lsls	r1, r1, #25
 8000dea:	d44b      	bmi.n	8000e84 <_printf_i+0x288>
 8000dec:	6018      	str	r0, [r3, #0]
 8000dee:	2300      	movs	r3, #0
 8000df0:	9d03      	ldr	r5, [sp, #12]
 8000df2:	6123      	str	r3, [r4, #16]
 8000df4:	e755      	b.n	8000ca2 <_printf_i+0xa6>
 8000df6:	2320      	movs	r3, #32
 8000df8:	6822      	ldr	r2, [r4, #0]
 8000dfa:	439a      	bics	r2, r3
 8000dfc:	6022      	str	r2, [r4, #0]
 8000dfe:	e737      	b.n	8000c70 <_printf_i+0x74>
 8000e00:	065d      	lsls	r5, r3, #25
 8000e02:	d5b2      	bpl.n	8000d6a <_printf_i+0x16e>
 8000e04:	2200      	movs	r2, #0
 8000e06:	5e8e      	ldrsh	r6, [r1, r2]
 8000e08:	0032      	movs	r2, r6
 8000e0a:	e7b0      	b.n	8000d6e <_printf_i+0x172>
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d1c2      	bne.n	8000d96 <_printf_i+0x19a>
 8000e10:	465b      	mov	r3, fp
 8000e12:	0025      	movs	r5, r4
 8000e14:	781a      	ldrb	r2, [r3, #0]
 8000e16:	2342      	movs	r3, #66	; 0x42
 8000e18:	3542      	adds	r5, #66	; 0x42
 8000e1a:	54e2      	strb	r2, [r4, r3]
 8000e1c:	e73b      	b.n	8000c96 <_printf_i+0x9a>
 8000e1e:	6813      	ldr	r3, [r2, #0]
 8000e20:	0025      	movs	r5, r4
 8000e22:	1d19      	adds	r1, r3, #4
 8000e24:	6011      	str	r1, [r2, #0]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	2342      	movs	r3, #66	; 0x42
 8000e2a:	54e2      	strb	r2, [r4, r3]
 8000e2c:	3b41      	subs	r3, #65	; 0x41
 8000e2e:	3542      	adds	r5, #66	; 0x42
 8000e30:	6123      	str	r3, [r4, #16]
 8000e32:	2343      	movs	r3, #67	; 0x43
 8000e34:	2200      	movs	r2, #0
 8000e36:	54e2      	strb	r2, [r4, r3]
 8000e38:	e733      	b.n	8000ca2 <_printf_i+0xa6>
 8000e3a:	6811      	ldr	r1, [r2, #0]
 8000e3c:	6820      	ldr	r0, [r4, #0]
 8000e3e:	1d0d      	adds	r5, r1, #4
 8000e40:	6015      	str	r5, [r2, #0]
 8000e42:	0606      	lsls	r6, r0, #24
 8000e44:	d401      	bmi.n	8000e4a <_printf_i+0x24e>
 8000e46:	0640      	lsls	r0, r0, #25
 8000e48:	d41e      	bmi.n	8000e88 <_printf_i+0x28c>
 8000e4a:	680e      	ldr	r6, [r1, #0]
 8000e4c:	2b6f      	cmp	r3, #111	; 0x6f
 8000e4e:	d01d      	beq.n	8000e8c <_printf_i+0x290>
 8000e50:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <_printf_i+0x2a4>)
 8000e52:	270a      	movs	r7, #10
 8000e54:	469b      	mov	fp, r3
 8000e56:	e70b      	b.n	8000c70 <_printf_i+0x74>
 8000e58:	2242      	movs	r2, #66	; 0x42
 8000e5a:	0025      	movs	r5, r4
 8000e5c:	54a3      	strb	r3, [r4, r2]
 8000e5e:	2301      	movs	r3, #1
 8000e60:	3542      	adds	r5, #66	; 0x42
 8000e62:	6123      	str	r3, [r4, #16]
 8000e64:	e7e5      	b.n	8000e32 <_printf_i+0x236>
 8000e66:	6813      	ldr	r3, [r2, #0]
 8000e68:	1d19      	adds	r1, r3, #4
 8000e6a:	6011      	str	r1, [r2, #0]
 8000e6c:	681d      	ldr	r5, [r3, #0]
 8000e6e:	6862      	ldr	r2, [r4, #4]
 8000e70:	2100      	movs	r1, #0
 8000e72:	0028      	movs	r0, r5
 8000e74:	f000 fd70 	bl	8001958 <memchr>
 8000e78:	2800      	cmp	r0, #0
 8000e7a:	d00b      	beq.n	8000e94 <_printf_i+0x298>
 8000e7c:	1b40      	subs	r0, r0, r5
 8000e7e:	6060      	str	r0, [r4, #4]
 8000e80:	6120      	str	r0, [r4, #16]
 8000e82:	e7d6      	b.n	8000e32 <_printf_i+0x236>
 8000e84:	8018      	strh	r0, [r3, #0]
 8000e86:	e7b2      	b.n	8000dee <_printf_i+0x1f2>
 8000e88:	880e      	ldrh	r6, [r1, #0]
 8000e8a:	e7df      	b.n	8000e4c <_printf_i+0x250>
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <_printf_i+0x2a4>)
 8000e8e:	2708      	movs	r7, #8
 8000e90:	469b      	mov	fp, r3
 8000e92:	e6ed      	b.n	8000c70 <_printf_i+0x74>
 8000e94:	6860      	ldr	r0, [r4, #4]
 8000e96:	6120      	str	r0, [r4, #16]
 8000e98:	e7cb      	b.n	8000e32 <_printf_i+0x236>
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	080031a8 	.word	0x080031a8
 8000ea0:	08003194 	.word	0x08003194

08000ea4 <_sbrk_r>:
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	b570      	push	{r4, r5, r6, lr}
 8000ea8:	4c06      	ldr	r4, [pc, #24]	; (8000ec4 <_sbrk_r+0x20>)
 8000eaa:	0005      	movs	r5, r0
 8000eac:	0008      	movs	r0, r1
 8000eae:	6023      	str	r3, [r4, #0]
 8000eb0:	f001 f95e 	bl	8002170 <_sbrk>
 8000eb4:	1c43      	adds	r3, r0, #1
 8000eb6:	d000      	beq.n	8000eba <_sbrk_r+0x16>
 8000eb8:	bd70      	pop	{r4, r5, r6, pc}
 8000eba:	6823      	ldr	r3, [r4, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d0fb      	beq.n	8000eb8 <_sbrk_r+0x14>
 8000ec0:	602b      	str	r3, [r5, #0]
 8000ec2:	e7f9      	b.n	8000eb8 <_sbrk_r+0x14>
 8000ec4:	20000218 	.word	0x20000218

08000ec8 <__swbuf_r>:
 8000ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eca:	0005      	movs	r5, r0
 8000ecc:	000e      	movs	r6, r1
 8000ece:	0014      	movs	r4, r2
 8000ed0:	2800      	cmp	r0, #0
 8000ed2:	d002      	beq.n	8000eda <__swbuf_r+0x12>
 8000ed4:	6983      	ldr	r3, [r0, #24]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d029      	beq.n	8000f2e <__swbuf_r+0x66>
 8000eda:	4b2d      	ldr	r3, [pc, #180]	; (8000f90 <__swbuf_r+0xc8>)
 8000edc:	429c      	cmp	r4, r3
 8000ede:	d02b      	beq.n	8000f38 <__swbuf_r+0x70>
 8000ee0:	4b2c      	ldr	r3, [pc, #176]	; (8000f94 <__swbuf_r+0xcc>)
 8000ee2:	429c      	cmp	r4, r3
 8000ee4:	d046      	beq.n	8000f74 <__swbuf_r+0xac>
 8000ee6:	4b2c      	ldr	r3, [pc, #176]	; (8000f98 <__swbuf_r+0xd0>)
 8000ee8:	429c      	cmp	r4, r3
 8000eea:	d04e      	beq.n	8000f8a <__swbuf_r+0xc2>
 8000eec:	69a3      	ldr	r3, [r4, #24]
 8000eee:	60a3      	str	r3, [r4, #8]
 8000ef0:	89a3      	ldrh	r3, [r4, #12]
 8000ef2:	071b      	lsls	r3, r3, #28
 8000ef4:	d526      	bpl.n	8000f44 <__swbuf_r+0x7c>
 8000ef6:	6923      	ldr	r3, [r4, #16]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d023      	beq.n	8000f44 <__swbuf_r+0x7c>
 8000efc:	22ff      	movs	r2, #255	; 0xff
 8000efe:	b2f7      	uxtb	r7, r6
 8000f00:	6961      	ldr	r1, [r4, #20]
 8000f02:	4016      	ands	r6, r2
 8000f04:	6822      	ldr	r2, [r4, #0]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	4299      	cmp	r1, r3
 8000f0a:	dd2a      	ble.n	8000f62 <__swbuf_r+0x9a>
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	68a1      	ldr	r1, [r4, #8]
 8000f10:	3901      	subs	r1, #1
 8000f12:	60a1      	str	r1, [r4, #8]
 8000f14:	1c51      	adds	r1, r2, #1
 8000f16:	6021      	str	r1, [r4, #0]
 8000f18:	7017      	strb	r7, [r2, #0]
 8000f1a:	6962      	ldr	r2, [r4, #20]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d02b      	beq.n	8000f78 <__swbuf_r+0xb0>
 8000f20:	89a3      	ldrh	r3, [r4, #12]
 8000f22:	07db      	lsls	r3, r3, #31
 8000f24:	d501      	bpl.n	8000f2a <__swbuf_r+0x62>
 8000f26:	2e0a      	cmp	r6, #10
 8000f28:	d026      	beq.n	8000f78 <__swbuf_r+0xb0>
 8000f2a:	0030      	movs	r0, r6
 8000f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f2e:	f000 faa3 	bl	8001478 <__sinit>
 8000f32:	4b17      	ldr	r3, [pc, #92]	; (8000f90 <__swbuf_r+0xc8>)
 8000f34:	429c      	cmp	r4, r3
 8000f36:	d1d3      	bne.n	8000ee0 <__swbuf_r+0x18>
 8000f38:	686c      	ldr	r4, [r5, #4]
 8000f3a:	69a3      	ldr	r3, [r4, #24]
 8000f3c:	60a3      	str	r3, [r4, #8]
 8000f3e:	89a3      	ldrh	r3, [r4, #12]
 8000f40:	071b      	lsls	r3, r3, #28
 8000f42:	d4d8      	bmi.n	8000ef6 <__swbuf_r+0x2e>
 8000f44:	0021      	movs	r1, r4
 8000f46:	0028      	movs	r0, r5
 8000f48:	f000 f834 	bl	8000fb4 <__swsetup_r>
 8000f4c:	2800      	cmp	r0, #0
 8000f4e:	d119      	bne.n	8000f84 <__swbuf_r+0xbc>
 8000f50:	22ff      	movs	r2, #255	; 0xff
 8000f52:	6923      	ldr	r3, [r4, #16]
 8000f54:	b2f7      	uxtb	r7, r6
 8000f56:	6961      	ldr	r1, [r4, #20]
 8000f58:	4016      	ands	r6, r2
 8000f5a:	6822      	ldr	r2, [r4, #0]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	4299      	cmp	r1, r3
 8000f60:	dcd4      	bgt.n	8000f0c <__swbuf_r+0x44>
 8000f62:	0021      	movs	r1, r4
 8000f64:	0028      	movs	r0, r5
 8000f66:	f000 f94d 	bl	8001204 <_fflush_r>
 8000f6a:	2800      	cmp	r0, #0
 8000f6c:	d10a      	bne.n	8000f84 <__swbuf_r+0xbc>
 8000f6e:	6822      	ldr	r2, [r4, #0]
 8000f70:	2301      	movs	r3, #1
 8000f72:	e7cc      	b.n	8000f0e <__swbuf_r+0x46>
 8000f74:	68ac      	ldr	r4, [r5, #8]
 8000f76:	e7b9      	b.n	8000eec <__swbuf_r+0x24>
 8000f78:	0021      	movs	r1, r4
 8000f7a:	0028      	movs	r0, r5
 8000f7c:	f000 f942 	bl	8001204 <_fflush_r>
 8000f80:	2800      	cmp	r0, #0
 8000f82:	d0d2      	beq.n	8000f2a <__swbuf_r+0x62>
 8000f84:	2601      	movs	r6, #1
 8000f86:	4276      	negs	r6, r6
 8000f88:	e7cf      	b.n	8000f2a <__swbuf_r+0x62>
 8000f8a:	68ec      	ldr	r4, [r5, #12]
 8000f8c:	e7ae      	b.n	8000eec <__swbuf_r+0x24>
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	080030d4 	.word	0x080030d4
 8000f94:	080030b4 	.word	0x080030b4
 8000f98:	08003094 	.word	0x08003094

08000f9c <__swbuf>:
 8000f9c:	b510      	push	{r4, lr}
 8000f9e:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <__swbuf+0x14>)
 8000fa0:	000a      	movs	r2, r1
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	0001      	movs	r1, r0
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f7ff ff8e 	bl	8000ec8 <__swbuf_r>
 8000fac:	bd10      	pop	{r4, pc}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	20000014 	.word	0x20000014

08000fb4 <__swsetup_r>:
 8000fb4:	4b3e      	ldr	r3, [pc, #248]	; (80010b0 <__swsetup_r+0xfc>)
 8000fb6:	b570      	push	{r4, r5, r6, lr}
 8000fb8:	681d      	ldr	r5, [r3, #0]
 8000fba:	0006      	movs	r6, r0
 8000fbc:	000c      	movs	r4, r1
 8000fbe:	2d00      	cmp	r5, #0
 8000fc0:	d002      	beq.n	8000fc8 <__swsetup_r+0x14>
 8000fc2:	69ab      	ldr	r3, [r5, #24]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d01b      	beq.n	8001000 <__swsetup_r+0x4c>
 8000fc8:	4b3a      	ldr	r3, [pc, #232]	; (80010b4 <__swsetup_r+0x100>)
 8000fca:	429c      	cmp	r4, r3
 8000fcc:	d01e      	beq.n	800100c <__swsetup_r+0x58>
 8000fce:	4b3a      	ldr	r3, [pc, #232]	; (80010b8 <__swsetup_r+0x104>)
 8000fd0:	429c      	cmp	r4, r3
 8000fd2:	d04c      	beq.n	800106e <__swsetup_r+0xba>
 8000fd4:	4b39      	ldr	r3, [pc, #228]	; (80010bc <__swsetup_r+0x108>)
 8000fd6:	429c      	cmp	r4, r3
 8000fd8:	d060      	beq.n	800109c <__swsetup_r+0xe8>
 8000fda:	230c      	movs	r3, #12
 8000fdc:	5ee2      	ldrsh	r2, [r4, r3]
 8000fde:	b293      	uxth	r3, r2
 8000fe0:	0719      	lsls	r1, r3, #28
 8000fe2:	d519      	bpl.n	8001018 <__swsetup_r+0x64>
 8000fe4:	6921      	ldr	r1, [r4, #16]
 8000fe6:	2900      	cmp	r1, #0
 8000fe8:	d021      	beq.n	800102e <__swsetup_r+0x7a>
 8000fea:	07da      	lsls	r2, r3, #31
 8000fec:	d52e      	bpl.n	800104c <__swsetup_r+0x98>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60a3      	str	r3, [r4, #8]
 8000ff2:	6963      	ldr	r3, [r4, #20]
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	425b      	negs	r3, r3
 8000ff8:	61a3      	str	r3, [r4, #24]
 8000ffa:	2900      	cmp	r1, #0
 8000ffc:	d02e      	beq.n	800105c <__swsetup_r+0xa8>
 8000ffe:	bd70      	pop	{r4, r5, r6, pc}
 8001000:	0028      	movs	r0, r5
 8001002:	f000 fa39 	bl	8001478 <__sinit>
 8001006:	4b2b      	ldr	r3, [pc, #172]	; (80010b4 <__swsetup_r+0x100>)
 8001008:	429c      	cmp	r4, r3
 800100a:	d1e0      	bne.n	8000fce <__swsetup_r+0x1a>
 800100c:	686c      	ldr	r4, [r5, #4]
 800100e:	230c      	movs	r3, #12
 8001010:	5ee2      	ldrsh	r2, [r4, r3]
 8001012:	b293      	uxth	r3, r2
 8001014:	0719      	lsls	r1, r3, #28
 8001016:	d4e5      	bmi.n	8000fe4 <__swsetup_r+0x30>
 8001018:	06d9      	lsls	r1, r3, #27
 800101a:	d541      	bpl.n	80010a0 <__swsetup_r+0xec>
 800101c:	075b      	lsls	r3, r3, #29
 800101e:	d428      	bmi.n	8001072 <__swsetup_r+0xbe>
 8001020:	6921      	ldr	r1, [r4, #16]
 8001022:	2308      	movs	r3, #8
 8001024:	4313      	orrs	r3, r2
 8001026:	81a3      	strh	r3, [r4, #12]
 8001028:	b29b      	uxth	r3, r3
 800102a:	2900      	cmp	r1, #0
 800102c:	d1dd      	bne.n	8000fea <__swsetup_r+0x36>
 800102e:	22a0      	movs	r2, #160	; 0xa0
 8001030:	2080      	movs	r0, #128	; 0x80
 8001032:	0092      	lsls	r2, r2, #2
 8001034:	0080      	lsls	r0, r0, #2
 8001036:	401a      	ands	r2, r3
 8001038:	4282      	cmp	r2, r0
 800103a:	d0d6      	beq.n	8000fea <__swsetup_r+0x36>
 800103c:	0021      	movs	r1, r4
 800103e:	0030      	movs	r0, r6
 8001040:	f000 fc42 	bl	80018c8 <__smakebuf_r>
 8001044:	89a3      	ldrh	r3, [r4, #12]
 8001046:	6921      	ldr	r1, [r4, #16]
 8001048:	07da      	lsls	r2, r3, #31
 800104a:	d4d0      	bmi.n	8000fee <__swsetup_r+0x3a>
 800104c:	2200      	movs	r2, #0
 800104e:	079b      	lsls	r3, r3, #30
 8001050:	d400      	bmi.n	8001054 <__swsetup_r+0xa0>
 8001052:	6962      	ldr	r2, [r4, #20]
 8001054:	60a2      	str	r2, [r4, #8]
 8001056:	2000      	movs	r0, #0
 8001058:	2900      	cmp	r1, #0
 800105a:	d1d0      	bne.n	8000ffe <__swsetup_r+0x4a>
 800105c:	220c      	movs	r2, #12
 800105e:	5ea3      	ldrsh	r3, [r4, r2]
 8001060:	061a      	lsls	r2, r3, #24
 8001062:	d5cc      	bpl.n	8000ffe <__swsetup_r+0x4a>
 8001064:	2240      	movs	r2, #64	; 0x40
 8001066:	4313      	orrs	r3, r2
 8001068:	81a3      	strh	r3, [r4, #12]
 800106a:	3801      	subs	r0, #1
 800106c:	e7c7      	b.n	8000ffe <__swsetup_r+0x4a>
 800106e:	68ac      	ldr	r4, [r5, #8]
 8001070:	e7b3      	b.n	8000fda <__swsetup_r+0x26>
 8001072:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001074:	2900      	cmp	r1, #0
 8001076:	d00a      	beq.n	800108e <__swsetup_r+0xda>
 8001078:	0023      	movs	r3, r4
 800107a:	3344      	adds	r3, #68	; 0x44
 800107c:	4299      	cmp	r1, r3
 800107e:	d004      	beq.n	800108a <__swsetup_r+0xd6>
 8001080:	0030      	movs	r0, r6
 8001082:	f7ff faa5 	bl	80005d0 <_free_r>
 8001086:	230c      	movs	r3, #12
 8001088:	5ee2      	ldrsh	r2, [r4, r3]
 800108a:	2300      	movs	r3, #0
 800108c:	6363      	str	r3, [r4, #52]	; 0x34
 800108e:	2324      	movs	r3, #36	; 0x24
 8001090:	439a      	bics	r2, r3
 8001092:	2300      	movs	r3, #0
 8001094:	6921      	ldr	r1, [r4, #16]
 8001096:	6063      	str	r3, [r4, #4]
 8001098:	6021      	str	r1, [r4, #0]
 800109a:	e7c2      	b.n	8001022 <__swsetup_r+0x6e>
 800109c:	68ec      	ldr	r4, [r5, #12]
 800109e:	e79c      	b.n	8000fda <__swsetup_r+0x26>
 80010a0:	2309      	movs	r3, #9
 80010a2:	6033      	str	r3, [r6, #0]
 80010a4:	2340      	movs	r3, #64	; 0x40
 80010a6:	2001      	movs	r0, #1
 80010a8:	431a      	orrs	r2, r3
 80010aa:	81a2      	strh	r2, [r4, #12]
 80010ac:	4240      	negs	r0, r0
 80010ae:	e7a6      	b.n	8000ffe <__swsetup_r+0x4a>
 80010b0:	20000014 	.word	0x20000014
 80010b4:	080030d4 	.word	0x080030d4
 80010b8:	080030b4 	.word	0x080030b4
 80010bc:	08003094 	.word	0x08003094

080010c0 <abort>:
 80010c0:	b510      	push	{r4, lr}
 80010c2:	2006      	movs	r0, #6
 80010c4:	f000 fdf4 	bl	8001cb0 <raise>
 80010c8:	2001      	movs	r0, #1
 80010ca:	f001 f867 	bl	800219c <_exit>
 80010ce:	46c0      	nop			; (mov r8, r8)

080010d0 <__sflush_r>:
 80010d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010d2:	46c6      	mov	lr, r8
 80010d4:	b500      	push	{lr}
 80010d6:	898b      	ldrh	r3, [r1, #12]
 80010d8:	4680      	mov	r8, r0
 80010da:	000c      	movs	r4, r1
 80010dc:	071a      	lsls	r2, r3, #28
 80010de:	d445      	bmi.n	800116c <__sflush_r+0x9c>
 80010e0:	684a      	ldr	r2, [r1, #4]
 80010e2:	2a00      	cmp	r2, #0
 80010e4:	dd63      	ble.n	80011ae <__sflush_r+0xde>
 80010e6:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80010e8:	2d00      	cmp	r5, #0
 80010ea:	d03b      	beq.n	8001164 <__sflush_r+0x94>
 80010ec:	4642      	mov	r2, r8
 80010ee:	4641      	mov	r1, r8
 80010f0:	6816      	ldr	r6, [r2, #0]
 80010f2:	2200      	movs	r2, #0
 80010f4:	600a      	str	r2, [r1, #0]
 80010f6:	6a21      	ldr	r1, [r4, #32]
 80010f8:	04da      	lsls	r2, r3, #19
 80010fa:	d45c      	bmi.n	80011b6 <__sflush_r+0xe6>
 80010fc:	2301      	movs	r3, #1
 80010fe:	2200      	movs	r2, #0
 8001100:	4640      	mov	r0, r8
 8001102:	47a8      	blx	r5
 8001104:	1c43      	adds	r3, r0, #1
 8001106:	d061      	beq.n	80011cc <__sflush_r+0xfc>
 8001108:	89a3      	ldrh	r3, [r4, #12]
 800110a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800110c:	6a21      	ldr	r1, [r4, #32]
 800110e:	075b      	lsls	r3, r3, #29
 8001110:	d506      	bpl.n	8001120 <__sflush_r+0x50>
 8001112:	6863      	ldr	r3, [r4, #4]
 8001114:	1ac0      	subs	r0, r0, r3
 8001116:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <__sflush_r+0x50>
 800111c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800111e:	1ac0      	subs	r0, r0, r3
 8001120:	2300      	movs	r3, #0
 8001122:	0002      	movs	r2, r0
 8001124:	4640      	mov	r0, r8
 8001126:	47a8      	blx	r5
 8001128:	1c43      	adds	r3, r0, #1
 800112a:	d146      	bne.n	80011ba <__sflush_r+0xea>
 800112c:	4643      	mov	r3, r8
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	210c      	movs	r1, #12
 8001132:	5e62      	ldrsh	r2, [r4, r1]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d056      	beq.n	80011e6 <__sflush_r+0x116>
 8001138:	2b1d      	cmp	r3, #29
 800113a:	d001      	beq.n	8001140 <__sflush_r+0x70>
 800113c:	2b16      	cmp	r3, #22
 800113e:	d15d      	bne.n	80011fc <__sflush_r+0x12c>
 8001140:	2300      	movs	r3, #0
 8001142:	6063      	str	r3, [r4, #4]
 8001144:	6923      	ldr	r3, [r4, #16]
 8001146:	6023      	str	r3, [r4, #0]
 8001148:	4643      	mov	r3, r8
 800114a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800114c:	601e      	str	r6, [r3, #0]
 800114e:	2900      	cmp	r1, #0
 8001150:	d008      	beq.n	8001164 <__sflush_r+0x94>
 8001152:	0023      	movs	r3, r4
 8001154:	3344      	adds	r3, #68	; 0x44
 8001156:	4299      	cmp	r1, r3
 8001158:	d002      	beq.n	8001160 <__sflush_r+0x90>
 800115a:	4640      	mov	r0, r8
 800115c:	f7ff fa38 	bl	80005d0 <_free_r>
 8001160:	2300      	movs	r3, #0
 8001162:	6363      	str	r3, [r4, #52]	; 0x34
 8001164:	2000      	movs	r0, #0
 8001166:	bc04      	pop	{r2}
 8001168:	4690      	mov	r8, r2
 800116a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800116c:	690e      	ldr	r6, [r1, #16]
 800116e:	2e00      	cmp	r6, #0
 8001170:	d0f8      	beq.n	8001164 <__sflush_r+0x94>
 8001172:	680a      	ldr	r2, [r1, #0]
 8001174:	600e      	str	r6, [r1, #0]
 8001176:	1b95      	subs	r5, r2, r6
 8001178:	2200      	movs	r2, #0
 800117a:	079b      	lsls	r3, r3, #30
 800117c:	d100      	bne.n	8001180 <__sflush_r+0xb0>
 800117e:	694a      	ldr	r2, [r1, #20]
 8001180:	60a2      	str	r2, [r4, #8]
 8001182:	2d00      	cmp	r5, #0
 8001184:	dc04      	bgt.n	8001190 <__sflush_r+0xc0>
 8001186:	e7ed      	b.n	8001164 <__sflush_r+0x94>
 8001188:	1836      	adds	r6, r6, r0
 800118a:	1a2d      	subs	r5, r5, r0
 800118c:	2d00      	cmp	r5, #0
 800118e:	dde9      	ble.n	8001164 <__sflush_r+0x94>
 8001190:	002b      	movs	r3, r5
 8001192:	0032      	movs	r2, r6
 8001194:	6a21      	ldr	r1, [r4, #32]
 8001196:	4640      	mov	r0, r8
 8001198:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800119a:	47b8      	blx	r7
 800119c:	2800      	cmp	r0, #0
 800119e:	dcf3      	bgt.n	8001188 <__sflush_r+0xb8>
 80011a0:	2240      	movs	r2, #64	; 0x40
 80011a2:	2001      	movs	r0, #1
 80011a4:	89a3      	ldrh	r3, [r4, #12]
 80011a6:	4240      	negs	r0, r0
 80011a8:	4313      	orrs	r3, r2
 80011aa:	81a3      	strh	r3, [r4, #12]
 80011ac:	e7db      	b.n	8001166 <__sflush_r+0x96>
 80011ae:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80011b0:	2a00      	cmp	r2, #0
 80011b2:	dc98      	bgt.n	80010e6 <__sflush_r+0x16>
 80011b4:	e7d6      	b.n	8001164 <__sflush_r+0x94>
 80011b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80011b8:	e7a9      	b.n	800110e <__sflush_r+0x3e>
 80011ba:	2300      	movs	r3, #0
 80011bc:	6063      	str	r3, [r4, #4]
 80011be:	6923      	ldr	r3, [r4, #16]
 80011c0:	6023      	str	r3, [r4, #0]
 80011c2:	89a3      	ldrh	r3, [r4, #12]
 80011c4:	04db      	lsls	r3, r3, #19
 80011c6:	d5bf      	bpl.n	8001148 <__sflush_r+0x78>
 80011c8:	6560      	str	r0, [r4, #84]	; 0x54
 80011ca:	e7bd      	b.n	8001148 <__sflush_r+0x78>
 80011cc:	4643      	mov	r3, r8
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d099      	beq.n	8001108 <__sflush_r+0x38>
 80011d4:	2b1d      	cmp	r3, #29
 80011d6:	d00d      	beq.n	80011f4 <__sflush_r+0x124>
 80011d8:	2b16      	cmp	r3, #22
 80011da:	d00b      	beq.n	80011f4 <__sflush_r+0x124>
 80011dc:	2240      	movs	r2, #64	; 0x40
 80011de:	89a3      	ldrh	r3, [r4, #12]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	81a3      	strh	r3, [r4, #12]
 80011e4:	e7bf      	b.n	8001166 <__sflush_r+0x96>
 80011e6:	6063      	str	r3, [r4, #4]
 80011e8:	6923      	ldr	r3, [r4, #16]
 80011ea:	6023      	str	r3, [r4, #0]
 80011ec:	04d3      	lsls	r3, r2, #19
 80011ee:	d5ab      	bpl.n	8001148 <__sflush_r+0x78>
 80011f0:	6560      	str	r0, [r4, #84]	; 0x54
 80011f2:	e7a9      	b.n	8001148 <__sflush_r+0x78>
 80011f4:	4643      	mov	r3, r8
 80011f6:	2000      	movs	r0, #0
 80011f8:	601e      	str	r6, [r3, #0]
 80011fa:	e7b4      	b.n	8001166 <__sflush_r+0x96>
 80011fc:	2340      	movs	r3, #64	; 0x40
 80011fe:	431a      	orrs	r2, r3
 8001200:	81a2      	strh	r2, [r4, #12]
 8001202:	e7b0      	b.n	8001166 <__sflush_r+0x96>

08001204 <_fflush_r>:
 8001204:	690b      	ldr	r3, [r1, #16]
 8001206:	b570      	push	{r4, r5, r6, lr}
 8001208:	0005      	movs	r5, r0
 800120a:	000c      	movs	r4, r1
 800120c:	2b00      	cmp	r3, #0
 800120e:	d016      	beq.n	800123e <_fflush_r+0x3a>
 8001210:	2800      	cmp	r0, #0
 8001212:	d002      	beq.n	800121a <_fflush_r+0x16>
 8001214:	6983      	ldr	r3, [r0, #24]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d015      	beq.n	8001246 <_fflush_r+0x42>
 800121a:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <_fflush_r+0x50>)
 800121c:	429c      	cmp	r4, r3
 800121e:	d010      	beq.n	8001242 <_fflush_r+0x3e>
 8001220:	4b0d      	ldr	r3, [pc, #52]	; (8001258 <_fflush_r+0x54>)
 8001222:	429c      	cmp	r4, r3
 8001224:	d012      	beq.n	800124c <_fflush_r+0x48>
 8001226:	4b0d      	ldr	r3, [pc, #52]	; (800125c <_fflush_r+0x58>)
 8001228:	429c      	cmp	r4, r3
 800122a:	d011      	beq.n	8001250 <_fflush_r+0x4c>
 800122c:	220c      	movs	r2, #12
 800122e:	5ea3      	ldrsh	r3, [r4, r2]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d004      	beq.n	800123e <_fflush_r+0x3a>
 8001234:	0021      	movs	r1, r4
 8001236:	0028      	movs	r0, r5
 8001238:	f7ff ff4a 	bl	80010d0 <__sflush_r>
 800123c:	e000      	b.n	8001240 <_fflush_r+0x3c>
 800123e:	2000      	movs	r0, #0
 8001240:	bd70      	pop	{r4, r5, r6, pc}
 8001242:	686c      	ldr	r4, [r5, #4]
 8001244:	e7f2      	b.n	800122c <_fflush_r+0x28>
 8001246:	f000 f917 	bl	8001478 <__sinit>
 800124a:	e7e6      	b.n	800121a <_fflush_r+0x16>
 800124c:	68ac      	ldr	r4, [r5, #8]
 800124e:	e7ed      	b.n	800122c <_fflush_r+0x28>
 8001250:	68ec      	ldr	r4, [r5, #12]
 8001252:	e7eb      	b.n	800122c <_fflush_r+0x28>
 8001254:	080030d4 	.word	0x080030d4
 8001258:	080030b4 	.word	0x080030b4
 800125c:	08003094 	.word	0x08003094

08001260 <fflush>:
 8001260:	b510      	push	{r4, lr}
 8001262:	1e01      	subs	r1, r0, #0
 8001264:	d004      	beq.n	8001270 <fflush+0x10>
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <fflush+0x1c>)
 8001268:	6818      	ldr	r0, [r3, #0]
 800126a:	f7ff ffcb 	bl	8001204 <_fflush_r>
 800126e:	bd10      	pop	{r4, pc}
 8001270:	4b03      	ldr	r3, [pc, #12]	; (8001280 <fflush+0x20>)
 8001272:	4904      	ldr	r1, [pc, #16]	; (8001284 <fflush+0x24>)
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	f000 fad9 	bl	800182c <_fwalk_reent>
 800127a:	e7f8      	b.n	800126e <fflush+0xe>
 800127c:	20000014 	.word	0x20000014
 8001280:	08003090 	.word	0x08003090
 8001284:	08001205 	.word	0x08001205

08001288 <__fp_lock>:
 8001288:	2000      	movs	r0, #0
 800128a:	4770      	bx	lr

0800128c <_cleanup_r>:
 800128c:	b510      	push	{r4, lr}
 800128e:	4902      	ldr	r1, [pc, #8]	; (8001298 <_cleanup_r+0xc>)
 8001290:	f000 facc 	bl	800182c <_fwalk_reent>
 8001294:	bd10      	pop	{r4, pc}
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	08001205 	.word	0x08001205

0800129c <__fp_unlock>:
 800129c:	2000      	movs	r0, #0
 800129e:	4770      	bx	lr

080012a0 <__sfmoreglue>:
 80012a0:	b570      	push	{r4, r5, r6, lr}
 80012a2:	2468      	movs	r4, #104	; 0x68
 80012a4:	1e4a      	subs	r2, r1, #1
 80012a6:	4354      	muls	r4, r2
 80012a8:	000e      	movs	r6, r1
 80012aa:	0021      	movs	r1, r4
 80012ac:	3174      	adds	r1, #116	; 0x74
 80012ae:	f7ff f9e5 	bl	800067c <_malloc_r>
 80012b2:	1e05      	subs	r5, r0, #0
 80012b4:	d009      	beq.n	80012ca <__sfmoreglue+0x2a>
 80012b6:	2300      	movs	r3, #0
 80012b8:	0022      	movs	r2, r4
 80012ba:	6003      	str	r3, [r0, #0]
 80012bc:	6046      	str	r6, [r0, #4]
 80012be:	300c      	adds	r0, #12
 80012c0:	60a8      	str	r0, [r5, #8]
 80012c2:	3268      	adds	r2, #104	; 0x68
 80012c4:	2100      	movs	r1, #0
 80012c6:	f7ff f863 	bl	8000390 <memset>
 80012ca:	0028      	movs	r0, r5
 80012cc:	bd70      	pop	{r4, r5, r6, pc}
 80012ce:	46c0      	nop			; (mov r8, r8)

080012d0 <__sfp>:
 80012d0:	4b1e      	ldr	r3, [pc, #120]	; (800134c <__sfp+0x7c>)
 80012d2:	b570      	push	{r4, r5, r6, lr}
 80012d4:	681d      	ldr	r5, [r3, #0]
 80012d6:	0006      	movs	r6, r0
 80012d8:	69ab      	ldr	r3, [r5, #24]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d027      	beq.n	800132e <__sfp+0x5e>
 80012de:	3548      	adds	r5, #72	; 0x48
 80012e0:	686b      	ldr	r3, [r5, #4]
 80012e2:	68ac      	ldr	r4, [r5, #8]
 80012e4:	3b01      	subs	r3, #1
 80012e6:	d503      	bpl.n	80012f0 <__sfp+0x20>
 80012e8:	e01c      	b.n	8001324 <__sfp+0x54>
 80012ea:	3468      	adds	r4, #104	; 0x68
 80012ec:	3b01      	subs	r3, #1
 80012ee:	d319      	bcc.n	8001324 <__sfp+0x54>
 80012f0:	210c      	movs	r1, #12
 80012f2:	5e62      	ldrsh	r2, [r4, r1]
 80012f4:	2a00      	cmp	r2, #0
 80012f6:	d1f8      	bne.n	80012ea <__sfp+0x1a>
 80012f8:	2500      	movs	r5, #0
 80012fa:	0020      	movs	r0, r4
 80012fc:	4b14      	ldr	r3, [pc, #80]	; (8001350 <__sfp+0x80>)
 80012fe:	6665      	str	r5, [r4, #100]	; 0x64
 8001300:	6025      	str	r5, [r4, #0]
 8001302:	6065      	str	r5, [r4, #4]
 8001304:	60a5      	str	r5, [r4, #8]
 8001306:	60e3      	str	r3, [r4, #12]
 8001308:	6125      	str	r5, [r4, #16]
 800130a:	6165      	str	r5, [r4, #20]
 800130c:	61a5      	str	r5, [r4, #24]
 800130e:	2208      	movs	r2, #8
 8001310:	2100      	movs	r1, #0
 8001312:	305c      	adds	r0, #92	; 0x5c
 8001314:	f7ff f83c 	bl	8000390 <memset>
 8001318:	6365      	str	r5, [r4, #52]	; 0x34
 800131a:	63a5      	str	r5, [r4, #56]	; 0x38
 800131c:	64a5      	str	r5, [r4, #72]	; 0x48
 800131e:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001320:	0020      	movs	r0, r4
 8001322:	bd70      	pop	{r4, r5, r6, pc}
 8001324:	682c      	ldr	r4, [r5, #0]
 8001326:	2c00      	cmp	r4, #0
 8001328:	d005      	beq.n	8001336 <__sfp+0x66>
 800132a:	0025      	movs	r5, r4
 800132c:	e7d8      	b.n	80012e0 <__sfp+0x10>
 800132e:	0028      	movs	r0, r5
 8001330:	f000 f810 	bl	8001354 <__sinit.part.0>
 8001334:	e7d3      	b.n	80012de <__sfp+0xe>
 8001336:	2104      	movs	r1, #4
 8001338:	0030      	movs	r0, r6
 800133a:	f7ff ffb1 	bl	80012a0 <__sfmoreglue>
 800133e:	1e04      	subs	r4, r0, #0
 8001340:	6028      	str	r0, [r5, #0]
 8001342:	d1f2      	bne.n	800132a <__sfp+0x5a>
 8001344:	230c      	movs	r3, #12
 8001346:	6033      	str	r3, [r6, #0]
 8001348:	e7ea      	b.n	8001320 <__sfp+0x50>
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	08003090 	.word	0x08003090
 8001350:	ffff0001 	.word	0xffff0001

08001354 <__sinit.part.0>:
 8001354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001356:	46d6      	mov	lr, sl
 8001358:	464f      	mov	r7, r9
 800135a:	4646      	mov	r6, r8
 800135c:	4b38      	ldr	r3, [pc, #224]	; (8001440 <__sinit.part.0+0xec>)
 800135e:	b5c0      	push	{r6, r7, lr}
 8001360:	6283      	str	r3, [r0, #40]	; 0x28
 8001362:	2300      	movs	r3, #0
 8001364:	6483      	str	r3, [r0, #72]	; 0x48
 8001366:	64c3      	str	r3, [r0, #76]	; 0x4c
 8001368:	6503      	str	r3, [r0, #80]	; 0x50
 800136a:	4b36      	ldr	r3, [pc, #216]	; (8001444 <__sinit.part.0+0xf0>)
 800136c:	b082      	sub	sp, #8
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	0005      	movs	r5, r0
 8001372:	9301      	str	r3, [sp, #4]
 8001374:	4298      	cmp	r0, r3
 8001376:	d060      	beq.n	800143a <__sinit.part.0+0xe6>
 8001378:	0028      	movs	r0, r5
 800137a:	f7ff ffa9 	bl	80012d0 <__sfp>
 800137e:	6068      	str	r0, [r5, #4]
 8001380:	0028      	movs	r0, r5
 8001382:	f7ff ffa5 	bl	80012d0 <__sfp>
 8001386:	60a8      	str	r0, [r5, #8]
 8001388:	0028      	movs	r0, r5
 800138a:	f7ff ffa1 	bl	80012d0 <__sfp>
 800138e:	686e      	ldr	r6, [r5, #4]
 8001390:	2400      	movs	r4, #0
 8001392:	60e8      	str	r0, [r5, #12]
 8001394:	2304      	movs	r3, #4
 8001396:	0030      	movs	r0, r6
 8001398:	6674      	str	r4, [r6, #100]	; 0x64
 800139a:	6034      	str	r4, [r6, #0]
 800139c:	6074      	str	r4, [r6, #4]
 800139e:	60b4      	str	r4, [r6, #8]
 80013a0:	60f3      	str	r3, [r6, #12]
 80013a2:	6134      	str	r4, [r6, #16]
 80013a4:	6174      	str	r4, [r6, #20]
 80013a6:	61b4      	str	r4, [r6, #24]
 80013a8:	2208      	movs	r2, #8
 80013aa:	2100      	movs	r1, #0
 80013ac:	305c      	adds	r0, #92	; 0x5c
 80013ae:	f7fe ffef 	bl	8000390 <memset>
 80013b2:	4b25      	ldr	r3, [pc, #148]	; (8001448 <__sinit.part.0+0xf4>)
 80013b4:	4f25      	ldr	r7, [pc, #148]	; (800144c <__sinit.part.0+0xf8>)
 80013b6:	469a      	mov	sl, r3
 80013b8:	6273      	str	r3, [r6, #36]	; 0x24
 80013ba:	4b25      	ldr	r3, [pc, #148]	; (8001450 <__sinit.part.0+0xfc>)
 80013bc:	6337      	str	r7, [r6, #48]	; 0x30
 80013be:	4699      	mov	r9, r3
 80013c0:	62b3      	str	r3, [r6, #40]	; 0x28
 80013c2:	4b24      	ldr	r3, [pc, #144]	; (8001454 <__sinit.part.0+0x100>)
 80013c4:	6236      	str	r6, [r6, #32]
 80013c6:	62f3      	str	r3, [r6, #44]	; 0x2c
 80013c8:	68ae      	ldr	r6, [r5, #8]
 80013ca:	4698      	mov	r8, r3
 80013cc:	0030      	movs	r0, r6
 80013ce:	4b22      	ldr	r3, [pc, #136]	; (8001458 <__sinit.part.0+0x104>)
 80013d0:	6674      	str	r4, [r6, #100]	; 0x64
 80013d2:	6034      	str	r4, [r6, #0]
 80013d4:	6074      	str	r4, [r6, #4]
 80013d6:	60b4      	str	r4, [r6, #8]
 80013d8:	60f3      	str	r3, [r6, #12]
 80013da:	6134      	str	r4, [r6, #16]
 80013dc:	6174      	str	r4, [r6, #20]
 80013de:	61b4      	str	r4, [r6, #24]
 80013e0:	2208      	movs	r2, #8
 80013e2:	2100      	movs	r1, #0
 80013e4:	305c      	adds	r0, #92	; 0x5c
 80013e6:	f7fe ffd3 	bl	8000390 <memset>
 80013ea:	4653      	mov	r3, sl
 80013ec:	6273      	str	r3, [r6, #36]	; 0x24
 80013ee:	464b      	mov	r3, r9
 80013f0:	62b3      	str	r3, [r6, #40]	; 0x28
 80013f2:	4643      	mov	r3, r8
 80013f4:	6337      	str	r7, [r6, #48]	; 0x30
 80013f6:	62f3      	str	r3, [r6, #44]	; 0x2c
 80013f8:	6236      	str	r6, [r6, #32]
 80013fa:	68ee      	ldr	r6, [r5, #12]
 80013fc:	4b17      	ldr	r3, [pc, #92]	; (800145c <__sinit.part.0+0x108>)
 80013fe:	0030      	movs	r0, r6
 8001400:	60f3      	str	r3, [r6, #12]
 8001402:	6674      	str	r4, [r6, #100]	; 0x64
 8001404:	6034      	str	r4, [r6, #0]
 8001406:	6074      	str	r4, [r6, #4]
 8001408:	60b4      	str	r4, [r6, #8]
 800140a:	6134      	str	r4, [r6, #16]
 800140c:	6174      	str	r4, [r6, #20]
 800140e:	61b4      	str	r4, [r6, #24]
 8001410:	2208      	movs	r2, #8
 8001412:	2100      	movs	r1, #0
 8001414:	305c      	adds	r0, #92	; 0x5c
 8001416:	f7fe ffbb 	bl	8000390 <memset>
 800141a:	4653      	mov	r3, sl
 800141c:	6273      	str	r3, [r6, #36]	; 0x24
 800141e:	464b      	mov	r3, r9
 8001420:	62b3      	str	r3, [r6, #40]	; 0x28
 8001422:	4643      	mov	r3, r8
 8001424:	62f3      	str	r3, [r6, #44]	; 0x2c
 8001426:	2301      	movs	r3, #1
 8001428:	6236      	str	r6, [r6, #32]
 800142a:	6337      	str	r7, [r6, #48]	; 0x30
 800142c:	61ab      	str	r3, [r5, #24]
 800142e:	b002      	add	sp, #8
 8001430:	bc1c      	pop	{r2, r3, r4}
 8001432:	4690      	mov	r8, r2
 8001434:	4699      	mov	r9, r3
 8001436:	46a2      	mov	sl, r4
 8001438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800143a:	2301      	movs	r3, #1
 800143c:	6183      	str	r3, [r0, #24]
 800143e:	e79b      	b.n	8001378 <__sinit.part.0+0x24>
 8001440:	0800128d 	.word	0x0800128d
 8001444:	08003090 	.word	0x08003090
 8001448:	08001d3d 	.word	0x08001d3d
 800144c:	08001dd5 	.word	0x08001dd5
 8001450:	08001d69 	.word	0x08001d69
 8001454:	08001da9 	.word	0x08001da9
 8001458:	00010009 	.word	0x00010009
 800145c:	00020012 	.word	0x00020012

08001460 <_cleanup>:
 8001460:	b510      	push	{r4, lr}
 8001462:	4b03      	ldr	r3, [pc, #12]	; (8001470 <_cleanup+0x10>)
 8001464:	4903      	ldr	r1, [pc, #12]	; (8001474 <_cleanup+0x14>)
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f000 f9e0 	bl	800182c <_fwalk_reent>
 800146c:	bd10      	pop	{r4, pc}
 800146e:	46c0      	nop			; (mov r8, r8)
 8001470:	08003090 	.word	0x08003090
 8001474:	08001205 	.word	0x08001205

08001478 <__sinit>:
 8001478:	6983      	ldr	r3, [r0, #24]
 800147a:	b510      	push	{r4, lr}
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <__sinit+0xc>
 8001480:	f7ff ff68 	bl	8001354 <__sinit.part.0>
 8001484:	bd10      	pop	{r4, pc}
 8001486:	46c0      	nop			; (mov r8, r8)

08001488 <__sfp_lock_acquire>:
 8001488:	4770      	bx	lr
 800148a:	46c0      	nop			; (mov r8, r8)

0800148c <__sfp_lock_release>:
 800148c:	4770      	bx	lr
 800148e:	46c0      	nop			; (mov r8, r8)

08001490 <__sinit_lock_acquire>:
 8001490:	4770      	bx	lr
 8001492:	46c0      	nop			; (mov r8, r8)

08001494 <__sinit_lock_release>:
 8001494:	4770      	bx	lr
 8001496:	46c0      	nop			; (mov r8, r8)

08001498 <__fp_lock_all>:
 8001498:	b510      	push	{r4, lr}
 800149a:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <__fp_lock_all+0x10>)
 800149c:	4903      	ldr	r1, [pc, #12]	; (80014ac <__fp_lock_all+0x14>)
 800149e:	6818      	ldr	r0, [r3, #0]
 80014a0:	f000 f9a2 	bl	80017e8 <_fwalk>
 80014a4:	bd10      	pop	{r4, pc}
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	20000014 	.word	0x20000014
 80014ac:	08001289 	.word	0x08001289

080014b0 <__fp_unlock_all>:
 80014b0:	b510      	push	{r4, lr}
 80014b2:	4b03      	ldr	r3, [pc, #12]	; (80014c0 <__fp_unlock_all+0x10>)
 80014b4:	4903      	ldr	r1, [pc, #12]	; (80014c4 <__fp_unlock_all+0x14>)
 80014b6:	6818      	ldr	r0, [r3, #0]
 80014b8:	f000 f996 	bl	80017e8 <_fwalk>
 80014bc:	bd10      	pop	{r4, pc}
 80014be:	46c0      	nop			; (mov r8, r8)
 80014c0:	20000014 	.word	0x20000014
 80014c4:	0800129d 	.word	0x0800129d

080014c8 <__sfvwrite_r>:
 80014c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ca:	4645      	mov	r5, r8
 80014cc:	46de      	mov	lr, fp
 80014ce:	4657      	mov	r7, sl
 80014d0:	464e      	mov	r6, r9
 80014d2:	b5e0      	push	{r5, r6, r7, lr}
 80014d4:	6893      	ldr	r3, [r2, #8]
 80014d6:	b083      	sub	sp, #12
 80014d8:	9000      	str	r0, [sp, #0]
 80014da:	000c      	movs	r4, r1
 80014dc:	4690      	mov	r8, r2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d06d      	beq.n	80015be <__sfvwrite_r+0xf6>
 80014e2:	898b      	ldrh	r3, [r1, #12]
 80014e4:	071a      	lsls	r2, r3, #28
 80014e6:	d400      	bmi.n	80014ea <__sfvwrite_r+0x22>
 80014e8:	e071      	b.n	80015ce <__sfvwrite_r+0x106>
 80014ea:	690a      	ldr	r2, [r1, #16]
 80014ec:	2a00      	cmp	r2, #0
 80014ee:	d100      	bne.n	80014f2 <__sfvwrite_r+0x2a>
 80014f0:	e06d      	b.n	80015ce <__sfvwrite_r+0x106>
 80014f2:	4642      	mov	r2, r8
 80014f4:	6816      	ldr	r6, [r2, #0]
 80014f6:	079a      	lsls	r2, r3, #30
 80014f8:	d400      	bmi.n	80014fc <__sfvwrite_r+0x34>
 80014fa:	e075      	b.n	80015e8 <__sfvwrite_r+0x120>
 80014fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80014fe:	2700      	movs	r7, #0
 8001500:	469a      	mov	sl, r3
 8001502:	4bb5      	ldr	r3, [pc, #724]	; (80017d8 <__sfvwrite_r+0x310>)
 8001504:	2500      	movs	r5, #0
 8001506:	4699      	mov	r9, r3
 8001508:	6a21      	ldr	r1, [r4, #32]
 800150a:	2d00      	cmp	r5, #0
 800150c:	d016      	beq.n	800153c <__sfvwrite_r+0x74>
 800150e:	002b      	movs	r3, r5
 8001510:	454d      	cmp	r5, r9
 8001512:	d900      	bls.n	8001516 <__sfvwrite_r+0x4e>
 8001514:	4bb0      	ldr	r3, [pc, #704]	; (80017d8 <__sfvwrite_r+0x310>)
 8001516:	003a      	movs	r2, r7
 8001518:	9800      	ldr	r0, [sp, #0]
 800151a:	47d0      	blx	sl
 800151c:	2800      	cmp	r0, #0
 800151e:	dc00      	bgt.n	8001522 <__sfvwrite_r+0x5a>
 8001520:	e0d5      	b.n	80016ce <__sfvwrite_r+0x206>
 8001522:	4643      	mov	r3, r8
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	183f      	adds	r7, r7, r0
 8001528:	1a2d      	subs	r5, r5, r0
 800152a:	1a18      	subs	r0, r3, r0
 800152c:	4643      	mov	r3, r8
 800152e:	6098      	str	r0, [r3, #8]
 8001530:	d045      	beq.n	80015be <__sfvwrite_r+0xf6>
 8001532:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001534:	6a21      	ldr	r1, [r4, #32]
 8001536:	469a      	mov	sl, r3
 8001538:	2d00      	cmp	r5, #0
 800153a:	d1e8      	bne.n	800150e <__sfvwrite_r+0x46>
 800153c:	6837      	ldr	r7, [r6, #0]
 800153e:	6875      	ldr	r5, [r6, #4]
 8001540:	3608      	adds	r6, #8
 8001542:	e7e2      	b.n	800150a <__sfvwrite_r+0x42>
 8001544:	464b      	mov	r3, r9
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	469a      	mov	sl, r3
 800154a:	464b      	mov	r3, r9
 800154c:	685f      	ldr	r7, [r3, #4]
 800154e:	2308      	movs	r3, #8
 8001550:	469c      	mov	ip, r3
 8001552:	44e1      	add	r9, ip
 8001554:	2f00      	cmp	r7, #0
 8001556:	d0f5      	beq.n	8001544 <__sfvwrite_r+0x7c>
 8001558:	003a      	movs	r2, r7
 800155a:	210a      	movs	r1, #10
 800155c:	4650      	mov	r0, sl
 800155e:	f000 f9fb 	bl	8001958 <memchr>
 8001562:	2800      	cmp	r0, #0
 8001564:	d100      	bne.n	8001568 <__sfvwrite_r+0xa0>
 8001566:	e0ce      	b.n	8001706 <__sfvwrite_r+0x23e>
 8001568:	4653      	mov	r3, sl
 800156a:	3001      	adds	r0, #1
 800156c:	1ac6      	subs	r6, r0, r3
 800156e:	0033      	movs	r3, r6
 8001570:	46bb      	mov	fp, r7
 8001572:	429f      	cmp	r7, r3
 8001574:	d900      	bls.n	8001578 <__sfvwrite_r+0xb0>
 8001576:	469b      	mov	fp, r3
 8001578:	6820      	ldr	r0, [r4, #0]
 800157a:	6922      	ldr	r2, [r4, #16]
 800157c:	6963      	ldr	r3, [r4, #20]
 800157e:	4290      	cmp	r0, r2
 8001580:	d904      	bls.n	800158c <__sfvwrite_r+0xc4>
 8001582:	68a2      	ldr	r2, [r4, #8]
 8001584:	189d      	adds	r5, r3, r2
 8001586:	45ab      	cmp	fp, r5
 8001588:	dd00      	ble.n	800158c <__sfvwrite_r+0xc4>
 800158a:	e092      	b.n	80016b2 <__sfvwrite_r+0x1ea>
 800158c:	455b      	cmp	r3, fp
 800158e:	dd00      	ble.n	8001592 <__sfvwrite_r+0xca>
 8001590:	e0f9      	b.n	8001786 <__sfvwrite_r+0x2be>
 8001592:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8001594:	4652      	mov	r2, sl
 8001596:	6a21      	ldr	r1, [r4, #32]
 8001598:	9800      	ldr	r0, [sp, #0]
 800159a:	47a8      	blx	r5
 800159c:	1e05      	subs	r5, r0, #0
 800159e:	dc00      	bgt.n	80015a2 <__sfvwrite_r+0xda>
 80015a0:	e095      	b.n	80016ce <__sfvwrite_r+0x206>
 80015a2:	1b76      	subs	r6, r6, r5
 80015a4:	2001      	movs	r0, #1
 80015a6:	2e00      	cmp	r6, #0
 80015a8:	d100      	bne.n	80015ac <__sfvwrite_r+0xe4>
 80015aa:	e0e4      	b.n	8001776 <__sfvwrite_r+0x2ae>
 80015ac:	4643      	mov	r3, r8
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	44aa      	add	sl, r5
 80015b2:	1b7f      	subs	r7, r7, r5
 80015b4:	1b5d      	subs	r5, r3, r5
 80015b6:	4643      	mov	r3, r8
 80015b8:	609d      	str	r5, [r3, #8]
 80015ba:	d000      	beq.n	80015be <__sfvwrite_r+0xf6>
 80015bc:	e095      	b.n	80016ea <__sfvwrite_r+0x222>
 80015be:	2000      	movs	r0, #0
 80015c0:	b003      	add	sp, #12
 80015c2:	bc3c      	pop	{r2, r3, r4, r5}
 80015c4:	4690      	mov	r8, r2
 80015c6:	4699      	mov	r9, r3
 80015c8:	46a2      	mov	sl, r4
 80015ca:	46ab      	mov	fp, r5
 80015cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015ce:	0021      	movs	r1, r4
 80015d0:	9800      	ldr	r0, [sp, #0]
 80015d2:	f7ff fcef 	bl	8000fb4 <__swsetup_r>
 80015d6:	2800      	cmp	r0, #0
 80015d8:	d000      	beq.n	80015dc <__sfvwrite_r+0x114>
 80015da:	e0f9      	b.n	80017d0 <__sfvwrite_r+0x308>
 80015dc:	4642      	mov	r2, r8
 80015de:	89a3      	ldrh	r3, [r4, #12]
 80015e0:	6816      	ldr	r6, [r2, #0]
 80015e2:	079a      	lsls	r2, r3, #30
 80015e4:	d500      	bpl.n	80015e8 <__sfvwrite_r+0x120>
 80015e6:	e789      	b.n	80014fc <__sfvwrite_r+0x34>
 80015e8:	07da      	lsls	r2, r3, #31
 80015ea:	d478      	bmi.n	80016de <__sfvwrite_r+0x216>
 80015ec:	2200      	movs	r2, #0
 80015ee:	4691      	mov	r9, r2
 80015f0:	2280      	movs	r2, #128	; 0x80
 80015f2:	0092      	lsls	r2, r2, #2
 80015f4:	2700      	movs	r7, #0
 80015f6:	4693      	mov	fp, r2
 80015f8:	68a5      	ldr	r5, [r4, #8]
 80015fa:	6820      	ldr	r0, [r4, #0]
 80015fc:	2f00      	cmp	r7, #0
 80015fe:	d053      	beq.n	80016a8 <__sfvwrite_r+0x1e0>
 8001600:	465a      	mov	r2, fp
 8001602:	4213      	tst	r3, r2
 8001604:	d100      	bne.n	8001608 <__sfvwrite_r+0x140>
 8001606:	e081      	b.n	800170c <__sfvwrite_r+0x244>
 8001608:	46aa      	mov	sl, r5
 800160a:	42bd      	cmp	r5, r7
 800160c:	d900      	bls.n	8001610 <__sfvwrite_r+0x148>
 800160e:	e0af      	b.n	8001770 <__sfvwrite_r+0x2a8>
 8001610:	2290      	movs	r2, #144	; 0x90
 8001612:	00d2      	lsls	r2, r2, #3
 8001614:	4213      	tst	r3, r2
 8001616:	d02e      	beq.n	8001676 <__sfvwrite_r+0x1ae>
 8001618:	6921      	ldr	r1, [r4, #16]
 800161a:	1a45      	subs	r5, r0, r1
 800161c:	46ac      	mov	ip, r5
 800161e:	6960      	ldr	r0, [r4, #20]
 8001620:	9501      	str	r5, [sp, #4]
 8001622:	0042      	lsls	r2, r0, #1
 8001624:	1812      	adds	r2, r2, r0
 8001626:	0fd0      	lsrs	r0, r2, #31
 8001628:	1882      	adds	r2, r0, r2
 800162a:	1c78      	adds	r0, r7, #1
 800162c:	1052      	asrs	r2, r2, #1
 800162e:	4460      	add	r0, ip
 8001630:	4692      	mov	sl, r2
 8001632:	4290      	cmp	r0, r2
 8001634:	d901      	bls.n	800163a <__sfvwrite_r+0x172>
 8001636:	4682      	mov	sl, r0
 8001638:	0002      	movs	r2, r0
 800163a:	055b      	lsls	r3, r3, #21
 800163c:	d400      	bmi.n	8001640 <__sfvwrite_r+0x178>
 800163e:	e0af      	b.n	80017a0 <__sfvwrite_r+0x2d8>
 8001640:	0011      	movs	r1, r2
 8001642:	9800      	ldr	r0, [sp, #0]
 8001644:	f7ff f81a 	bl	800067c <_malloc_r>
 8001648:	1e05      	subs	r5, r0, #0
 800164a:	d100      	bne.n	800164e <__sfvwrite_r+0x186>
 800164c:	e0ba      	b.n	80017c4 <__sfvwrite_r+0x2fc>
 800164e:	9a01      	ldr	r2, [sp, #4]
 8001650:	6921      	ldr	r1, [r4, #16]
 8001652:	f000 f9c1 	bl	80019d8 <memcpy>
 8001656:	89a3      	ldrh	r3, [r4, #12]
 8001658:	4a60      	ldr	r2, [pc, #384]	; (80017dc <__sfvwrite_r+0x314>)
 800165a:	4013      	ands	r3, r2
 800165c:	2280      	movs	r2, #128	; 0x80
 800165e:	4313      	orrs	r3, r2
 8001660:	81a3      	strh	r3, [r4, #12]
 8001662:	4652      	mov	r2, sl
 8001664:	9b01      	ldr	r3, [sp, #4]
 8001666:	6125      	str	r5, [r4, #16]
 8001668:	18e8      	adds	r0, r5, r3
 800166a:	46ba      	mov	sl, r7
 800166c:	003d      	movs	r5, r7
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	6020      	str	r0, [r4, #0]
 8001672:	6162      	str	r2, [r4, #20]
 8001674:	60a3      	str	r3, [r4, #8]
 8001676:	4652      	mov	r2, sl
 8001678:	4649      	mov	r1, r9
 800167a:	f000 fa01 	bl	8001a80 <memmove>
 800167e:	68a3      	ldr	r3, [r4, #8]
 8001680:	1b5d      	subs	r5, r3, r5
 8001682:	60a5      	str	r5, [r4, #8]
 8001684:	003d      	movs	r5, r7
 8001686:	2700      	movs	r7, #0
 8001688:	6823      	ldr	r3, [r4, #0]
 800168a:	4453      	add	r3, sl
 800168c:	6023      	str	r3, [r4, #0]
 800168e:	4643      	mov	r3, r8
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	44a9      	add	r9, r5
 8001694:	1b5d      	subs	r5, r3, r5
 8001696:	4643      	mov	r3, r8
 8001698:	609d      	str	r5, [r3, #8]
 800169a:	d100      	bne.n	800169e <__sfvwrite_r+0x1d6>
 800169c:	e78f      	b.n	80015be <__sfvwrite_r+0xf6>
 800169e:	68a5      	ldr	r5, [r4, #8]
 80016a0:	6820      	ldr	r0, [r4, #0]
 80016a2:	89a3      	ldrh	r3, [r4, #12]
 80016a4:	2f00      	cmp	r7, #0
 80016a6:	d1ab      	bne.n	8001600 <__sfvwrite_r+0x138>
 80016a8:	6832      	ldr	r2, [r6, #0]
 80016aa:	6877      	ldr	r7, [r6, #4]
 80016ac:	4691      	mov	r9, r2
 80016ae:	3608      	adds	r6, #8
 80016b0:	e7a4      	b.n	80015fc <__sfvwrite_r+0x134>
 80016b2:	4651      	mov	r1, sl
 80016b4:	002a      	movs	r2, r5
 80016b6:	f000 f9e3 	bl	8001a80 <memmove>
 80016ba:	6823      	ldr	r3, [r4, #0]
 80016bc:	0021      	movs	r1, r4
 80016be:	195b      	adds	r3, r3, r5
 80016c0:	6023      	str	r3, [r4, #0]
 80016c2:	9800      	ldr	r0, [sp, #0]
 80016c4:	f7ff fd9e 	bl	8001204 <_fflush_r>
 80016c8:	2800      	cmp	r0, #0
 80016ca:	d100      	bne.n	80016ce <__sfvwrite_r+0x206>
 80016cc:	e769      	b.n	80015a2 <__sfvwrite_r+0xda>
 80016ce:	220c      	movs	r2, #12
 80016d0:	5ea3      	ldrsh	r3, [r4, r2]
 80016d2:	2240      	movs	r2, #64	; 0x40
 80016d4:	2001      	movs	r0, #1
 80016d6:	4313      	orrs	r3, r2
 80016d8:	81a3      	strh	r3, [r4, #12]
 80016da:	4240      	negs	r0, r0
 80016dc:	e770      	b.n	80015c0 <__sfvwrite_r+0xf8>
 80016de:	2300      	movs	r3, #0
 80016e0:	46b1      	mov	r9, r6
 80016e2:	2000      	movs	r0, #0
 80016e4:	469a      	mov	sl, r3
 80016e6:	2700      	movs	r7, #0
 80016e8:	001e      	movs	r6, r3
 80016ea:	2f00      	cmp	r7, #0
 80016ec:	d100      	bne.n	80016f0 <__sfvwrite_r+0x228>
 80016ee:	e729      	b.n	8001544 <__sfvwrite_r+0x7c>
 80016f0:	2800      	cmp	r0, #0
 80016f2:	d000      	beq.n	80016f6 <__sfvwrite_r+0x22e>
 80016f4:	e73b      	b.n	800156e <__sfvwrite_r+0xa6>
 80016f6:	003a      	movs	r2, r7
 80016f8:	210a      	movs	r1, #10
 80016fa:	4650      	mov	r0, sl
 80016fc:	f000 f92c 	bl	8001958 <memchr>
 8001700:	2800      	cmp	r0, #0
 8001702:	d000      	beq.n	8001706 <__sfvwrite_r+0x23e>
 8001704:	e730      	b.n	8001568 <__sfvwrite_r+0xa0>
 8001706:	1c7b      	adds	r3, r7, #1
 8001708:	001e      	movs	r6, r3
 800170a:	e731      	b.n	8001570 <__sfvwrite_r+0xa8>
 800170c:	6923      	ldr	r3, [r4, #16]
 800170e:	4283      	cmp	r3, r0
 8001710:	d317      	bcc.n	8001742 <__sfvwrite_r+0x27a>
 8001712:	6963      	ldr	r3, [r4, #20]
 8001714:	469a      	mov	sl, r3
 8001716:	42bb      	cmp	r3, r7
 8001718:	d813      	bhi.n	8001742 <__sfvwrite_r+0x27a>
 800171a:	4b31      	ldr	r3, [pc, #196]	; (80017e0 <__sfvwrite_r+0x318>)
 800171c:	0038      	movs	r0, r7
 800171e:	429f      	cmp	r7, r3
 8001720:	d900      	bls.n	8001724 <__sfvwrite_r+0x25c>
 8001722:	4830      	ldr	r0, [pc, #192]	; (80017e4 <__sfvwrite_r+0x31c>)
 8001724:	4651      	mov	r1, sl
 8001726:	f000 fbd9 	bl	8001edc <__divsi3>
 800172a:	4653      	mov	r3, sl
 800172c:	464a      	mov	r2, r9
 800172e:	4343      	muls	r3, r0
 8001730:	6a21      	ldr	r1, [r4, #32]
 8001732:	9800      	ldr	r0, [sp, #0]
 8001734:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8001736:	47a8      	blx	r5
 8001738:	2800      	cmp	r0, #0
 800173a:	ddc8      	ble.n	80016ce <__sfvwrite_r+0x206>
 800173c:	0005      	movs	r5, r0
 800173e:	1b7f      	subs	r7, r7, r5
 8001740:	e7a5      	b.n	800168e <__sfvwrite_r+0x1c6>
 8001742:	42bd      	cmp	r5, r7
 8001744:	d900      	bls.n	8001748 <__sfvwrite_r+0x280>
 8001746:	003d      	movs	r5, r7
 8001748:	002a      	movs	r2, r5
 800174a:	4649      	mov	r1, r9
 800174c:	f000 f998 	bl	8001a80 <memmove>
 8001750:	68a3      	ldr	r3, [r4, #8]
 8001752:	6822      	ldr	r2, [r4, #0]
 8001754:	1b5b      	subs	r3, r3, r5
 8001756:	1952      	adds	r2, r2, r5
 8001758:	60a3      	str	r3, [r4, #8]
 800175a:	6022      	str	r2, [r4, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d1ee      	bne.n	800173e <__sfvwrite_r+0x276>
 8001760:	0021      	movs	r1, r4
 8001762:	9800      	ldr	r0, [sp, #0]
 8001764:	f7ff fd4e 	bl	8001204 <_fflush_r>
 8001768:	2800      	cmp	r0, #0
 800176a:	d1b0      	bne.n	80016ce <__sfvwrite_r+0x206>
 800176c:	1b7f      	subs	r7, r7, r5
 800176e:	e78e      	b.n	800168e <__sfvwrite_r+0x1c6>
 8001770:	003d      	movs	r5, r7
 8001772:	46ba      	mov	sl, r7
 8001774:	e77f      	b.n	8001676 <__sfvwrite_r+0x1ae>
 8001776:	0021      	movs	r1, r4
 8001778:	9800      	ldr	r0, [sp, #0]
 800177a:	f7ff fd43 	bl	8001204 <_fflush_r>
 800177e:	2800      	cmp	r0, #0
 8001780:	d100      	bne.n	8001784 <__sfvwrite_r+0x2bc>
 8001782:	e713      	b.n	80015ac <__sfvwrite_r+0xe4>
 8001784:	e7a3      	b.n	80016ce <__sfvwrite_r+0x206>
 8001786:	465a      	mov	r2, fp
 8001788:	4651      	mov	r1, sl
 800178a:	f000 f979 	bl	8001a80 <memmove>
 800178e:	465a      	mov	r2, fp
 8001790:	68a3      	ldr	r3, [r4, #8]
 8001792:	465d      	mov	r5, fp
 8001794:	1a9b      	subs	r3, r3, r2
 8001796:	60a3      	str	r3, [r4, #8]
 8001798:	6823      	ldr	r3, [r4, #0]
 800179a:	445b      	add	r3, fp
 800179c:	6023      	str	r3, [r4, #0]
 800179e:	e700      	b.n	80015a2 <__sfvwrite_r+0xda>
 80017a0:	9800      	ldr	r0, [sp, #0]
 80017a2:	f000 f9cf 	bl	8001b44 <_realloc_r>
 80017a6:	1e05      	subs	r5, r0, #0
 80017a8:	d000      	beq.n	80017ac <__sfvwrite_r+0x2e4>
 80017aa:	e75a      	b.n	8001662 <__sfvwrite_r+0x19a>
 80017ac:	9d00      	ldr	r5, [sp, #0]
 80017ae:	6921      	ldr	r1, [r4, #16]
 80017b0:	0028      	movs	r0, r5
 80017b2:	f7fe ff0d 	bl	80005d0 <_free_r>
 80017b6:	2280      	movs	r2, #128	; 0x80
 80017b8:	89a3      	ldrh	r3, [r4, #12]
 80017ba:	4393      	bics	r3, r2
 80017bc:	3a74      	subs	r2, #116	; 0x74
 80017be:	b21b      	sxth	r3, r3
 80017c0:	602a      	str	r2, [r5, #0]
 80017c2:	e786      	b.n	80016d2 <__sfvwrite_r+0x20a>
 80017c4:	230c      	movs	r3, #12
 80017c6:	9a00      	ldr	r2, [sp, #0]
 80017c8:	6013      	str	r3, [r2, #0]
 80017ca:	220c      	movs	r2, #12
 80017cc:	5ea3      	ldrsh	r3, [r4, r2]
 80017ce:	e780      	b.n	80016d2 <__sfvwrite_r+0x20a>
 80017d0:	2001      	movs	r0, #1
 80017d2:	4240      	negs	r0, r0
 80017d4:	e6f4      	b.n	80015c0 <__sfvwrite_r+0xf8>
 80017d6:	46c0      	nop			; (mov r8, r8)
 80017d8:	7ffffc00 	.word	0x7ffffc00
 80017dc:	fffffb7f 	.word	0xfffffb7f
 80017e0:	7ffffffe 	.word	0x7ffffffe
 80017e4:	7fffffff 	.word	0x7fffffff

080017e8 <_fwalk>:
 80017e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ea:	46c6      	mov	lr, r8
 80017ec:	3048      	adds	r0, #72	; 0x48
 80017ee:	b500      	push	{lr}
 80017f0:	4688      	mov	r8, r1
 80017f2:	0007      	movs	r7, r0
 80017f4:	2600      	movs	r6, #0
 80017f6:	2800      	cmp	r0, #0
 80017f8:	d013      	beq.n	8001822 <_fwalk+0x3a>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68bc      	ldr	r4, [r7, #8]
 80017fe:	1e5d      	subs	r5, r3, #1
 8001800:	d40c      	bmi.n	800181c <_fwalk+0x34>
 8001802:	89a3      	ldrh	r3, [r4, #12]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d906      	bls.n	8001816 <_fwalk+0x2e>
 8001808:	220e      	movs	r2, #14
 800180a:	5ea3      	ldrsh	r3, [r4, r2]
 800180c:	3301      	adds	r3, #1
 800180e:	d002      	beq.n	8001816 <_fwalk+0x2e>
 8001810:	0020      	movs	r0, r4
 8001812:	47c0      	blx	r8
 8001814:	4306      	orrs	r6, r0
 8001816:	3468      	adds	r4, #104	; 0x68
 8001818:	3d01      	subs	r5, #1
 800181a:	d2f2      	bcs.n	8001802 <_fwalk+0x1a>
 800181c:	683f      	ldr	r7, [r7, #0]
 800181e:	2f00      	cmp	r7, #0
 8001820:	d1eb      	bne.n	80017fa <_fwalk+0x12>
 8001822:	0030      	movs	r0, r6
 8001824:	bc04      	pop	{r2}
 8001826:	4690      	mov	r8, r2
 8001828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800182a:	46c0      	nop			; (mov r8, r8)

0800182c <_fwalk_reent>:
 800182c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800182e:	4647      	mov	r7, r8
 8001830:	46ce      	mov	lr, r9
 8001832:	b580      	push	{r7, lr}
 8001834:	0007      	movs	r7, r0
 8001836:	3748      	adds	r7, #72	; 0x48
 8001838:	4680      	mov	r8, r0
 800183a:	4689      	mov	r9, r1
 800183c:	2600      	movs	r6, #0
 800183e:	2f00      	cmp	r7, #0
 8001840:	d014      	beq.n	800186c <_fwalk_reent+0x40>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	68bc      	ldr	r4, [r7, #8]
 8001846:	1e5d      	subs	r5, r3, #1
 8001848:	d40d      	bmi.n	8001866 <_fwalk_reent+0x3a>
 800184a:	89a3      	ldrh	r3, [r4, #12]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d907      	bls.n	8001860 <_fwalk_reent+0x34>
 8001850:	220e      	movs	r2, #14
 8001852:	5ea3      	ldrsh	r3, [r4, r2]
 8001854:	3301      	adds	r3, #1
 8001856:	d003      	beq.n	8001860 <_fwalk_reent+0x34>
 8001858:	0021      	movs	r1, r4
 800185a:	4640      	mov	r0, r8
 800185c:	47c8      	blx	r9
 800185e:	4306      	orrs	r6, r0
 8001860:	3468      	adds	r4, #104	; 0x68
 8001862:	3d01      	subs	r5, #1
 8001864:	d2f1      	bcs.n	800184a <_fwalk_reent+0x1e>
 8001866:	683f      	ldr	r7, [r7, #0]
 8001868:	2f00      	cmp	r7, #0
 800186a:	d1ea      	bne.n	8001842 <_fwalk_reent+0x16>
 800186c:	0030      	movs	r0, r6
 800186e:	bc0c      	pop	{r2, r3}
 8001870:	4690      	mov	r8, r2
 8001872:	4699      	mov	r9, r3
 8001874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001876:	46c0      	nop			; (mov r8, r8)

08001878 <__swhatbuf_r>:
 8001878:	b570      	push	{r4, r5, r6, lr}
 800187a:	000c      	movs	r4, r1
 800187c:	001d      	movs	r5, r3
 800187e:	230e      	movs	r3, #14
 8001880:	5ec9      	ldrsh	r1, [r1, r3]
 8001882:	b096      	sub	sp, #88	; 0x58
 8001884:	0016      	movs	r6, r2
 8001886:	2900      	cmp	r1, #0
 8001888:	db14      	blt.n	80018b4 <__swhatbuf_r+0x3c>
 800188a:	466a      	mov	r2, sp
 800188c:	f000 face 	bl	8001e2c <_fstat_r>
 8001890:	2800      	cmp	r0, #0
 8001892:	db0f      	blt.n	80018b4 <__swhatbuf_r+0x3c>
 8001894:	22f0      	movs	r2, #240	; 0xf0
 8001896:	9b01      	ldr	r3, [sp, #4]
 8001898:	0212      	lsls	r2, r2, #8
 800189a:	4013      	ands	r3, r2
 800189c:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <__swhatbuf_r+0x4c>)
 800189e:	4694      	mov	ip, r2
 80018a0:	4463      	add	r3, ip
 80018a2:	425a      	negs	r2, r3
 80018a4:	4153      	adcs	r3, r2
 80018a6:	602b      	str	r3, [r5, #0]
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	6033      	str	r3, [r6, #0]
 80018ae:	2000      	movs	r0, #0
 80018b0:	b016      	add	sp, #88	; 0x58
 80018b2:	bd70      	pop	{r4, r5, r6, pc}
 80018b4:	2300      	movs	r3, #0
 80018b6:	602b      	str	r3, [r5, #0]
 80018b8:	89a3      	ldrh	r3, [r4, #12]
 80018ba:	061b      	lsls	r3, r3, #24
 80018bc:	d5f4      	bpl.n	80018a8 <__swhatbuf_r+0x30>
 80018be:	2340      	movs	r3, #64	; 0x40
 80018c0:	6033      	str	r3, [r6, #0]
 80018c2:	e7f4      	b.n	80018ae <__swhatbuf_r+0x36>
 80018c4:	ffffe000 	.word	0xffffe000

080018c8 <__smakebuf_r>:
 80018c8:	b570      	push	{r4, r5, r6, lr}
 80018ca:	898b      	ldrh	r3, [r1, #12]
 80018cc:	b082      	sub	sp, #8
 80018ce:	0006      	movs	r6, r0
 80018d0:	000c      	movs	r4, r1
 80018d2:	079b      	lsls	r3, r3, #30
 80018d4:	d507      	bpl.n	80018e6 <__smakebuf_r+0x1e>
 80018d6:	0023      	movs	r3, r4
 80018d8:	3347      	adds	r3, #71	; 0x47
 80018da:	6023      	str	r3, [r4, #0]
 80018dc:	6123      	str	r3, [r4, #16]
 80018de:	2301      	movs	r3, #1
 80018e0:	6163      	str	r3, [r4, #20]
 80018e2:	b002      	add	sp, #8
 80018e4:	bd70      	pop	{r4, r5, r6, pc}
 80018e6:	ab01      	add	r3, sp, #4
 80018e8:	466a      	mov	r2, sp
 80018ea:	f7ff ffc5 	bl	8001878 <__swhatbuf_r>
 80018ee:	9900      	ldr	r1, [sp, #0]
 80018f0:	0005      	movs	r5, r0
 80018f2:	0030      	movs	r0, r6
 80018f4:	f7fe fec2 	bl	800067c <_malloc_r>
 80018f8:	2800      	cmp	r0, #0
 80018fa:	d010      	beq.n	800191e <__smakebuf_r+0x56>
 80018fc:	2280      	movs	r2, #128	; 0x80
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <__smakebuf_r+0x8c>)
 8001900:	62b3      	str	r3, [r6, #40]	; 0x28
 8001902:	89a3      	ldrh	r3, [r4, #12]
 8001904:	6020      	str	r0, [r4, #0]
 8001906:	4313      	orrs	r3, r2
 8001908:	9a00      	ldr	r2, [sp, #0]
 800190a:	b21b      	sxth	r3, r3
 800190c:	6162      	str	r2, [r4, #20]
 800190e:	9a01      	ldr	r2, [sp, #4]
 8001910:	81a3      	strh	r3, [r4, #12]
 8001912:	6120      	str	r0, [r4, #16]
 8001914:	2a00      	cmp	r2, #0
 8001916:	d10c      	bne.n	8001932 <__smakebuf_r+0x6a>
 8001918:	432b      	orrs	r3, r5
 800191a:	81a3      	strh	r3, [r4, #12]
 800191c:	e7e1      	b.n	80018e2 <__smakebuf_r+0x1a>
 800191e:	220c      	movs	r2, #12
 8001920:	5ea3      	ldrsh	r3, [r4, r2]
 8001922:	059a      	lsls	r2, r3, #22
 8001924:	d4dd      	bmi.n	80018e2 <__smakebuf_r+0x1a>
 8001926:	2203      	movs	r2, #3
 8001928:	4393      	bics	r3, r2
 800192a:	2202      	movs	r2, #2
 800192c:	4313      	orrs	r3, r2
 800192e:	81a3      	strh	r3, [r4, #12]
 8001930:	e7d1      	b.n	80018d6 <__smakebuf_r+0xe>
 8001932:	230e      	movs	r3, #14
 8001934:	5ee1      	ldrsh	r1, [r4, r3]
 8001936:	0030      	movs	r0, r6
 8001938:	f000 fa8c 	bl	8001e54 <_isatty_r>
 800193c:	2800      	cmp	r0, #0
 800193e:	d102      	bne.n	8001946 <__smakebuf_r+0x7e>
 8001940:	220c      	movs	r2, #12
 8001942:	5ea3      	ldrsh	r3, [r4, r2]
 8001944:	e7e8      	b.n	8001918 <__smakebuf_r+0x50>
 8001946:	2203      	movs	r2, #3
 8001948:	89a3      	ldrh	r3, [r4, #12]
 800194a:	4393      	bics	r3, r2
 800194c:	2201      	movs	r2, #1
 800194e:	4313      	orrs	r3, r2
 8001950:	b21b      	sxth	r3, r3
 8001952:	e7e1      	b.n	8001918 <__smakebuf_r+0x50>
 8001954:	0800128d 	.word	0x0800128d

08001958 <memchr>:
 8001958:	b570      	push	{r4, r5, r6, lr}
 800195a:	b2cd      	uxtb	r5, r1
 800195c:	0783      	lsls	r3, r0, #30
 800195e:	d034      	beq.n	80019ca <memchr+0x72>
 8001960:	1e53      	subs	r3, r2, #1
 8001962:	2a00      	cmp	r2, #0
 8001964:	d01b      	beq.n	800199e <memchr+0x46>
 8001966:	7802      	ldrb	r2, [r0, #0]
 8001968:	42aa      	cmp	r2, r5
 800196a:	d019      	beq.n	80019a0 <memchr+0x48>
 800196c:	2403      	movs	r4, #3
 800196e:	e004      	b.n	800197a <memchr+0x22>
 8001970:	3b01      	subs	r3, #1
 8001972:	d314      	bcc.n	800199e <memchr+0x46>
 8001974:	7802      	ldrb	r2, [r0, #0]
 8001976:	42aa      	cmp	r2, r5
 8001978:	d012      	beq.n	80019a0 <memchr+0x48>
 800197a:	3001      	adds	r0, #1
 800197c:	4220      	tst	r0, r4
 800197e:	d1f7      	bne.n	8001970 <memchr+0x18>
 8001980:	2b03      	cmp	r3, #3
 8001982:	d80e      	bhi.n	80019a2 <memchr+0x4a>
 8001984:	2b00      	cmp	r3, #0
 8001986:	d00a      	beq.n	800199e <memchr+0x46>
 8001988:	7802      	ldrb	r2, [r0, #0]
 800198a:	42aa      	cmp	r2, r5
 800198c:	d008      	beq.n	80019a0 <memchr+0x48>
 800198e:	18c3      	adds	r3, r0, r3
 8001990:	e002      	b.n	8001998 <memchr+0x40>
 8001992:	7802      	ldrb	r2, [r0, #0]
 8001994:	42aa      	cmp	r2, r5
 8001996:	d003      	beq.n	80019a0 <memchr+0x48>
 8001998:	3001      	adds	r0, #1
 800199a:	4283      	cmp	r3, r0
 800199c:	d1f9      	bne.n	8001992 <memchr+0x3a>
 800199e:	2000      	movs	r0, #0
 80019a0:	bd70      	pop	{r4, r5, r6, pc}
 80019a2:	22ff      	movs	r2, #255	; 0xff
 80019a4:	060c      	lsls	r4, r1, #24
 80019a6:	0c24      	lsrs	r4, r4, #16
 80019a8:	4011      	ands	r1, r2
 80019aa:	4321      	orrs	r1, r4
 80019ac:	040c      	lsls	r4, r1, #16
 80019ae:	4e08      	ldr	r6, [pc, #32]	; (80019d0 <memchr+0x78>)
 80019b0:	430c      	orrs	r4, r1
 80019b2:	6802      	ldr	r2, [r0, #0]
 80019b4:	4907      	ldr	r1, [pc, #28]	; (80019d4 <memchr+0x7c>)
 80019b6:	4062      	eors	r2, r4
 80019b8:	1851      	adds	r1, r2, r1
 80019ba:	4391      	bics	r1, r2
 80019bc:	4231      	tst	r1, r6
 80019be:	d1e3      	bne.n	8001988 <memchr+0x30>
 80019c0:	3b04      	subs	r3, #4
 80019c2:	3004      	adds	r0, #4
 80019c4:	2b03      	cmp	r3, #3
 80019c6:	d8f4      	bhi.n	80019b2 <memchr+0x5a>
 80019c8:	e7dc      	b.n	8001984 <memchr+0x2c>
 80019ca:	0013      	movs	r3, r2
 80019cc:	e7d8      	b.n	8001980 <memchr+0x28>
 80019ce:	46c0      	nop			; (mov r8, r8)
 80019d0:	80808080 	.word	0x80808080
 80019d4:	fefefeff 	.word	0xfefefeff

080019d8 <memcpy>:
 80019d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019da:	46c6      	mov	lr, r8
 80019dc:	b500      	push	{lr}
 80019de:	2a0f      	cmp	r2, #15
 80019e0:	d943      	bls.n	8001a6a <memcpy+0x92>
 80019e2:	000b      	movs	r3, r1
 80019e4:	2603      	movs	r6, #3
 80019e6:	4303      	orrs	r3, r0
 80019e8:	401e      	ands	r6, r3
 80019ea:	000c      	movs	r4, r1
 80019ec:	0003      	movs	r3, r0
 80019ee:	2e00      	cmp	r6, #0
 80019f0:	d140      	bne.n	8001a74 <memcpy+0x9c>
 80019f2:	0015      	movs	r5, r2
 80019f4:	3d10      	subs	r5, #16
 80019f6:	092d      	lsrs	r5, r5, #4
 80019f8:	46ac      	mov	ip, r5
 80019fa:	012d      	lsls	r5, r5, #4
 80019fc:	46a8      	mov	r8, r5
 80019fe:	4480      	add	r8, r0
 8001a00:	e000      	b.n	8001a04 <memcpy+0x2c>
 8001a02:	003b      	movs	r3, r7
 8001a04:	6867      	ldr	r7, [r4, #4]
 8001a06:	6825      	ldr	r5, [r4, #0]
 8001a08:	605f      	str	r7, [r3, #4]
 8001a0a:	68e7      	ldr	r7, [r4, #12]
 8001a0c:	601d      	str	r5, [r3, #0]
 8001a0e:	60df      	str	r7, [r3, #12]
 8001a10:	001f      	movs	r7, r3
 8001a12:	68a5      	ldr	r5, [r4, #8]
 8001a14:	3710      	adds	r7, #16
 8001a16:	609d      	str	r5, [r3, #8]
 8001a18:	3410      	adds	r4, #16
 8001a1a:	4543      	cmp	r3, r8
 8001a1c:	d1f1      	bne.n	8001a02 <memcpy+0x2a>
 8001a1e:	4665      	mov	r5, ip
 8001a20:	230f      	movs	r3, #15
 8001a22:	240c      	movs	r4, #12
 8001a24:	3501      	adds	r5, #1
 8001a26:	012d      	lsls	r5, r5, #4
 8001a28:	1949      	adds	r1, r1, r5
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	1945      	adds	r5, r0, r5
 8001a2e:	4214      	tst	r4, r2
 8001a30:	d023      	beq.n	8001a7a <memcpy+0xa2>
 8001a32:	598c      	ldr	r4, [r1, r6]
 8001a34:	51ac      	str	r4, [r5, r6]
 8001a36:	3604      	adds	r6, #4
 8001a38:	1b9c      	subs	r4, r3, r6
 8001a3a:	2c03      	cmp	r4, #3
 8001a3c:	d8f9      	bhi.n	8001a32 <memcpy+0x5a>
 8001a3e:	2403      	movs	r4, #3
 8001a40:	3b04      	subs	r3, #4
 8001a42:	089b      	lsrs	r3, r3, #2
 8001a44:	3301      	adds	r3, #1
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4022      	ands	r2, r4
 8001a4a:	18ed      	adds	r5, r5, r3
 8001a4c:	18c9      	adds	r1, r1, r3
 8001a4e:	1e56      	subs	r6, r2, #1
 8001a50:	2a00      	cmp	r2, #0
 8001a52:	d007      	beq.n	8001a64 <memcpy+0x8c>
 8001a54:	2300      	movs	r3, #0
 8001a56:	e000      	b.n	8001a5a <memcpy+0x82>
 8001a58:	0023      	movs	r3, r4
 8001a5a:	5cca      	ldrb	r2, [r1, r3]
 8001a5c:	1c5c      	adds	r4, r3, #1
 8001a5e:	54ea      	strb	r2, [r5, r3]
 8001a60:	429e      	cmp	r6, r3
 8001a62:	d1f9      	bne.n	8001a58 <memcpy+0x80>
 8001a64:	bc04      	pop	{r2}
 8001a66:	4690      	mov	r8, r2
 8001a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a6a:	0005      	movs	r5, r0
 8001a6c:	1e56      	subs	r6, r2, #1
 8001a6e:	2a00      	cmp	r2, #0
 8001a70:	d1f0      	bne.n	8001a54 <memcpy+0x7c>
 8001a72:	e7f7      	b.n	8001a64 <memcpy+0x8c>
 8001a74:	1e56      	subs	r6, r2, #1
 8001a76:	0005      	movs	r5, r0
 8001a78:	e7ec      	b.n	8001a54 <memcpy+0x7c>
 8001a7a:	001a      	movs	r2, r3
 8001a7c:	e7f6      	b.n	8001a6c <memcpy+0x94>
 8001a7e:	46c0      	nop			; (mov r8, r8)

08001a80 <memmove>:
 8001a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a82:	46c6      	mov	lr, r8
 8001a84:	b500      	push	{lr}
 8001a86:	4288      	cmp	r0, r1
 8001a88:	d90c      	bls.n	8001aa4 <memmove+0x24>
 8001a8a:	188b      	adds	r3, r1, r2
 8001a8c:	4298      	cmp	r0, r3
 8001a8e:	d209      	bcs.n	8001aa4 <memmove+0x24>
 8001a90:	1e53      	subs	r3, r2, #1
 8001a92:	2a00      	cmp	r2, #0
 8001a94:	d003      	beq.n	8001a9e <memmove+0x1e>
 8001a96:	5cca      	ldrb	r2, [r1, r3]
 8001a98:	54c2      	strb	r2, [r0, r3]
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	d2fb      	bcs.n	8001a96 <memmove+0x16>
 8001a9e:	bc04      	pop	{r2}
 8001aa0:	4690      	mov	r8, r2
 8001aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aa4:	2a0f      	cmp	r2, #15
 8001aa6:	d80c      	bhi.n	8001ac2 <memmove+0x42>
 8001aa8:	0005      	movs	r5, r0
 8001aaa:	1e56      	subs	r6, r2, #1
 8001aac:	2a00      	cmp	r2, #0
 8001aae:	d0f6      	beq.n	8001a9e <memmove+0x1e>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	e000      	b.n	8001ab6 <memmove+0x36>
 8001ab4:	0023      	movs	r3, r4
 8001ab6:	5cca      	ldrb	r2, [r1, r3]
 8001ab8:	1c5c      	adds	r4, r3, #1
 8001aba:	54ea      	strb	r2, [r5, r3]
 8001abc:	429e      	cmp	r6, r3
 8001abe:	d1f9      	bne.n	8001ab4 <memmove+0x34>
 8001ac0:	e7ed      	b.n	8001a9e <memmove+0x1e>
 8001ac2:	000b      	movs	r3, r1
 8001ac4:	2603      	movs	r6, #3
 8001ac6:	4303      	orrs	r3, r0
 8001ac8:	401e      	ands	r6, r3
 8001aca:	000c      	movs	r4, r1
 8001acc:	0003      	movs	r3, r0
 8001ace:	2e00      	cmp	r6, #0
 8001ad0:	d12e      	bne.n	8001b30 <memmove+0xb0>
 8001ad2:	0015      	movs	r5, r2
 8001ad4:	3d10      	subs	r5, #16
 8001ad6:	092d      	lsrs	r5, r5, #4
 8001ad8:	46ac      	mov	ip, r5
 8001ada:	012d      	lsls	r5, r5, #4
 8001adc:	46a8      	mov	r8, r5
 8001ade:	4480      	add	r8, r0
 8001ae0:	e000      	b.n	8001ae4 <memmove+0x64>
 8001ae2:	002b      	movs	r3, r5
 8001ae4:	001d      	movs	r5, r3
 8001ae6:	6827      	ldr	r7, [r4, #0]
 8001ae8:	3510      	adds	r5, #16
 8001aea:	601f      	str	r7, [r3, #0]
 8001aec:	6867      	ldr	r7, [r4, #4]
 8001aee:	605f      	str	r7, [r3, #4]
 8001af0:	68a7      	ldr	r7, [r4, #8]
 8001af2:	609f      	str	r7, [r3, #8]
 8001af4:	68e7      	ldr	r7, [r4, #12]
 8001af6:	3410      	adds	r4, #16
 8001af8:	60df      	str	r7, [r3, #12]
 8001afa:	4543      	cmp	r3, r8
 8001afc:	d1f1      	bne.n	8001ae2 <memmove+0x62>
 8001afe:	4665      	mov	r5, ip
 8001b00:	230f      	movs	r3, #15
 8001b02:	240c      	movs	r4, #12
 8001b04:	3501      	adds	r5, #1
 8001b06:	012d      	lsls	r5, r5, #4
 8001b08:	1949      	adds	r1, r1, r5
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	1945      	adds	r5, r0, r5
 8001b0e:	4214      	tst	r4, r2
 8001b10:	d011      	beq.n	8001b36 <memmove+0xb6>
 8001b12:	598c      	ldr	r4, [r1, r6]
 8001b14:	51ac      	str	r4, [r5, r6]
 8001b16:	3604      	adds	r6, #4
 8001b18:	1b9c      	subs	r4, r3, r6
 8001b1a:	2c03      	cmp	r4, #3
 8001b1c:	d8f9      	bhi.n	8001b12 <memmove+0x92>
 8001b1e:	2403      	movs	r4, #3
 8001b20:	3b04      	subs	r3, #4
 8001b22:	089b      	lsrs	r3, r3, #2
 8001b24:	3301      	adds	r3, #1
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	18ed      	adds	r5, r5, r3
 8001b2a:	18c9      	adds	r1, r1, r3
 8001b2c:	4022      	ands	r2, r4
 8001b2e:	e7bc      	b.n	8001aaa <memmove+0x2a>
 8001b30:	1e56      	subs	r6, r2, #1
 8001b32:	0005      	movs	r5, r0
 8001b34:	e7bc      	b.n	8001ab0 <memmove+0x30>
 8001b36:	001a      	movs	r2, r3
 8001b38:	e7b7      	b.n	8001aaa <memmove+0x2a>
 8001b3a:	46c0      	nop			; (mov r8, r8)

08001b3c <__malloc_lock>:
 8001b3c:	4770      	bx	lr
 8001b3e:	46c0      	nop			; (mov r8, r8)

08001b40 <__malloc_unlock>:
 8001b40:	4770      	bx	lr
 8001b42:	46c0      	nop			; (mov r8, r8)

08001b44 <_realloc_r>:
 8001b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b46:	0007      	movs	r7, r0
 8001b48:	000c      	movs	r4, r1
 8001b4a:	0015      	movs	r5, r2
 8001b4c:	2900      	cmp	r1, #0
 8001b4e:	d01b      	beq.n	8001b88 <_realloc_r+0x44>
 8001b50:	2a00      	cmp	r2, #0
 8001b52:	d015      	beq.n	8001b80 <_realloc_r+0x3c>
 8001b54:	f000 f9a4 	bl	8001ea0 <_malloc_usable_size_r>
 8001b58:	0026      	movs	r6, r4
 8001b5a:	42a8      	cmp	r0, r5
 8001b5c:	d301      	bcc.n	8001b62 <_realloc_r+0x1e>
 8001b5e:	0030      	movs	r0, r6
 8001b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b62:	0029      	movs	r1, r5
 8001b64:	0038      	movs	r0, r7
 8001b66:	f7fe fd89 	bl	800067c <_malloc_r>
 8001b6a:	1e06      	subs	r6, r0, #0
 8001b6c:	d0f7      	beq.n	8001b5e <_realloc_r+0x1a>
 8001b6e:	0021      	movs	r1, r4
 8001b70:	002a      	movs	r2, r5
 8001b72:	f7ff ff31 	bl	80019d8 <memcpy>
 8001b76:	0021      	movs	r1, r4
 8001b78:	0038      	movs	r0, r7
 8001b7a:	f7fe fd29 	bl	80005d0 <_free_r>
 8001b7e:	e7ee      	b.n	8001b5e <_realloc_r+0x1a>
 8001b80:	f7fe fd26 	bl	80005d0 <_free_r>
 8001b84:	2600      	movs	r6, #0
 8001b86:	e7ea      	b.n	8001b5e <_realloc_r+0x1a>
 8001b88:	0011      	movs	r1, r2
 8001b8a:	f7fe fd77 	bl	800067c <_malloc_r>
 8001b8e:	0006      	movs	r6, r0
 8001b90:	e7e5      	b.n	8001b5e <_realloc_r+0x1a>
 8001b92:	46c0      	nop			; (mov r8, r8)

08001b94 <_init_signal_r.part.0>:
 8001b94:	b510      	push	{r4, lr}
 8001b96:	2180      	movs	r1, #128	; 0x80
 8001b98:	0004      	movs	r4, r0
 8001b9a:	f7fe fd6f 	bl	800067c <_malloc_r>
 8001b9e:	6460      	str	r0, [r4, #68]	; 0x44
 8001ba0:	2800      	cmp	r0, #0
 8001ba2:	d007      	beq.n	8001bb4 <_init_signal_r.part.0+0x20>
 8001ba4:	0002      	movs	r2, r0
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	3280      	adds	r2, #128	; 0x80
 8001baa:	c008      	stmia	r0!, {r3}
 8001bac:	4290      	cmp	r0, r2
 8001bae:	d1fc      	bne.n	8001baa <_init_signal_r.part.0+0x16>
 8001bb0:	2000      	movs	r0, #0
 8001bb2:	bd10      	pop	{r4, pc}
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	4240      	negs	r0, r0
 8001bb8:	e7fb      	b.n	8001bb2 <_init_signal_r.part.0+0x1e>
 8001bba:	46c0      	nop			; (mov r8, r8)

08001bbc <_init_signal_r>:
 8001bbc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001bbe:	b510      	push	{r4, lr}
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	2a00      	cmp	r2, #0
 8001bc4:	d001      	beq.n	8001bca <_init_signal_r+0xe>
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	bd10      	pop	{r4, pc}
 8001bca:	f7ff ffe3 	bl	8001b94 <_init_signal_r.part.0>
 8001bce:	0003      	movs	r3, r0
 8001bd0:	e7f9      	b.n	8001bc6 <_init_signal_r+0xa>
 8001bd2:	46c0      	nop			; (mov r8, r8)

08001bd4 <_signal_r>:
 8001bd4:	b570      	push	{r4, r5, r6, lr}
 8001bd6:	0005      	movs	r5, r0
 8001bd8:	000c      	movs	r4, r1
 8001bda:	0016      	movs	r6, r2
 8001bdc:	291f      	cmp	r1, #31
 8001bde:	d807      	bhi.n	8001bf0 <_signal_r+0x1c>
 8001be0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d009      	beq.n	8001bfa <_signal_r+0x26>
 8001be6:	00a4      	lsls	r4, r4, #2
 8001be8:	191b      	adds	r3, r3, r4
 8001bea:	6818      	ldr	r0, [r3, #0]
 8001bec:	601e      	str	r6, [r3, #0]
 8001bee:	bd70      	pop	{r4, r5, r6, pc}
 8001bf0:	2316      	movs	r3, #22
 8001bf2:	6003      	str	r3, [r0, #0]
 8001bf4:	2001      	movs	r0, #1
 8001bf6:	4240      	negs	r0, r0
 8001bf8:	e7f9      	b.n	8001bee <_signal_r+0x1a>
 8001bfa:	f7ff ffcb 	bl	8001b94 <_init_signal_r.part.0>
 8001bfe:	2800      	cmp	r0, #0
 8001c00:	d101      	bne.n	8001c06 <_signal_r+0x32>
 8001c02:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001c04:	e7ef      	b.n	8001be6 <_signal_r+0x12>
 8001c06:	2001      	movs	r0, #1
 8001c08:	4240      	negs	r0, r0
 8001c0a:	e7f0      	b.n	8001bee <_signal_r+0x1a>

08001c0c <_raise_r>:
 8001c0c:	b570      	push	{r4, r5, r6, lr}
 8001c0e:	0005      	movs	r5, r0
 8001c10:	000c      	movs	r4, r1
 8001c12:	291f      	cmp	r1, #31
 8001c14:	d820      	bhi.n	8001c58 <_raise_r+0x4c>
 8001c16:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00e      	beq.n	8001c3a <_raise_r+0x2e>
 8001c1c:	008a      	lsls	r2, r1, #2
 8001c1e:	189b      	adds	r3, r3, r2
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	2a00      	cmp	r2, #0
 8001c24:	d009      	beq.n	8001c3a <_raise_r+0x2e>
 8001c26:	2a01      	cmp	r2, #1
 8001c28:	d014      	beq.n	8001c54 <_raise_r+0x48>
 8001c2a:	1c51      	adds	r1, r2, #1
 8001c2c:	d00e      	beq.n	8001c4c <_raise_r+0x40>
 8001c2e:	2100      	movs	r1, #0
 8001c30:	0020      	movs	r0, r4
 8001c32:	6019      	str	r1, [r3, #0]
 8001c34:	4790      	blx	r2
 8001c36:	2000      	movs	r0, #0
 8001c38:	bd70      	pop	{r4, r5, r6, pc}
 8001c3a:	0028      	movs	r0, r5
 8001c3c:	f000 f87a 	bl	8001d34 <_getpid_r>
 8001c40:	0022      	movs	r2, r4
 8001c42:	0001      	movs	r1, r0
 8001c44:	0028      	movs	r0, r5
 8001c46:	f000 f861 	bl	8001d0c <_kill_r>
 8001c4a:	e7f5      	b.n	8001c38 <_raise_r+0x2c>
 8001c4c:	2316      	movs	r3, #22
 8001c4e:	6003      	str	r3, [r0, #0]
 8001c50:	2001      	movs	r0, #1
 8001c52:	e7f1      	b.n	8001c38 <_raise_r+0x2c>
 8001c54:	2000      	movs	r0, #0
 8001c56:	e7ef      	b.n	8001c38 <_raise_r+0x2c>
 8001c58:	2316      	movs	r3, #22
 8001c5a:	6003      	str	r3, [r0, #0]
 8001c5c:	2001      	movs	r0, #1
 8001c5e:	4240      	negs	r0, r0
 8001c60:	e7ea      	b.n	8001c38 <_raise_r+0x2c>
 8001c62:	46c0      	nop			; (mov r8, r8)

08001c64 <__sigtramp_r>:
 8001c64:	b570      	push	{r4, r5, r6, lr}
 8001c66:	0005      	movs	r5, r0
 8001c68:	000c      	movs	r4, r1
 8001c6a:	291f      	cmp	r1, #31
 8001c6c:	d81d      	bhi.n	8001caa <__sigtramp_r+0x46>
 8001c6e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d010      	beq.n	8001c96 <__sigtramp_r+0x32>
 8001c74:	00a2      	lsls	r2, r4, #2
 8001c76:	189b      	adds	r3, r3, r2
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	2a00      	cmp	r2, #0
 8001c7c:	d009      	beq.n	8001c92 <__sigtramp_r+0x2e>
 8001c7e:	1c51      	adds	r1, r2, #1
 8001c80:	d011      	beq.n	8001ca6 <__sigtramp_r+0x42>
 8001c82:	2a01      	cmp	r2, #1
 8001c84:	d00d      	beq.n	8001ca2 <__sigtramp_r+0x3e>
 8001c86:	2100      	movs	r1, #0
 8001c88:	0020      	movs	r0, r4
 8001c8a:	6019      	str	r1, [r3, #0]
 8001c8c:	4790      	blx	r2
 8001c8e:	2000      	movs	r0, #0
 8001c90:	bd70      	pop	{r4, r5, r6, pc}
 8001c92:	2001      	movs	r0, #1
 8001c94:	e7fc      	b.n	8001c90 <__sigtramp_r+0x2c>
 8001c96:	f7ff ff7d 	bl	8001b94 <_init_signal_r.part.0>
 8001c9a:	2800      	cmp	r0, #0
 8001c9c:	d105      	bne.n	8001caa <__sigtramp_r+0x46>
 8001c9e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001ca0:	e7e8      	b.n	8001c74 <__sigtramp_r+0x10>
 8001ca2:	2003      	movs	r0, #3
 8001ca4:	e7f4      	b.n	8001c90 <__sigtramp_r+0x2c>
 8001ca6:	2002      	movs	r0, #2
 8001ca8:	e7f2      	b.n	8001c90 <__sigtramp_r+0x2c>
 8001caa:	2001      	movs	r0, #1
 8001cac:	4240      	negs	r0, r0
 8001cae:	e7ef      	b.n	8001c90 <__sigtramp_r+0x2c>

08001cb0 <raise>:
 8001cb0:	b510      	push	{r4, lr}
 8001cb2:	4b03      	ldr	r3, [pc, #12]	; (8001cc0 <raise+0x10>)
 8001cb4:	0001      	movs	r1, r0
 8001cb6:	6818      	ldr	r0, [r3, #0]
 8001cb8:	f7ff ffa8 	bl	8001c0c <_raise_r>
 8001cbc:	bd10      	pop	{r4, pc}
 8001cbe:	46c0      	nop			; (mov r8, r8)
 8001cc0:	20000014 	.word	0x20000014

08001cc4 <signal>:
 8001cc4:	b510      	push	{r4, lr}
 8001cc6:	4b04      	ldr	r3, [pc, #16]	; (8001cd8 <signal+0x14>)
 8001cc8:	000a      	movs	r2, r1
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	0001      	movs	r1, r0
 8001cce:	0018      	movs	r0, r3
 8001cd0:	f7ff ff80 	bl	8001bd4 <_signal_r>
 8001cd4:	bd10      	pop	{r4, pc}
 8001cd6:	46c0      	nop			; (mov r8, r8)
 8001cd8:	20000014 	.word	0x20000014

08001cdc <_init_signal>:
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <_init_signal+0x18>)
 8001cde:	b510      	push	{r4, lr}
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ce6:	2a00      	cmp	r2, #0
 8001ce8:	d000      	beq.n	8001cec <_init_signal+0x10>
 8001cea:	bd10      	pop	{r4, pc}
 8001cec:	0018      	movs	r0, r3
 8001cee:	f7ff ff51 	bl	8001b94 <_init_signal_r.part.0>
 8001cf2:	e7fa      	b.n	8001cea <_init_signal+0xe>
 8001cf4:	20000014 	.word	0x20000014

08001cf8 <__sigtramp>:
 8001cf8:	b510      	push	{r4, lr}
 8001cfa:	4b03      	ldr	r3, [pc, #12]	; (8001d08 <__sigtramp+0x10>)
 8001cfc:	0001      	movs	r1, r0
 8001cfe:	6818      	ldr	r0, [r3, #0]
 8001d00:	f7ff ffb0 	bl	8001c64 <__sigtramp_r>
 8001d04:	bd10      	pop	{r4, pc}
 8001d06:	46c0      	nop			; (mov r8, r8)
 8001d08:	20000014 	.word	0x20000014

08001d0c <_kill_r>:
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	b570      	push	{r4, r5, r6, lr}
 8001d10:	4c07      	ldr	r4, [pc, #28]	; (8001d30 <_kill_r+0x24>)
 8001d12:	0005      	movs	r5, r0
 8001d14:	0008      	movs	r0, r1
 8001d16:	0011      	movs	r1, r2
 8001d18:	6023      	str	r3, [r4, #0]
 8001d1a:	f000 fa11 	bl	8002140 <_kill>
 8001d1e:	1c43      	adds	r3, r0, #1
 8001d20:	d000      	beq.n	8001d24 <_kill_r+0x18>
 8001d22:	bd70      	pop	{r4, r5, r6, pc}
 8001d24:	6823      	ldr	r3, [r4, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d0fb      	beq.n	8001d22 <_kill_r+0x16>
 8001d2a:	602b      	str	r3, [r5, #0]
 8001d2c:	e7f9      	b.n	8001d22 <_kill_r+0x16>
 8001d2e:	46c0      	nop			; (mov r8, r8)
 8001d30:	20000218 	.word	0x20000218

08001d34 <_getpid_r>:
 8001d34:	b510      	push	{r4, lr}
 8001d36:	f000 f9f3 	bl	8002120 <_getpid>
 8001d3a:	bd10      	pop	{r4, pc}

08001d3c <__sread>:
 8001d3c:	b570      	push	{r4, r5, r6, lr}
 8001d3e:	000c      	movs	r4, r1
 8001d40:	250e      	movs	r5, #14
 8001d42:	5f49      	ldrsh	r1, [r1, r5]
 8001d44:	f000 f8b6 	bl	8001eb4 <_read_r>
 8001d48:	2800      	cmp	r0, #0
 8001d4a:	db03      	blt.n	8001d54 <__sread+0x18>
 8001d4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001d4e:	181b      	adds	r3, r3, r0
 8001d50:	6563      	str	r3, [r4, #84]	; 0x54
 8001d52:	bd70      	pop	{r4, r5, r6, pc}
 8001d54:	89a3      	ldrh	r3, [r4, #12]
 8001d56:	4a02      	ldr	r2, [pc, #8]	; (8001d60 <__sread+0x24>)
 8001d58:	4013      	ands	r3, r2
 8001d5a:	81a3      	strh	r3, [r4, #12]
 8001d5c:	e7f9      	b.n	8001d52 <__sread+0x16>
 8001d5e:	46c0      	nop			; (mov r8, r8)
 8001d60:	ffffefff 	.word	0xffffefff

08001d64 <__seofread>:
 8001d64:	2000      	movs	r0, #0
 8001d66:	4770      	bx	lr

08001d68 <__swrite>:
 8001d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d6a:	0016      	movs	r6, r2
 8001d6c:	001f      	movs	r7, r3
 8001d6e:	220c      	movs	r2, #12
 8001d70:	5e8b      	ldrsh	r3, [r1, r2]
 8001d72:	000c      	movs	r4, r1
 8001d74:	0005      	movs	r5, r0
 8001d76:	220e      	movs	r2, #14
 8001d78:	5e89      	ldrsh	r1, [r1, r2]
 8001d7a:	05da      	lsls	r2, r3, #23
 8001d7c:	d408      	bmi.n	8001d90 <__swrite+0x28>
 8001d7e:	4a09      	ldr	r2, [pc, #36]	; (8001da4 <__swrite+0x3c>)
 8001d80:	0028      	movs	r0, r5
 8001d82:	4013      	ands	r3, r2
 8001d84:	81a3      	strh	r3, [r4, #12]
 8001d86:	0032      	movs	r2, r6
 8001d88:	003b      	movs	r3, r7
 8001d8a:	f000 f829 	bl	8001de0 <_write_r>
 8001d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d90:	2200      	movs	r2, #0
 8001d92:	2302      	movs	r3, #2
 8001d94:	f000 f870 	bl	8001e78 <_lseek_r>
 8001d98:	220c      	movs	r2, #12
 8001d9a:	5ea3      	ldrsh	r3, [r4, r2]
 8001d9c:	220e      	movs	r2, #14
 8001d9e:	5ea1      	ldrsh	r1, [r4, r2]
 8001da0:	e7ed      	b.n	8001d7e <__swrite+0x16>
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	ffffefff 	.word	0xffffefff

08001da8 <__sseek>:
 8001da8:	b570      	push	{r4, r5, r6, lr}
 8001daa:	000c      	movs	r4, r1
 8001dac:	250e      	movs	r5, #14
 8001dae:	5f49      	ldrsh	r1, [r1, r5]
 8001db0:	f000 f862 	bl	8001e78 <_lseek_r>
 8001db4:	1c43      	adds	r3, r0, #1
 8001db6:	d006      	beq.n	8001dc6 <__sseek+0x1e>
 8001db8:	2380      	movs	r3, #128	; 0x80
 8001dba:	89a2      	ldrh	r2, [r4, #12]
 8001dbc:	015b      	lsls	r3, r3, #5
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	81a3      	strh	r3, [r4, #12]
 8001dc2:	6560      	str	r0, [r4, #84]	; 0x54
 8001dc4:	bd70      	pop	{r4, r5, r6, pc}
 8001dc6:	89a3      	ldrh	r3, [r4, #12]
 8001dc8:	4a01      	ldr	r2, [pc, #4]	; (8001dd0 <__sseek+0x28>)
 8001dca:	4013      	ands	r3, r2
 8001dcc:	81a3      	strh	r3, [r4, #12]
 8001dce:	e7f9      	b.n	8001dc4 <__sseek+0x1c>
 8001dd0:	ffffefff 	.word	0xffffefff

08001dd4 <__sclose>:
 8001dd4:	b510      	push	{r4, lr}
 8001dd6:	230e      	movs	r3, #14
 8001dd8:	5ec9      	ldrsh	r1, [r1, r3]
 8001dda:	f000 f815 	bl	8001e08 <_close_r>
 8001dde:	bd10      	pop	{r4, pc}

08001de0 <_write_r>:
 8001de0:	b570      	push	{r4, r5, r6, lr}
 8001de2:	0005      	movs	r5, r0
 8001de4:	0008      	movs	r0, r1
 8001de6:	0011      	movs	r1, r2
 8001de8:	2200      	movs	r2, #0
 8001dea:	4c06      	ldr	r4, [pc, #24]	; (8001e04 <_write_r+0x24>)
 8001dec:	6022      	str	r2, [r4, #0]
 8001dee:	001a      	movs	r2, r3
 8001df0:	f000 f9cc 	bl	800218c <_write>
 8001df4:	1c43      	adds	r3, r0, #1
 8001df6:	d000      	beq.n	8001dfa <_write_r+0x1a>
 8001df8:	bd70      	pop	{r4, r5, r6, pc}
 8001dfa:	6823      	ldr	r3, [r4, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d0fb      	beq.n	8001df8 <_write_r+0x18>
 8001e00:	602b      	str	r3, [r5, #0]
 8001e02:	e7f9      	b.n	8001df8 <_write_r+0x18>
 8001e04:	20000218 	.word	0x20000218

08001e08 <_close_r>:
 8001e08:	2300      	movs	r3, #0
 8001e0a:	b570      	push	{r4, r5, r6, lr}
 8001e0c:	4c06      	ldr	r4, [pc, #24]	; (8001e28 <_close_r+0x20>)
 8001e0e:	0005      	movs	r5, r0
 8001e10:	0008      	movs	r0, r1
 8001e12:	6023      	str	r3, [r4, #0]
 8001e14:	f000 f974 	bl	8002100 <_close>
 8001e18:	1c43      	adds	r3, r0, #1
 8001e1a:	d000      	beq.n	8001e1e <_close_r+0x16>
 8001e1c:	bd70      	pop	{r4, r5, r6, pc}
 8001e1e:	6823      	ldr	r3, [r4, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0fb      	beq.n	8001e1c <_close_r+0x14>
 8001e24:	602b      	str	r3, [r5, #0]
 8001e26:	e7f9      	b.n	8001e1c <_close_r+0x14>
 8001e28:	20000218 	.word	0x20000218

08001e2c <_fstat_r>:
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	b570      	push	{r4, r5, r6, lr}
 8001e30:	4c07      	ldr	r4, [pc, #28]	; (8001e50 <_fstat_r+0x24>)
 8001e32:	0005      	movs	r5, r0
 8001e34:	0008      	movs	r0, r1
 8001e36:	0011      	movs	r1, r2
 8001e38:	6023      	str	r3, [r4, #0]
 8001e3a:	f000 f969 	bl	8002110 <_fstat>
 8001e3e:	1c43      	adds	r3, r0, #1
 8001e40:	d000      	beq.n	8001e44 <_fstat_r+0x18>
 8001e42:	bd70      	pop	{r4, r5, r6, pc}
 8001e44:	6823      	ldr	r3, [r4, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0fb      	beq.n	8001e42 <_fstat_r+0x16>
 8001e4a:	602b      	str	r3, [r5, #0]
 8001e4c:	e7f9      	b.n	8001e42 <_fstat_r+0x16>
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	20000218 	.word	0x20000218

08001e54 <_isatty_r>:
 8001e54:	2300      	movs	r3, #0
 8001e56:	b570      	push	{r4, r5, r6, lr}
 8001e58:	4c06      	ldr	r4, [pc, #24]	; (8001e74 <_isatty_r+0x20>)
 8001e5a:	0005      	movs	r5, r0
 8001e5c:	0008      	movs	r0, r1
 8001e5e:	6023      	str	r3, [r4, #0]
 8001e60:	f000 f966 	bl	8002130 <_isatty>
 8001e64:	1c43      	adds	r3, r0, #1
 8001e66:	d000      	beq.n	8001e6a <_isatty_r+0x16>
 8001e68:	bd70      	pop	{r4, r5, r6, pc}
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d0fb      	beq.n	8001e68 <_isatty_r+0x14>
 8001e70:	602b      	str	r3, [r5, #0]
 8001e72:	e7f9      	b.n	8001e68 <_isatty_r+0x14>
 8001e74:	20000218 	.word	0x20000218

08001e78 <_lseek_r>:
 8001e78:	b570      	push	{r4, r5, r6, lr}
 8001e7a:	0005      	movs	r5, r0
 8001e7c:	0008      	movs	r0, r1
 8001e7e:	0011      	movs	r1, r2
 8001e80:	2200      	movs	r2, #0
 8001e82:	4c06      	ldr	r4, [pc, #24]	; (8001e9c <_lseek_r+0x24>)
 8001e84:	6022      	str	r2, [r4, #0]
 8001e86:	001a      	movs	r2, r3
 8001e88:	f000 f962 	bl	8002150 <_lseek>
 8001e8c:	1c43      	adds	r3, r0, #1
 8001e8e:	d000      	beq.n	8001e92 <_lseek_r+0x1a>
 8001e90:	bd70      	pop	{r4, r5, r6, pc}
 8001e92:	6823      	ldr	r3, [r4, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0fb      	beq.n	8001e90 <_lseek_r+0x18>
 8001e98:	602b      	str	r3, [r5, #0]
 8001e9a:	e7f9      	b.n	8001e90 <_lseek_r+0x18>
 8001e9c:	20000218 	.word	0x20000218

08001ea0 <_malloc_usable_size_r>:
 8001ea0:	1f0b      	subs	r3, r1, #4
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	1f18      	subs	r0, r3, #4
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	db00      	blt.n	8001eac <_malloc_usable_size_r+0xc>
 8001eaa:	4770      	bx	lr
 8001eac:	580b      	ldr	r3, [r1, r0]
 8001eae:	18c0      	adds	r0, r0, r3
 8001eb0:	e7fb      	b.n	8001eaa <_malloc_usable_size_r+0xa>
 8001eb2:	46c0      	nop			; (mov r8, r8)

08001eb4 <_read_r>:
 8001eb4:	b570      	push	{r4, r5, r6, lr}
 8001eb6:	0005      	movs	r5, r0
 8001eb8:	0008      	movs	r0, r1
 8001eba:	0011      	movs	r1, r2
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	4c06      	ldr	r4, [pc, #24]	; (8001ed8 <_read_r+0x24>)
 8001ec0:	6022      	str	r2, [r4, #0]
 8001ec2:	001a      	movs	r2, r3
 8001ec4:	f000 f94c 	bl	8002160 <_read>
 8001ec8:	1c43      	adds	r3, r0, #1
 8001eca:	d000      	beq.n	8001ece <_read_r+0x1a>
 8001ecc:	bd70      	pop	{r4, r5, r6, pc}
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0fb      	beq.n	8001ecc <_read_r+0x18>
 8001ed4:	602b      	str	r3, [r5, #0]
 8001ed6:	e7f9      	b.n	8001ecc <_read_r+0x18>
 8001ed8:	20000218 	.word	0x20000218

08001edc <__divsi3>:
 8001edc:	4603      	mov	r3, r0
 8001ede:	430b      	orrs	r3, r1
 8001ee0:	d47f      	bmi.n	8001fe2 <__divsi3+0x106>
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	0843      	lsrs	r3, r0, #1
 8001ee6:	428b      	cmp	r3, r1
 8001ee8:	d374      	bcc.n	8001fd4 <__divsi3+0xf8>
 8001eea:	0903      	lsrs	r3, r0, #4
 8001eec:	428b      	cmp	r3, r1
 8001eee:	d35f      	bcc.n	8001fb0 <__divsi3+0xd4>
 8001ef0:	0a03      	lsrs	r3, r0, #8
 8001ef2:	428b      	cmp	r3, r1
 8001ef4:	d344      	bcc.n	8001f80 <__divsi3+0xa4>
 8001ef6:	0b03      	lsrs	r3, r0, #12
 8001ef8:	428b      	cmp	r3, r1
 8001efa:	d328      	bcc.n	8001f4e <__divsi3+0x72>
 8001efc:	0c03      	lsrs	r3, r0, #16
 8001efe:	428b      	cmp	r3, r1
 8001f00:	d30d      	bcc.n	8001f1e <__divsi3+0x42>
 8001f02:	22ff      	movs	r2, #255	; 0xff
 8001f04:	0209      	lsls	r1, r1, #8
 8001f06:	ba12      	rev	r2, r2
 8001f08:	0c03      	lsrs	r3, r0, #16
 8001f0a:	428b      	cmp	r3, r1
 8001f0c:	d302      	bcc.n	8001f14 <__divsi3+0x38>
 8001f0e:	1212      	asrs	r2, r2, #8
 8001f10:	0209      	lsls	r1, r1, #8
 8001f12:	d065      	beq.n	8001fe0 <__divsi3+0x104>
 8001f14:	0b03      	lsrs	r3, r0, #12
 8001f16:	428b      	cmp	r3, r1
 8001f18:	d319      	bcc.n	8001f4e <__divsi3+0x72>
 8001f1a:	e000      	b.n	8001f1e <__divsi3+0x42>
 8001f1c:	0a09      	lsrs	r1, r1, #8
 8001f1e:	0bc3      	lsrs	r3, r0, #15
 8001f20:	428b      	cmp	r3, r1
 8001f22:	d301      	bcc.n	8001f28 <__divsi3+0x4c>
 8001f24:	03cb      	lsls	r3, r1, #15
 8001f26:	1ac0      	subs	r0, r0, r3
 8001f28:	4152      	adcs	r2, r2
 8001f2a:	0b83      	lsrs	r3, r0, #14
 8001f2c:	428b      	cmp	r3, r1
 8001f2e:	d301      	bcc.n	8001f34 <__divsi3+0x58>
 8001f30:	038b      	lsls	r3, r1, #14
 8001f32:	1ac0      	subs	r0, r0, r3
 8001f34:	4152      	adcs	r2, r2
 8001f36:	0b43      	lsrs	r3, r0, #13
 8001f38:	428b      	cmp	r3, r1
 8001f3a:	d301      	bcc.n	8001f40 <__divsi3+0x64>
 8001f3c:	034b      	lsls	r3, r1, #13
 8001f3e:	1ac0      	subs	r0, r0, r3
 8001f40:	4152      	adcs	r2, r2
 8001f42:	0b03      	lsrs	r3, r0, #12
 8001f44:	428b      	cmp	r3, r1
 8001f46:	d301      	bcc.n	8001f4c <__divsi3+0x70>
 8001f48:	030b      	lsls	r3, r1, #12
 8001f4a:	1ac0      	subs	r0, r0, r3
 8001f4c:	4152      	adcs	r2, r2
 8001f4e:	0ac3      	lsrs	r3, r0, #11
 8001f50:	428b      	cmp	r3, r1
 8001f52:	d301      	bcc.n	8001f58 <__divsi3+0x7c>
 8001f54:	02cb      	lsls	r3, r1, #11
 8001f56:	1ac0      	subs	r0, r0, r3
 8001f58:	4152      	adcs	r2, r2
 8001f5a:	0a83      	lsrs	r3, r0, #10
 8001f5c:	428b      	cmp	r3, r1
 8001f5e:	d301      	bcc.n	8001f64 <__divsi3+0x88>
 8001f60:	028b      	lsls	r3, r1, #10
 8001f62:	1ac0      	subs	r0, r0, r3
 8001f64:	4152      	adcs	r2, r2
 8001f66:	0a43      	lsrs	r3, r0, #9
 8001f68:	428b      	cmp	r3, r1
 8001f6a:	d301      	bcc.n	8001f70 <__divsi3+0x94>
 8001f6c:	024b      	lsls	r3, r1, #9
 8001f6e:	1ac0      	subs	r0, r0, r3
 8001f70:	4152      	adcs	r2, r2
 8001f72:	0a03      	lsrs	r3, r0, #8
 8001f74:	428b      	cmp	r3, r1
 8001f76:	d301      	bcc.n	8001f7c <__divsi3+0xa0>
 8001f78:	020b      	lsls	r3, r1, #8
 8001f7a:	1ac0      	subs	r0, r0, r3
 8001f7c:	4152      	adcs	r2, r2
 8001f7e:	d2cd      	bcs.n	8001f1c <__divsi3+0x40>
 8001f80:	09c3      	lsrs	r3, r0, #7
 8001f82:	428b      	cmp	r3, r1
 8001f84:	d301      	bcc.n	8001f8a <__divsi3+0xae>
 8001f86:	01cb      	lsls	r3, r1, #7
 8001f88:	1ac0      	subs	r0, r0, r3
 8001f8a:	4152      	adcs	r2, r2
 8001f8c:	0983      	lsrs	r3, r0, #6
 8001f8e:	428b      	cmp	r3, r1
 8001f90:	d301      	bcc.n	8001f96 <__divsi3+0xba>
 8001f92:	018b      	lsls	r3, r1, #6
 8001f94:	1ac0      	subs	r0, r0, r3
 8001f96:	4152      	adcs	r2, r2
 8001f98:	0943      	lsrs	r3, r0, #5
 8001f9a:	428b      	cmp	r3, r1
 8001f9c:	d301      	bcc.n	8001fa2 <__divsi3+0xc6>
 8001f9e:	014b      	lsls	r3, r1, #5
 8001fa0:	1ac0      	subs	r0, r0, r3
 8001fa2:	4152      	adcs	r2, r2
 8001fa4:	0903      	lsrs	r3, r0, #4
 8001fa6:	428b      	cmp	r3, r1
 8001fa8:	d301      	bcc.n	8001fae <__divsi3+0xd2>
 8001faa:	010b      	lsls	r3, r1, #4
 8001fac:	1ac0      	subs	r0, r0, r3
 8001fae:	4152      	adcs	r2, r2
 8001fb0:	08c3      	lsrs	r3, r0, #3
 8001fb2:	428b      	cmp	r3, r1
 8001fb4:	d301      	bcc.n	8001fba <__divsi3+0xde>
 8001fb6:	00cb      	lsls	r3, r1, #3
 8001fb8:	1ac0      	subs	r0, r0, r3
 8001fba:	4152      	adcs	r2, r2
 8001fbc:	0883      	lsrs	r3, r0, #2
 8001fbe:	428b      	cmp	r3, r1
 8001fc0:	d301      	bcc.n	8001fc6 <__divsi3+0xea>
 8001fc2:	008b      	lsls	r3, r1, #2
 8001fc4:	1ac0      	subs	r0, r0, r3
 8001fc6:	4152      	adcs	r2, r2
 8001fc8:	0843      	lsrs	r3, r0, #1
 8001fca:	428b      	cmp	r3, r1
 8001fcc:	d301      	bcc.n	8001fd2 <__divsi3+0xf6>
 8001fce:	004b      	lsls	r3, r1, #1
 8001fd0:	1ac0      	subs	r0, r0, r3
 8001fd2:	4152      	adcs	r2, r2
 8001fd4:	1a41      	subs	r1, r0, r1
 8001fd6:	d200      	bcs.n	8001fda <__divsi3+0xfe>
 8001fd8:	4601      	mov	r1, r0
 8001fda:	4152      	adcs	r2, r2
 8001fdc:	4610      	mov	r0, r2
 8001fde:	4770      	bx	lr
 8001fe0:	e05d      	b.n	800209e <__divsi3+0x1c2>
 8001fe2:	0fca      	lsrs	r2, r1, #31
 8001fe4:	d000      	beq.n	8001fe8 <__divsi3+0x10c>
 8001fe6:	4249      	negs	r1, r1
 8001fe8:	1003      	asrs	r3, r0, #32
 8001fea:	d300      	bcc.n	8001fee <__divsi3+0x112>
 8001fec:	4240      	negs	r0, r0
 8001fee:	4053      	eors	r3, r2
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	469c      	mov	ip, r3
 8001ff4:	0903      	lsrs	r3, r0, #4
 8001ff6:	428b      	cmp	r3, r1
 8001ff8:	d32d      	bcc.n	8002056 <__divsi3+0x17a>
 8001ffa:	0a03      	lsrs	r3, r0, #8
 8001ffc:	428b      	cmp	r3, r1
 8001ffe:	d312      	bcc.n	8002026 <__divsi3+0x14a>
 8002000:	22fc      	movs	r2, #252	; 0xfc
 8002002:	0189      	lsls	r1, r1, #6
 8002004:	ba12      	rev	r2, r2
 8002006:	0a03      	lsrs	r3, r0, #8
 8002008:	428b      	cmp	r3, r1
 800200a:	d30c      	bcc.n	8002026 <__divsi3+0x14a>
 800200c:	0189      	lsls	r1, r1, #6
 800200e:	1192      	asrs	r2, r2, #6
 8002010:	428b      	cmp	r3, r1
 8002012:	d308      	bcc.n	8002026 <__divsi3+0x14a>
 8002014:	0189      	lsls	r1, r1, #6
 8002016:	1192      	asrs	r2, r2, #6
 8002018:	428b      	cmp	r3, r1
 800201a:	d304      	bcc.n	8002026 <__divsi3+0x14a>
 800201c:	0189      	lsls	r1, r1, #6
 800201e:	d03a      	beq.n	8002096 <__divsi3+0x1ba>
 8002020:	1192      	asrs	r2, r2, #6
 8002022:	e000      	b.n	8002026 <__divsi3+0x14a>
 8002024:	0989      	lsrs	r1, r1, #6
 8002026:	09c3      	lsrs	r3, r0, #7
 8002028:	428b      	cmp	r3, r1
 800202a:	d301      	bcc.n	8002030 <__divsi3+0x154>
 800202c:	01cb      	lsls	r3, r1, #7
 800202e:	1ac0      	subs	r0, r0, r3
 8002030:	4152      	adcs	r2, r2
 8002032:	0983      	lsrs	r3, r0, #6
 8002034:	428b      	cmp	r3, r1
 8002036:	d301      	bcc.n	800203c <__divsi3+0x160>
 8002038:	018b      	lsls	r3, r1, #6
 800203a:	1ac0      	subs	r0, r0, r3
 800203c:	4152      	adcs	r2, r2
 800203e:	0943      	lsrs	r3, r0, #5
 8002040:	428b      	cmp	r3, r1
 8002042:	d301      	bcc.n	8002048 <__divsi3+0x16c>
 8002044:	014b      	lsls	r3, r1, #5
 8002046:	1ac0      	subs	r0, r0, r3
 8002048:	4152      	adcs	r2, r2
 800204a:	0903      	lsrs	r3, r0, #4
 800204c:	428b      	cmp	r3, r1
 800204e:	d301      	bcc.n	8002054 <__divsi3+0x178>
 8002050:	010b      	lsls	r3, r1, #4
 8002052:	1ac0      	subs	r0, r0, r3
 8002054:	4152      	adcs	r2, r2
 8002056:	08c3      	lsrs	r3, r0, #3
 8002058:	428b      	cmp	r3, r1
 800205a:	d301      	bcc.n	8002060 <__divsi3+0x184>
 800205c:	00cb      	lsls	r3, r1, #3
 800205e:	1ac0      	subs	r0, r0, r3
 8002060:	4152      	adcs	r2, r2
 8002062:	0883      	lsrs	r3, r0, #2
 8002064:	428b      	cmp	r3, r1
 8002066:	d301      	bcc.n	800206c <__divsi3+0x190>
 8002068:	008b      	lsls	r3, r1, #2
 800206a:	1ac0      	subs	r0, r0, r3
 800206c:	4152      	adcs	r2, r2
 800206e:	d2d9      	bcs.n	8002024 <__divsi3+0x148>
 8002070:	0843      	lsrs	r3, r0, #1
 8002072:	428b      	cmp	r3, r1
 8002074:	d301      	bcc.n	800207a <__divsi3+0x19e>
 8002076:	004b      	lsls	r3, r1, #1
 8002078:	1ac0      	subs	r0, r0, r3
 800207a:	4152      	adcs	r2, r2
 800207c:	1a41      	subs	r1, r0, r1
 800207e:	d200      	bcs.n	8002082 <__divsi3+0x1a6>
 8002080:	4601      	mov	r1, r0
 8002082:	4663      	mov	r3, ip
 8002084:	4152      	adcs	r2, r2
 8002086:	105b      	asrs	r3, r3, #1
 8002088:	4610      	mov	r0, r2
 800208a:	d301      	bcc.n	8002090 <__divsi3+0x1b4>
 800208c:	4240      	negs	r0, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d500      	bpl.n	8002094 <__divsi3+0x1b8>
 8002092:	4249      	negs	r1, r1
 8002094:	4770      	bx	lr
 8002096:	4663      	mov	r3, ip
 8002098:	105b      	asrs	r3, r3, #1
 800209a:	d300      	bcc.n	800209e <__divsi3+0x1c2>
 800209c:	4240      	negs	r0, r0
 800209e:	b501      	push	{r0, lr}
 80020a0:	2000      	movs	r0, #0
 80020a2:	f7fe f951 	bl	8000348 <__aeabi_idiv0>
 80020a6:	bd02      	pop	{r1, pc}

080020a8 <__aeabi_idivmod>:
 80020a8:	2900      	cmp	r1, #0
 80020aa:	d0f8      	beq.n	800209e <__divsi3+0x1c2>
 80020ac:	e716      	b.n	8001edc <__divsi3>
 80020ae:	4770      	bx	lr

080020b0 <__aeabi_lmul>:
 80020b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020b2:	0415      	lsls	r5, r2, #16
 80020b4:	0c2d      	lsrs	r5, r5, #16
 80020b6:	000f      	movs	r7, r1
 80020b8:	0001      	movs	r1, r0
 80020ba:	002e      	movs	r6, r5
 80020bc:	46c6      	mov	lr, r8
 80020be:	4684      	mov	ip, r0
 80020c0:	0400      	lsls	r0, r0, #16
 80020c2:	0c14      	lsrs	r4, r2, #16
 80020c4:	0c00      	lsrs	r0, r0, #16
 80020c6:	0c09      	lsrs	r1, r1, #16
 80020c8:	4346      	muls	r6, r0
 80020ca:	434d      	muls	r5, r1
 80020cc:	4360      	muls	r0, r4
 80020ce:	4361      	muls	r1, r4
 80020d0:	1940      	adds	r0, r0, r5
 80020d2:	0c34      	lsrs	r4, r6, #16
 80020d4:	1824      	adds	r4, r4, r0
 80020d6:	b500      	push	{lr}
 80020d8:	42a5      	cmp	r5, r4
 80020da:	d903      	bls.n	80020e4 <__aeabi_lmul+0x34>
 80020dc:	2080      	movs	r0, #128	; 0x80
 80020de:	0240      	lsls	r0, r0, #9
 80020e0:	4680      	mov	r8, r0
 80020e2:	4441      	add	r1, r8
 80020e4:	0c25      	lsrs	r5, r4, #16
 80020e6:	186d      	adds	r5, r5, r1
 80020e8:	4661      	mov	r1, ip
 80020ea:	4359      	muls	r1, r3
 80020ec:	437a      	muls	r2, r7
 80020ee:	0430      	lsls	r0, r6, #16
 80020f0:	1949      	adds	r1, r1, r5
 80020f2:	0424      	lsls	r4, r4, #16
 80020f4:	0c00      	lsrs	r0, r0, #16
 80020f6:	1820      	adds	r0, r4, r0
 80020f8:	1889      	adds	r1, r1, r2
 80020fa:	bc04      	pop	{r2}
 80020fc:	4690      	mov	r8, r2
 80020fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002100 <_close>:
 8002100:	2258      	movs	r2, #88	; 0x58
 8002102:	2001      	movs	r0, #1
 8002104:	4b01      	ldr	r3, [pc, #4]	; (800210c <_close+0xc>)
 8002106:	4240      	negs	r0, r0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	4770      	bx	lr
 800210c:	20000218 	.word	0x20000218

08002110 <_fstat>:
 8002110:	2258      	movs	r2, #88	; 0x58
 8002112:	2001      	movs	r0, #1
 8002114:	4b01      	ldr	r3, [pc, #4]	; (800211c <_fstat+0xc>)
 8002116:	4240      	negs	r0, r0
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	4770      	bx	lr
 800211c:	20000218 	.word	0x20000218

08002120 <_getpid>:
 8002120:	2258      	movs	r2, #88	; 0x58
 8002122:	2001      	movs	r0, #1
 8002124:	4b01      	ldr	r3, [pc, #4]	; (800212c <_getpid+0xc>)
 8002126:	4240      	negs	r0, r0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	4770      	bx	lr
 800212c:	20000218 	.word	0x20000218

08002130 <_isatty>:
 8002130:	2258      	movs	r2, #88	; 0x58
 8002132:	4b02      	ldr	r3, [pc, #8]	; (800213c <_isatty+0xc>)
 8002134:	2000      	movs	r0, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	4770      	bx	lr
 800213a:	46c0      	nop			; (mov r8, r8)
 800213c:	20000218 	.word	0x20000218

08002140 <_kill>:
 8002140:	2258      	movs	r2, #88	; 0x58
 8002142:	2001      	movs	r0, #1
 8002144:	4b01      	ldr	r3, [pc, #4]	; (800214c <_kill+0xc>)
 8002146:	4240      	negs	r0, r0
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	4770      	bx	lr
 800214c:	20000218 	.word	0x20000218

08002150 <_lseek>:
 8002150:	2258      	movs	r2, #88	; 0x58
 8002152:	2001      	movs	r0, #1
 8002154:	4b01      	ldr	r3, [pc, #4]	; (800215c <_lseek+0xc>)
 8002156:	4240      	negs	r0, r0
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	4770      	bx	lr
 800215c:	20000218 	.word	0x20000218

08002160 <_read>:
 8002160:	2258      	movs	r2, #88	; 0x58
 8002162:	2001      	movs	r0, #1
 8002164:	4b01      	ldr	r3, [pc, #4]	; (800216c <_read+0xc>)
 8002166:	4240      	negs	r0, r0
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	4770      	bx	lr
 800216c:	20000218 	.word	0x20000218

08002170 <_sbrk>:
 8002170:	4a04      	ldr	r2, [pc, #16]	; (8002184 <_sbrk+0x14>)
 8002172:	6813      	ldr	r3, [r2, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d003      	beq.n	8002180 <_sbrk+0x10>
 8002178:	1818      	adds	r0, r3, r0
 800217a:	6010      	str	r0, [r2, #0]
 800217c:	0018      	movs	r0, r3
 800217e:	4770      	bx	lr
 8002180:	4b01      	ldr	r3, [pc, #4]	; (8002188 <_sbrk+0x18>)
 8002182:	e7f9      	b.n	8002178 <_sbrk+0x8>
 8002184:	200001a4 	.word	0x200001a4
 8002188:	20000220 	.word	0x20000220

0800218c <_write>:
 800218c:	2258      	movs	r2, #88	; 0x58
 800218e:	2001      	movs	r0, #1
 8002190:	4b01      	ldr	r3, [pc, #4]	; (8002198 <_write+0xc>)
 8002192:	4240      	negs	r0, r0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	4770      	bx	lr
 8002198:	20000218 	.word	0x20000218

0800219c <_exit>:
 800219c:	e7fe      	b.n	800219c <_exit>
 800219e:	46c0      	nop			; (mov r8, r8)

080021a0 <verify>:
#include "../simpleserial/simpleserial.h"

// DUMMY VAL
uint8_t correct_mem[] = {5, 14, 80, 74, 112, 89, 140, 29, 192, 139, 103, 171, 25, 182, 68, 244};

uint8_t verify(uint8_t* data, uint8_t dlen) {
 80021a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint8_t mem_different = 0;
  uint8_t zero = 0, one = 1;
 80021a2:	2200      	movs	r2, #0
 80021a4:	466b      	mov	r3, sp
 80021a6:	719a      	strb	r2, [r3, #6]
 80021a8:	466b      	mov	r3, sp
 80021aa:	3201      	adds	r2, #1
 80021ac:	71da      	strb	r2, [r3, #7]
uint8_t verify(uint8_t* data, uint8_t dlen) {
 80021ae:	0004      	movs	r4, r0

  trigger_high();
 80021b0:	f000 fa0a 	bl	80025c8 <trigger_high>
  uint32_t seed = HAL_GetTick();
 80021b4:	f000 fa3e 	bl	8002634 <HAL_GetTick>
  srand(seed);
 80021b8:	f7fe f93e 	bl	8000438 <srand>
  uint8_t r = rand() & 0xFF;
 80021bc:	f7fe f96c 	bl	8000498 <rand>
 80021c0:	2210      	movs	r2, #16
 80021c2:	b2c3      	uxtb	r3, r0
  for(uint8_t i=0;i<sizeof(correct_mem); i++){
 80021c4:	4818      	ldr	r0, [pc, #96]	; (8002228 <verify+0x88>)
 80021c6:	4694      	mov	ip, r2
 80021c8:	0021      	movs	r1, r4
  uint8_t r = rand() & 0xFF;
 80021ca:	0022      	movs	r2, r4
 80021cc:	0005      	movs	r5, r0
 80021ce:	44a4      	add	ip, r4
    correct_mem[i] ^= r;
 80021d0:	782e      	ldrb	r6, [r5, #0]
 80021d2:	405e      	eors	r6, r3
 80021d4:	702e      	strb	r6, [r5, #0]
    data[i]^=r;
 80021d6:	7816      	ldrb	r6, [r2, #0]
 80021d8:	3501      	adds	r5, #1
 80021da:	405e      	eors	r6, r3
 80021dc:	7016      	strb	r6, [r2, #0]
  for(uint8_t i=0;i<sizeof(correct_mem); i++){
 80021de:	3201      	adds	r2, #1
 80021e0:	4562      	cmp	r2, ip
 80021e2:	d1f5      	bne.n	80021d0 <verify+0x30>
 80021e4:	2200      	movs	r2, #0
  uint8_t mem_different = 0;
 80021e6:	0015      	movs	r5, r2
    //   mem_different = 1;
    //   break;
    // }

    // counter measure: remove if else block
    mem_different |= (correct_mem[i] != data[i]); //2 2 3 4
 80021e8:	4e0f      	ldr	r6, [pc, #60]	; (8002228 <verify+0x88>)
 80021ea:	5ca7      	ldrb	r7, [r4, r2]
 80021ec:	5d96      	ldrb	r6, [r2, r6]
 80021ee:	3201      	adds	r2, #1
 80021f0:	1bf6      	subs	r6, r6, r7
 80021f2:	1e77      	subs	r7, r6, #1
 80021f4:	41be      	sbcs	r6, r7
 80021f6:	4335      	orrs	r5, r6
  for (uint8_t i = 0; i < sizeof(correct_mem); i++) {
 80021f8:	2a10      	cmp	r2, #16
 80021fa:	d1f5      	bne.n	80021e8 <verify+0x48>
  }
  for(uint8_t i=0;i<sizeof(correct_mem); i++){
    correct_mem[i] ^= r;
 80021fc:	7802      	ldrb	r2, [r0, #0]
 80021fe:	405a      	eors	r2, r3
 8002200:	7002      	strb	r2, [r0, #0]
    data[i]^=r;
 8002202:	780a      	ldrb	r2, [r1, #0]
 8002204:	3001      	adds	r0, #1
 8002206:	405a      	eors	r2, r3
 8002208:	700a      	strb	r2, [r1, #0]
  for(uint8_t i=0;i<sizeof(correct_mem); i++){
 800220a:	3101      	adds	r1, #1
 800220c:	4561      	cmp	r1, ip
 800220e:	d1f5      	bne.n	80021fc <verify+0x5c>
  }
  trigger_low();
 8002210:	f000 f9e2 	bl	80025d8 <trigger_low>

  if (mem_different) {
    simpleserial_put('r', 1, &zero);
 8002214:	466b      	mov	r3, sp
 8002216:	1d9a      	adds	r2, r3, #6
  if (mem_different) {
 8002218:	2d00      	cmp	r5, #0
 800221a:	d100      	bne.n	800221e <verify+0x7e>
  } else {
    simpleserial_put('r', 1, &one); // GOAL
 800221c:	1dda      	adds	r2, r3, #7
 800221e:	2072      	movs	r0, #114	; 0x72
 8002220:	2101      	movs	r1, #1
 8002222:	f000 f889 	bl	8002338 <simpleserial_put>
  }
}
 8002226:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002228:	20000000 	.word	0x20000000

0800222c <main>:

int main(void) {
 800222c:	b510      	push	{r4, lr}
  platform_init();
 800222e:	f000 f93b 	bl	80024a8 <platform_init>
  init_uart();
 8002232:	f000 f965 	bl	8002500 <init_uart>
  trigger_setup();
 8002236:	f000 f9a3 	bl	8002580 <trigger_setup>
  simpleserial_init();
 800223a:	f000 f865 	bl	8002308 <simpleserial_init>

  simpleserial_addcmd('a', 16, verify);
 800223e:	2110      	movs	r1, #16
 8002240:	2061      	movs	r0, #97	; 0x61
 8002242:	4a03      	ldr	r2, [pc, #12]	; (8002250 <main+0x24>)
 8002244:	f000 f85a 	bl	80022fc <simpleserial_addcmd>

  while(1) {
    simpleserial_get();
 8002248:	f000 f8c8 	bl	80023dc <simpleserial_get>
  while(1) {
 800224c:	e7fc      	b.n	8002248 <main+0x1c>
 800224e:	46c0      	nop			; (mov r8, r8)
 8002250:	080021a1 	.word	0x080021a1

08002254 <check_version>:
// Callback function for "v" command.
// This can exist in v1.0 as long as we don't actually send back an ack ("z")
uint8_t check_version(uint8_t *v, uint8_t len)
{
	return SS_VER;
}
 8002254:	2001      	movs	r0, #1
 8002256:	4770      	bx	lr

08002258 <hex_decode>:
	'0', '1', '2', '3', '4', '5', '6', '7',
	'8', '9', 'A', 'B', 'C', 'D', 'E', 'F'
};

int hex_decode(int len, char* ascii_buf, uint8_t* data_buf)
{
 8002258:	b570      	push	{r4, r5, r6, lr}
	for(int i = 0; i < len; i++)
 800225a:	2400      	movs	r4, #0
 800225c:	4284      	cmp	r4, r0
 800225e:	db01      	blt.n	8002264 <hex_decode+0xc>
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
		else
			return 1;
	}

	return 0;
 8002260:	2000      	movs	r0, #0
 8002262:	e01f      	b.n	80022a4 <hex_decode+0x4c>
		char n_lo = ascii_buf[2*i+1];
 8002264:	784d      	ldrb	r5, [r1, #1]
		char n_hi = ascii_buf[2*i];
 8002266:	780b      	ldrb	r3, [r1, #0]
		if(n_lo >= '0' && n_lo <= '9')
 8002268:	002e      	movs	r6, r5
 800226a:	3e30      	subs	r6, #48	; 0x30
 800226c:	b2f6      	uxtb	r6, r6
 800226e:	2e09      	cmp	r6, #9
 8002270:	d80c      	bhi.n	800228c <hex_decode+0x34>
			data_buf[i] = n_lo - '0';
 8002272:	5516      	strb	r6, [r2, r4]
		if(n_hi >= '0' && n_hi <= '9')
 8002274:	001d      	movs	r5, r3
 8002276:	3d30      	subs	r5, #48	; 0x30
 8002278:	b2ee      	uxtb	r6, r5
 800227a:	2e09      	cmp	r6, #9
 800227c:	d815      	bhi.n	80022aa <hex_decode+0x52>
			data_buf[i] |= (n_hi - '0') << 4;
 800227e:	5d13      	ldrb	r3, [r2, r4]
 8002280:	012d      	lsls	r5, r5, #4
 8002282:	431d      	orrs	r5, r3
 8002284:	5515      	strb	r5, [r2, r4]
	for(int i = 0; i < len; i++)
 8002286:	3401      	adds	r4, #1
 8002288:	3102      	adds	r1, #2
 800228a:	e7e7      	b.n	800225c <hex_decode+0x4>
		else if(n_lo >= 'A' && n_lo <= 'F')
 800228c:	002e      	movs	r6, r5
 800228e:	3e41      	subs	r6, #65	; 0x41
 8002290:	2e05      	cmp	r6, #5
 8002292:	d802      	bhi.n	800229a <hex_decode+0x42>
			data_buf[i] = n_lo - 'A' + 10;
 8002294:	3d37      	subs	r5, #55	; 0x37
			data_buf[i] = n_lo - 'a' + 10;
 8002296:	5515      	strb	r5, [r2, r4]
 8002298:	e7ec      	b.n	8002274 <hex_decode+0x1c>
		else if(n_lo >= 'a' && n_lo <= 'f')
 800229a:	002e      	movs	r6, r5
 800229c:	3e61      	subs	r6, #97	; 0x61
 800229e:	2e05      	cmp	r6, #5
 80022a0:	d901      	bls.n	80022a6 <hex_decode+0x4e>
			return 1;
 80022a2:	2001      	movs	r0, #1
}
 80022a4:	bd70      	pop	{r4, r5, r6, pc}
			data_buf[i] = n_lo - 'a' + 10;
 80022a6:	3d57      	subs	r5, #87	; 0x57
 80022a8:	e7f5      	b.n	8002296 <hex_decode+0x3e>
		else if(n_hi >= 'A' && n_hi <= 'F')
 80022aa:	001d      	movs	r5, r3
 80022ac:	3d41      	subs	r5, #65	; 0x41
 80022ae:	2d05      	cmp	r5, #5
 80022b0:	d805      	bhi.n	80022be <hex_decode+0x66>
			data_buf[i] |= (n_hi - 'A' + 10) << 4;
 80022b2:	3b37      	subs	r3, #55	; 0x37
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
 80022b4:	5d15      	ldrb	r5, [r2, r4]
 80022b6:	011b      	lsls	r3, r3, #4
 80022b8:	432b      	orrs	r3, r5
 80022ba:	5513      	strb	r3, [r2, r4]
 80022bc:	e7e3      	b.n	8002286 <hex_decode+0x2e>
		else if(n_hi >= 'a' && n_hi <= 'f')
 80022be:	001d      	movs	r5, r3
 80022c0:	3d61      	subs	r5, #97	; 0x61
 80022c2:	2d05      	cmp	r5, #5
 80022c4:	d8ed      	bhi.n	80022a2 <hex_decode+0x4a>
			data_buf[i] |= (n_hi - 'a' + 10) << 4;
 80022c6:	3b57      	subs	r3, #87	; 0x57
 80022c8:	e7f4      	b.n	80022b4 <hex_decode+0x5c>
 80022ca:	0000      	movs	r0, r0

080022cc <simpleserial_addcmd_flags>:
{
	return simpleserial_addcmd_flags(c, len, fp, CMD_FLAG_NONE);
}

int simpleserial_addcmd_flags(char c, unsigned int len, uint8_t (*fp)(uint8_t*, uint8_t), uint8_t fl)
{
 80022cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(num_commands >= MAX_SS_CMDS)
 80022ce:	4e09      	ldr	r6, [pc, #36]	; (80022f4 <simpleserial_addcmd_flags+0x28>)
{
 80022d0:	0005      	movs	r5, r0
	if(num_commands >= MAX_SS_CMDS)
 80022d2:	6834      	ldr	r4, [r6, #0]
		return 1;
 80022d4:	2001      	movs	r0, #1
	if(num_commands >= MAX_SS_CMDS)
 80022d6:	2c0f      	cmp	r4, #15
 80022d8:	dc0b      	bgt.n	80022f2 <simpleserial_addcmd_flags+0x26>

	if(len >= MAX_SS_LEN)
 80022da:	29bf      	cmp	r1, #191	; 0xbf
 80022dc:	d809      	bhi.n	80022f2 <simpleserial_addcmd_flags+0x26>
		return 1;

	commands[num_commands].c   = c;
 80022de:	4806      	ldr	r0, [pc, #24]	; (80022f8 <simpleserial_addcmd_flags+0x2c>)
 80022e0:	0127      	lsls	r7, r4, #4
 80022e2:	543d      	strb	r5, [r7, r0]
	commands[num_commands].len = len;
 80022e4:	19c0      	adds	r0, r0, r7
 80022e6:	6041      	str	r1, [r0, #4]
	commands[num_commands].fp  = fp;
 80022e8:	6082      	str	r2, [r0, #8]
	commands[num_commands].flags = fl;
 80022ea:	7303      	strb	r3, [r0, #12]
	num_commands++;

	return 0;
 80022ec:	2000      	movs	r0, #0
	num_commands++;
 80022ee:	3401      	adds	r4, #1
 80022f0:	6034      	str	r4, [r6, #0]
}
 80022f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022f4:	20000094 	.word	0x20000094
 80022f8:	20000098 	.word	0x20000098

080022fc <simpleserial_addcmd>:
{
 80022fc:	b510      	push	{r4, lr}
	return simpleserial_addcmd_flags(c, len, fp, CMD_FLAG_NONE);
 80022fe:	2300      	movs	r3, #0
 8002300:	f7ff ffe4 	bl	80022cc <simpleserial_addcmd_flags>
}
 8002304:	bd10      	pop	{r4, pc}
 8002306:	0000      	movs	r0, r0

08002308 <simpleserial_init>:
{
 8002308:	b510      	push	{r4, lr}
	simpleserial_addcmd('v', 0, check_version);
 800230a:	2100      	movs	r1, #0
 800230c:	4a07      	ldr	r2, [pc, #28]	; (800232c <simpleserial_init+0x24>)
 800230e:	2076      	movs	r0, #118	; 0x76
 8002310:	f7ff fff4 	bl	80022fc <simpleserial_addcmd>
    simpleserial_addcmd('w', 0, ss_get_commands);
 8002314:	2100      	movs	r1, #0
 8002316:	4a06      	ldr	r2, [pc, #24]	; (8002330 <simpleserial_init+0x28>)
 8002318:	2077      	movs	r0, #119	; 0x77
 800231a:	f7ff ffef 	bl	80022fc <simpleserial_addcmd>
    simpleserial_addcmd('y', 0, ss_num_commands);
 800231e:	2100      	movs	r1, #0
 8002320:	2079      	movs	r0, #121	; 0x79
 8002322:	4a04      	ldr	r2, [pc, #16]	; (8002334 <simpleserial_init+0x2c>)
 8002324:	f7ff ffea 	bl	80022fc <simpleserial_addcmd>
}
 8002328:	bd10      	pop	{r4, pc}
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	08002255 	.word	0x08002255
 8002330:	0800238d 	.word	0x0800238d
 8002334:	08002371 	.word	0x08002371

08002338 <simpleserial_put>:
	simpleserial_put('z', 1, ret);
#endif
}

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 8002338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800233a:	000d      	movs	r5, r1
 800233c:	0014      	movs	r4, r2

	// Write each byte as two nibbles
	for(int i = 0; i < size; i++)
	{
		putch(hex_lookup[output[i] >> 4 ]);
		putch(hex_lookup[output[i] & 0xF]);
 800233e:	270f      	movs	r7, #15
	putch(c);
 8002340:	f000 f96a 	bl	8002618 <putch>
	for(int i = 0; i < size; i++)
 8002344:	1965      	adds	r5, r4, r5
 8002346:	42ac      	cmp	r4, r5
 8002348:	d103      	bne.n	8002352 <simpleserial_put+0x1a>
	}

	// Write trailing '\n'
	putch('\n');
 800234a:	200a      	movs	r0, #10
 800234c:	f000 f964 	bl	8002618 <putch>
}
 8002350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		putch(hex_lookup[output[i] >> 4 ]);
 8002352:	7823      	ldrb	r3, [r4, #0]
 8002354:	4e05      	ldr	r6, [pc, #20]	; (800236c <simpleserial_put+0x34>)
 8002356:	091b      	lsrs	r3, r3, #4
 8002358:	5cf0      	ldrb	r0, [r6, r3]
 800235a:	f000 f95d 	bl	8002618 <putch>
		putch(hex_lookup[output[i] & 0xF]);
 800235e:	7823      	ldrb	r3, [r4, #0]
 8002360:	3401      	adds	r4, #1
 8002362:	403b      	ands	r3, r7
 8002364:	5cf0      	ldrb	r0, [r6, r3]
 8002366:	f000 f957 	bl	8002618 <putch>
	for(int i = 0; i < size; i++)
 800236a:	e7ec      	b.n	8002346 <simpleserial_put+0xe>
 800236c:	0800307c 	.word	0x0800307c

08002370 <ss_num_commands>:
{
 8002370:	b507      	push	{r0, r1, r2, lr}
    uint8_t ncmds = num_commands & 0xFF;
 8002372:	466b      	mov	r3, sp
 8002374:	1dda      	adds	r2, r3, #7
 8002376:	4b04      	ldr	r3, [pc, #16]	; (8002388 <ss_num_commands+0x18>)
    simpleserial_put('r', 0x01, &ncmds);
 8002378:	2072      	movs	r0, #114	; 0x72
    uint8_t ncmds = num_commands & 0xFF;
 800237a:	681b      	ldr	r3, [r3, #0]
    simpleserial_put('r', 0x01, &ncmds);
 800237c:	2101      	movs	r1, #1
    uint8_t ncmds = num_commands & 0xFF;
 800237e:	7013      	strb	r3, [r2, #0]
    simpleserial_put('r', 0x01, &ncmds);
 8002380:	f7ff ffda 	bl	8002338 <simpleserial_put>
}
 8002384:	2000      	movs	r0, #0
 8002386:	bd0e      	pop	{r1, r2, r3, pc}
 8002388:	20000094 	.word	0x20000094

0800238c <ss_get_commands>:
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 800238c:	2203      	movs	r2, #3
 800238e:	4b11      	ldr	r3, [pc, #68]	; (80023d4 <ss_get_commands+0x48>)
{
 8002390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002392:	4694      	mov	ip, r2
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8002394:	681c      	ldr	r4, [r3, #0]
 8002396:	2300      	movs	r3, #0
        repr_cmd_buf[i].c = commands[i].c;
 8002398:	4d0f      	ldr	r5, [pc, #60]	; (80023d8 <ss_get_commands+0x4c>)
{
 800239a:	b08d      	sub	sp, #52	; 0x34
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 800239c:	b2e6      	uxtb	r6, r4
 800239e:	42b3      	cmp	r3, r6
 80023a0:	db09      	blt.n	80023b6 <ss_get_commands+0x2a>
    simpleserial_put('r', num_commands * 0x03, (void *) repr_cmd_buf);
 80023a2:	4661      	mov	r1, ip
 80023a4:	4361      	muls	r1, r4
 80023a6:	466a      	mov	r2, sp
 80023a8:	2072      	movs	r0, #114	; 0x72
 80023aa:	b2c9      	uxtb	r1, r1
 80023ac:	f7ff ffc4 	bl	8002338 <simpleserial_put>
}
 80023b0:	2000      	movs	r0, #0
 80023b2:	b00d      	add	sp, #52	; 0x34
 80023b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        repr_cmd_buf[i].c = commands[i].c;
 80023b6:	4662      	mov	r2, ip
 80023b8:	4669      	mov	r1, sp
 80023ba:	435a      	muls	r2, r3
 80023bc:	0118      	lsls	r0, r3, #4
 80023be:	5d47      	ldrb	r7, [r0, r5]
        repr_cmd_buf[i].len = commands[i].len;
 80023c0:	1828      	adds	r0, r5, r0
        repr_cmd_buf[i].c = commands[i].c;
 80023c2:	548f      	strb	r7, [r1, r2]
        repr_cmd_buf[i].len = commands[i].len;
 80023c4:	6841      	ldr	r1, [r0, #4]
        repr_cmd_buf[i].flags = commands[i].flags;
 80023c6:	7b00      	ldrb	r0, [r0, #12]
        repr_cmd_buf[i].len = commands[i].len;
 80023c8:	446a      	add	r2, sp
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80023ca:	3301      	adds	r3, #1
        repr_cmd_buf[i].len = commands[i].len;
 80023cc:	7051      	strb	r1, [r2, #1]
        repr_cmd_buf[i].flags = commands[i].flags;
 80023ce:	7090      	strb	r0, [r2, #2]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	e7e4      	b.n	800239e <ss_get_commands+0x12>
 80023d4:	20000094 	.word	0x20000094
 80023d8:	20000098 	.word	0x20000098

080023dc <simpleserial_get>:
{
 80023dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023de:	4c2f      	ldr	r4, [pc, #188]	; (800249c <simpleserial_get+0xc0>)
 80023e0:	44a5      	add	sp, r4
	c = getch();
 80023e2:	f000 f901 	bl	80025e8 <getch>
	for(cmd = 0; cmd < num_commands; cmd++)
 80023e6:	4b2e      	ldr	r3, [pc, #184]	; (80024a0 <simpleserial_get+0xc4>)
		if(commands[cmd].c == c)
 80023e8:	492e      	ldr	r1, [pc, #184]	; (80024a4 <simpleserial_get+0xc8>)
	for(cmd = 0; cmd < num_commands; cmd++)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	2300      	movs	r3, #0
 80023ee:	429a      	cmp	r2, r3
 80023f0:	dc04      	bgt.n	80023fc <simpleserial_get+0x20>
	if(cmd == num_commands)
 80023f2:	d107      	bne.n	8002404 <simpleserial_get+0x28>
}
 80023f4:	2393      	movs	r3, #147	; 0x93
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	449d      	add	sp, r3
 80023fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(commands[cmd].c == c)
 80023fc:	011c      	lsls	r4, r3, #4
 80023fe:	5d0c      	ldrb	r4, [r1, r4]
 8002400:	4284      	cmp	r4, r0
 8002402:	d13f      	bne.n	8002484 <simpleserial_get+0xa8>
	if ((commands[cmd].flags & CMD_FLAG_LEN) != 0)
 8002404:	2701      	movs	r7, #1
 8002406:	4d27      	ldr	r5, [pc, #156]	; (80024a4 <simpleserial_get+0xc8>)
 8002408:	011c      	lsls	r4, r3, #4
 800240a:	192e      	adds	r6, r5, r4
 800240c:	7b33      	ldrb	r3, [r6, #12]
 800240e:	423b      	tst	r3, r7
 8002410:	d018      	beq.n	8002444 <simpleserial_get+0x68>
		uint8_t l = 0;
 8002412:	2300      	movs	r3, #0
 8002414:	466a      	mov	r2, sp
 8002416:	7213      	strb	r3, [r2, #8]
		buff[0] = getch();
 8002418:	f000 f8e6 	bl	80025e8 <getch>
 800241c:	22c8      	movs	r2, #200	; 0xc8
 800241e:	466b      	mov	r3, sp
 8002420:	189b      	adds	r3, r3, r2
 8002422:	7018      	strb	r0, [r3, #0]
		buff[1] = getch();
 8002424:	f000 f8e0 	bl	80025e8 <getch>
 8002428:	22c9      	movs	r2, #201	; 0xc9
 800242a:	466b      	mov	r3, sp
 800242c:	189b      	adds	r3, r3, r2
 800242e:	7018      	strb	r0, [r3, #0]
		if (hex_decode(1, buff, &l))
 8002430:	aa02      	add	r2, sp, #8
 8002432:	0038      	movs	r0, r7
 8002434:	a932      	add	r1, sp, #200	; 0xc8
 8002436:	f7ff ff0f 	bl	8002258 <hex_decode>
 800243a:	2800      	cmp	r0, #0
 800243c:	d1da      	bne.n	80023f4 <simpleserial_get+0x18>
		commands[cmd].len = l;
 800243e:	466b      	mov	r3, sp
 8002440:	7a1b      	ldrb	r3, [r3, #8]
 8002442:	6073      	str	r3, [r6, #4]
	for(cmd = 0; cmd < num_commands; cmd++)
 8002444:	2600      	movs	r6, #0
	for(int i = 0; i < 2*commands[cmd].len; i++)
 8002446:	192b      	adds	r3, r5, r4
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	42b3      	cmp	r3, r6
 800244e:	d81b      	bhi.n	8002488 <simpleserial_get+0xac>
	c = getch();
 8002450:	f000 f8ca 	bl	80025e8 <getch>
	if(c != '\n' && c != '\r')
 8002454:	280a      	cmp	r0, #10
 8002456:	d001      	beq.n	800245c <simpleserial_get+0x80>
 8002458:	280d      	cmp	r0, #13
 800245a:	d1cb      	bne.n	80023f4 <simpleserial_get+0x18>
	if(hex_decode(commands[cmd].len, ascii_buf, data_buf))
 800245c:	192c      	adds	r4, r5, r4
 800245e:	6865      	ldr	r5, [r4, #4]
 8002460:	aa02      	add	r2, sp, #8
 8002462:	0028      	movs	r0, r5
 8002464:	a932      	add	r1, sp, #200	; 0xc8
 8002466:	f7ff fef7 	bl	8002258 <hex_decode>
 800246a:	2800      	cmp	r0, #0
 800246c:	d1c2      	bne.n	80023f4 <simpleserial_get+0x18>
	ret[0] = commands[cmd].fp(data_buf, commands[cmd].len);
 800246e:	b2e9      	uxtb	r1, r5
 8002470:	68a3      	ldr	r3, [r4, #8]
 8002472:	a802      	add	r0, sp, #8
 8002474:	4798      	blx	r3
 8002476:	aa01      	add	r2, sp, #4
 8002478:	7010      	strb	r0, [r2, #0]
	simpleserial_put('z', 1, ret);
 800247a:	2101      	movs	r1, #1
 800247c:	207a      	movs	r0, #122	; 0x7a
 800247e:	f7ff ff5b 	bl	8002338 <simpleserial_put>
 8002482:	e7b7      	b.n	80023f4 <simpleserial_get+0x18>
	for(cmd = 0; cmd < num_commands; cmd++)
 8002484:	3301      	adds	r3, #1
 8002486:	e7b2      	b.n	80023ee <simpleserial_get+0x12>
		c = getch();
 8002488:	f000 f8ae 	bl	80025e8 <getch>
		if(c == '\n' || c == '\r')
 800248c:	280a      	cmp	r0, #10
 800248e:	d0b1      	beq.n	80023f4 <simpleserial_get+0x18>
 8002490:	280d      	cmp	r0, #13
 8002492:	d0af      	beq.n	80023f4 <simpleserial_get+0x18>
		ascii_buf[i] = c;
 8002494:	ab32      	add	r3, sp, #200	; 0xc8
 8002496:	54f0      	strb	r0, [r6, r3]
	for(int i = 0; i < 2*commands[cmd].len; i++)
 8002498:	3601      	adds	r6, #1
 800249a:	e7d4      	b.n	8002446 <simpleserial_get+0x6a>
 800249c:	fffffdb4 	.word	0xfffffdb4
 80024a0:	20000094 	.word	0x20000094
 80024a4:	20000098 	.word	0x20000098

080024a8 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 80024a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_2;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80024aa:	2790      	movs	r7, #144	; 0x90
	GpioInit.Pull      = GPIO_NOPULL;
 80024ac:	2400      	movs	r4, #0
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 80024ae:	2501      	movs	r5, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80024b0:	2603      	movs	r6, #3
	GpioInit.Pin       = GPIO_PIN_2;
 80024b2:	2304      	movs	r3, #4
{
 80024b4:	b097      	sub	sp, #92	; 0x5c
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80024b6:	05ff      	lsls	r7, r7, #23
 80024b8:	0038      	movs	r0, r7
 80024ba:	a905      	add	r1, sp, #20
	GpioInit.Pin       = GPIO_PIN_2;
 80024bc:	9305      	str	r3, [sp, #20]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 80024be:	9506      	str	r5, [sp, #24]
	GpioInit.Pull      = GPIO_NOPULL;
 80024c0:	9407      	str	r4, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80024c2:	9608      	str	r6, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80024c4:	f000 fb2a 	bl	8002b1c <HAL_GPIO_Init>
    
	GpioInit.Pin       = GPIO_PIN_4;
 80024c8:	2310      	movs	r3, #16
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80024ca:	a905      	add	r1, sp, #20
 80024cc:	0038      	movs	r0, r7
	GpioInit.Pin       = GPIO_PIN_4;
 80024ce:	9305      	str	r3, [sp, #20]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 80024d0:	9506      	str	r5, [sp, #24]
	GpioInit.Pull      = GPIO_NOPULL;
 80024d2:	9407      	str	r4, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80024d4:	9608      	str	r6, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80024d6:	f000 fb21 	bl	8002b1c <HAL_GPIO_Init>
  uint32_t flash_latency = 0;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
#else
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 80024da:	2305      	movs	r3, #5
	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80024dc:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 80024de:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 80024e0:	960a      	str	r6, [sp, #40]	; 0x28
	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 80024e2:	940d      	str	r4, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 80024e4:	9413      	str	r4, [sp, #76]	; 0x4c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80024e6:	f000 f8ad 	bl	8002644 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 80024ea:	2307      	movs	r3, #7
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 80024ec:	0021      	movs	r1, r4
 80024ee:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 80024f0:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 80024f2:	9502      	str	r5, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 80024f4:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024f6:	9404      	str	r4, [sp, #16]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 80024f8:	f000 fa86 	bl	8002a08 <HAL_RCC_ClockConfig>
#endif
}
 80024fc:	b017      	add	sp, #92	; 0x5c
 80024fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002500 <init_uart>:

void init_uart(void)
{
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002500:	2180      	movs	r1, #128	; 0x80
{
 8002502:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002504:	4c1b      	ldr	r4, [pc, #108]	; (8002574 <init_uart+0x74>)
 8002506:	0289      	lsls	r1, r1, #10
 8002508:	6962      	ldr	r2, [r4, #20]
{
 800250a:	b088      	sub	sp, #32
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800250c:	430a      	orrs	r2, r1
 800250e:	6162      	str	r2, [r4, #20]
 8002510:	6963      	ldr	r3, [r4, #20]
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
	GpioInit.Mode      = GPIO_MODE_AF_PP;
	GpioInit.Pull      = GPIO_PULLUP;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	GpioInit.Alternate = GPIO_AF1_USART1;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8002512:	2090      	movs	r0, #144	; 0x90
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002514:	400b      	ands	r3, r1
 8002516:	9301      	str	r3, [sp, #4]
 8002518:	9b01      	ldr	r3, [sp, #4]
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 800251a:	23c0      	movs	r3, #192	; 0xc0
 800251c:	00db      	lsls	r3, r3, #3
	GpioInit.Pull      = GPIO_PULLUP;
 800251e:	2501      	movs	r5, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002520:	2603      	movs	r6, #3
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 8002522:	9303      	str	r3, [sp, #12]
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 8002524:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8002526:	a903      	add	r1, sp, #12
 8002528:	05c0      	lsls	r0, r0, #23
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 800252a:	9304      	str	r3, [sp, #16]
	GpioInit.Pull      = GPIO_PULLUP;
 800252c:	9505      	str	r5, [sp, #20]
	GpioInit.Alternate = GPIO_AF1_USART1;
 800252e:	9507      	str	r5, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002530:	9606      	str	r6, [sp, #24]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8002532:	f000 faf3 	bl	8002b1c <HAL_GPIO_Init>

	__HAL_RCC_USART1_CLK_ENABLE();
 8002536:	2180      	movs	r1, #128	; 0x80
 8002538:	69a2      	ldr	r2, [r4, #24]
 800253a:	01c9      	lsls	r1, r1, #7
 800253c:	430a      	orrs	r2, r1
 800253e:	61a2      	str	r2, [r4, #24]
 8002540:	69a3      	ldr	r3, [r4, #24]
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
	UartHandle.Instance        = USART1;
 8002542:	480d      	ldr	r0, [pc, #52]	; (8002578 <init_uart+0x78>)
	__HAL_RCC_USART1_CLK_ENABLE();
 8002544:	400b      	ands	r3, r1
 8002546:	9302      	str	r3, [sp, #8]
 8002548:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 800254a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800254c:	43b3      	bics	r3, r6
 800254e:	431d      	orrs	r5, r3
	UartHandle.Instance        = USART1;
 8002550:	4b0a      	ldr	r3, [pc, #40]	; (800257c <init_uart+0x7c>)
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 8002552:	6325      	str	r5, [r4, #48]	; 0x30
	UartHandle.Instance        = USART1;
 8002554:	6003      	str	r3, [r0, #0]
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
  #else
  UartHandle.Init.BaudRate   = 38400;
 8002556:	2396      	movs	r3, #150	; 0x96
 8002558:	021b      	lsls	r3, r3, #8
 800255a:	6043      	str	r3, [r0, #4]
  #endif
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800255c:	2300      	movs	r3, #0
 800255e:	6083      	str	r3, [r0, #8]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8002560:	60c3      	str	r3, [r0, #12]
	UartHandle.Init.Parity     = UART_PARITY_NONE;
 8002562:	6103      	str	r3, [r0, #16]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8002564:	6183      	str	r3, [r0, #24]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8002566:	330c      	adds	r3, #12
 8002568:	6143      	str	r3, [r0, #20]
	HAL_UART_Init(&UartHandle);
 800256a:	f000 fc41 	bl	8002df0 <HAL_UART_Init>
}
 800256e:	b008      	add	sp, #32
 8002570:	bd70      	pop	{r4, r5, r6, pc}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	40021000 	.word	0x40021000
 8002578:	200001a8 	.word	0x200001a8
 800257c:	40013800 	.word	0x40013800

08002580 <trigger_setup>:

void trigger_setup(void)
{
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002580:	2080      	movs	r0, #128	; 0x80
 8002582:	4a10      	ldr	r2, [pc, #64]	; (80025c4 <trigger_setup+0x44>)
{
 8002584:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002586:	6951      	ldr	r1, [r2, #20]
 8002588:	0280      	lsls	r0, r0, #10
 800258a:	4301      	orrs	r1, r0
 800258c:	6151      	str	r1, [r2, #20]
 800258e:	6953      	ldr	r3, [r2, #20]
{
 8002590:	b086      	sub	sp, #24
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002592:	4003      	ands	r3, r0
 8002594:	9300      	str	r3, [sp, #0]
	GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_7;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8002596:	2490      	movs	r4, #144	; 0x90
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002598:	9b00      	ldr	r3, [sp, #0]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800259a:	2301      	movs	r3, #1
	GpioInit.Pin       = GPIO_PIN_7;
 800259c:	2580      	movs	r5, #128	; 0x80
	GpioInit.Pull      = GPIO_NOPULL;
 800259e:	2600      	movs	r6, #0
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80025a0:	05e4      	lsls	r4, r4, #23
 80025a2:	0020      	movs	r0, r4
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 80025a4:	9302      	str	r3, [sp, #8]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80025a6:	a901      	add	r1, sp, #4
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80025a8:	3302      	adds	r3, #2
 80025aa:	9304      	str	r3, [sp, #16]
	GpioInit.Pin       = GPIO_PIN_7;
 80025ac:	9501      	str	r5, [sp, #4]
	GpioInit.Pull      = GPIO_NOPULL;
 80025ae:	9603      	str	r6, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80025b0:	f000 fab4 	bl	8002b1c <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80025b4:	0032      	movs	r2, r6
 80025b6:	0029      	movs	r1, r5
 80025b8:	0020      	movs	r0, r4
 80025ba:	f000 fb61 	bl	8002c80 <HAL_GPIO_WritePin>
}
 80025be:	b006      	add	sp, #24
 80025c0:	bd70      	pop	{r4, r5, r6, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	40021000 	.word	0x40021000

080025c8 <trigger_high>:

void trigger_high(void)
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 80025c8:	2090      	movs	r0, #144	; 0x90
{
 80025ca:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 80025cc:	2201      	movs	r2, #1
 80025ce:	2180      	movs	r1, #128	; 0x80
 80025d0:	05c0      	lsls	r0, r0, #23
 80025d2:	f000 fb55 	bl	8002c80 <HAL_GPIO_WritePin>
}
 80025d6:	bd10      	pop	{r4, pc}

080025d8 <trigger_low>:

void trigger_low(void)
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80025d8:	2090      	movs	r0, #144	; 0x90
{
 80025da:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80025dc:	2200      	movs	r2, #0
 80025de:	2180      	movs	r1, #128	; 0x80
 80025e0:	05c0      	lsls	r0, r0, #23
 80025e2:	f000 fb4d 	bl	8002c80 <HAL_GPIO_WritePin>
}   
 80025e6:	bd10      	pop	{r4, pc}

080025e8 <getch>:

char getch(void)
{
 80025e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t d;
	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 80025ea:	2508      	movs	r5, #8
	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 80025ec:	466b      	mov	r3, sp
 80025ee:	1ddc      	adds	r4, r3, #7
 80025f0:	2201      	movs	r2, #1
 80025f2:	2332      	movs	r3, #50	; 0x32
 80025f4:	0021      	movs	r1, r4
 80025f6:	4806      	ldr	r0, [pc, #24]	; (8002610 <getch+0x28>)
 80025f8:	f000 fc2c 	bl	8002e54 <HAL_UART_Receive>
 80025fc:	2800      	cmp	r0, #0
 80025fe:	d101      	bne.n	8002604 <getch+0x1c>
	return d;
 8002600:	7820      	ldrb	r0, [r4, #0]
}
 8002602:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 8002604:	4a03      	ldr	r2, [pc, #12]	; (8002614 <getch+0x2c>)
 8002606:	6a13      	ldr	r3, [r2, #32]
 8002608:	432b      	orrs	r3, r5
 800260a:	6213      	str	r3, [r2, #32]
 800260c:	e7ee      	b.n	80025ec <getch+0x4>
 800260e:	46c0      	nop			; (mov r8, r8)
 8002610:	200001a8 	.word	0x200001a8
 8002614:	40013800 	.word	0x40013800

08002618 <putch>:

void putch(char c)
{
 8002618:	b507      	push	{r0, r1, r2, lr}
	uint8_t d  = c;
 800261a:	466b      	mov	r3, sp
	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 800261c:	2201      	movs	r2, #1
	uint8_t d  = c;
 800261e:	1dd9      	adds	r1, r3, #7
 8002620:	7008      	strb	r0, [r1, #0]
	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8002622:	4b02      	ldr	r3, [pc, #8]	; (800262c <putch+0x14>)
 8002624:	4802      	ldr	r0, [pc, #8]	; (8002630 <putch+0x18>)
 8002626:	f000 fc8d 	bl	8002f44 <HAL_UART_Transmit>
}
 800262a:	bd07      	pop	{r0, r1, r2, pc}
 800262c:	00001388 	.word	0x00001388
 8002630:	200001a8 	.word	0x200001a8

08002634 <HAL_GetTick>:
#define assert_param(expr) ((void)0U)

uint32_t HAL_GetTick(void)
{
	static uint32_t tick;
	return tick++;;
 8002634:	4b02      	ldr	r3, [pc, #8]	; (8002640 <HAL_GetTick+0xc>)
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	1c42      	adds	r2, r0, #1
 800263a:	601a      	str	r2, [r3, #0]
}
 800263c:	4770      	bx	lr
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	20000198 	.word	0x20000198

08002644 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002644:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002646:	6803      	ldr	r3, [r0, #0]
{
 8002648:	0005      	movs	r5, r0
 800264a:	b085      	sub	sp, #20
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800264c:	07db      	lsls	r3, r3, #31
 800264e:	d42f      	bmi.n	80026b0 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002650:	682b      	ldr	r3, [r5, #0]
 8002652:	079b      	lsls	r3, r3, #30
 8002654:	d500      	bpl.n	8002658 <HAL_RCC_OscConfig+0x14>
 8002656:	e081      	b.n	800275c <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002658:	682b      	ldr	r3, [r5, #0]
 800265a:	071b      	lsls	r3, r3, #28
 800265c:	d500      	bpl.n	8002660 <HAL_RCC_OscConfig+0x1c>
 800265e:	e0bc      	b.n	80027da <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002660:	682b      	ldr	r3, [r5, #0]
 8002662:	075b      	lsls	r3, r3, #29
 8002664:	d500      	bpl.n	8002668 <HAL_RCC_OscConfig+0x24>
 8002666:	e0df      	b.n	8002828 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002668:	682b      	ldr	r3, [r5, #0]
 800266a:	06db      	lsls	r3, r3, #27
 800266c:	d51a      	bpl.n	80026a4 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800266e:	696a      	ldr	r2, [r5, #20]
 8002670:	2304      	movs	r3, #4
 8002672:	4cb5      	ldr	r4, [pc, #724]	; (8002948 <HAL_RCC_OscConfig+0x304>)
 8002674:	2a01      	cmp	r2, #1
 8002676:	d000      	beq.n	800267a <HAL_RCC_OscConfig+0x36>
 8002678:	e14a      	b.n	8002910 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800267a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800267c:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800267e:	430b      	orrs	r3, r1
 8002680:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8002682:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002684:	431a      	orrs	r2, r3
 8002686:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002688:	f7ff ffd4 	bl	8002634 <HAL_GetTick>
 800268c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800268e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002690:	423b      	tst	r3, r7
 8002692:	d100      	bne.n	8002696 <HAL_RCC_OscConfig+0x52>
 8002694:	e135      	b.n	8002902 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002696:	21f8      	movs	r1, #248	; 0xf8
 8002698:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800269a:	69ab      	ldr	r3, [r5, #24]
 800269c:	438a      	bics	r2, r1
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	4313      	orrs	r3, r2
 80026a2:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026a4:	6a29      	ldr	r1, [r5, #32]
 80026a6:	2900      	cmp	r1, #0
 80026a8:	d000      	beq.n	80026ac <HAL_RCC_OscConfig+0x68>
 80026aa:	e159      	b.n	8002960 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80026ac:	2000      	movs	r0, #0
 80026ae:	e013      	b.n	80026d8 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80026b0:	210c      	movs	r1, #12
 80026b2:	4ca5      	ldr	r4, [pc, #660]	; (8002948 <HAL_RCC_OscConfig+0x304>)
 80026b4:	6862      	ldr	r2, [r4, #4]
 80026b6:	400a      	ands	r2, r1
 80026b8:	2a04      	cmp	r2, #4
 80026ba:	d006      	beq.n	80026ca <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026bc:	6863      	ldr	r3, [r4, #4]
 80026be:	400b      	ands	r3, r1
 80026c0:	2b08      	cmp	r3, #8
 80026c2:	d10b      	bne.n	80026dc <HAL_RCC_OscConfig+0x98>
 80026c4:	6863      	ldr	r3, [r4, #4]
 80026c6:	03db      	lsls	r3, r3, #15
 80026c8:	d508      	bpl.n	80026dc <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ca:	6823      	ldr	r3, [r4, #0]
 80026cc:	039b      	lsls	r3, r3, #14
 80026ce:	d5bf      	bpl.n	8002650 <HAL_RCC_OscConfig+0xc>
 80026d0:	686b      	ldr	r3, [r5, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1bc      	bne.n	8002650 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80026d6:	2001      	movs	r0, #1
}
 80026d8:	b005      	add	sp, #20
 80026da:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026dc:	686b      	ldr	r3, [r5, #4]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d113      	bne.n	800270a <HAL_RCC_OscConfig+0xc6>
 80026e2:	2380      	movs	r3, #128	; 0x80
 80026e4:	6822      	ldr	r2, [r4, #0]
 80026e6:	025b      	lsls	r3, r3, #9
 80026e8:	4313      	orrs	r3, r2
 80026ea:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80026ec:	f7ff ffa2 	bl	8002634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f0:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80026f2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f4:	02bf      	lsls	r7, r7, #10
 80026f6:	6823      	ldr	r3, [r4, #0]
 80026f8:	423b      	tst	r3, r7
 80026fa:	d1a9      	bne.n	8002650 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026fc:	f7ff ff9a 	bl	8002634 <HAL_GetTick>
 8002700:	1b80      	subs	r0, r0, r6
 8002702:	2864      	cmp	r0, #100	; 0x64
 8002704:	d9f7      	bls.n	80026f6 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8002706:	2003      	movs	r0, #3
 8002708:	e7e6      	b.n	80026d8 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800270a:	2b00      	cmp	r3, #0
 800270c:	d116      	bne.n	800273c <HAL_RCC_OscConfig+0xf8>
 800270e:	6823      	ldr	r3, [r4, #0]
 8002710:	4a8e      	ldr	r2, [pc, #568]	; (800294c <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002712:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002714:	4013      	ands	r3, r2
 8002716:	6023      	str	r3, [r4, #0]
 8002718:	6823      	ldr	r3, [r4, #0]
 800271a:	4a8d      	ldr	r2, [pc, #564]	; (8002950 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800271c:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800271e:	4013      	ands	r3, r2
 8002720:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002722:	f7ff ff87 	bl	8002634 <HAL_GetTick>
 8002726:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002728:	6823      	ldr	r3, [r4, #0]
 800272a:	423b      	tst	r3, r7
 800272c:	d100      	bne.n	8002730 <HAL_RCC_OscConfig+0xec>
 800272e:	e78f      	b.n	8002650 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002730:	f7ff ff80 	bl	8002634 <HAL_GetTick>
 8002734:	1b80      	subs	r0, r0, r6
 8002736:	2864      	cmp	r0, #100	; 0x64
 8002738:	d9f6      	bls.n	8002728 <HAL_RCC_OscConfig+0xe4>
 800273a:	e7e4      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800273c:	2b05      	cmp	r3, #5
 800273e:	d105      	bne.n	800274c <HAL_RCC_OscConfig+0x108>
 8002740:	2380      	movs	r3, #128	; 0x80
 8002742:	6822      	ldr	r2, [r4, #0]
 8002744:	02db      	lsls	r3, r3, #11
 8002746:	4313      	orrs	r3, r2
 8002748:	6023      	str	r3, [r4, #0]
 800274a:	e7ca      	b.n	80026e2 <HAL_RCC_OscConfig+0x9e>
 800274c:	6823      	ldr	r3, [r4, #0]
 800274e:	4a7f      	ldr	r2, [pc, #508]	; (800294c <HAL_RCC_OscConfig+0x308>)
 8002750:	4013      	ands	r3, r2
 8002752:	6023      	str	r3, [r4, #0]
 8002754:	6823      	ldr	r3, [r4, #0]
 8002756:	4a7e      	ldr	r2, [pc, #504]	; (8002950 <HAL_RCC_OscConfig+0x30c>)
 8002758:	4013      	ands	r3, r2
 800275a:	e7c6      	b.n	80026ea <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800275c:	220c      	movs	r2, #12
 800275e:	4c7a      	ldr	r4, [pc, #488]	; (8002948 <HAL_RCC_OscConfig+0x304>)
 8002760:	6863      	ldr	r3, [r4, #4]
 8002762:	4213      	tst	r3, r2
 8002764:	d006      	beq.n	8002774 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002766:	6863      	ldr	r3, [r4, #4]
 8002768:	4013      	ands	r3, r2
 800276a:	2b08      	cmp	r3, #8
 800276c:	d110      	bne.n	8002790 <HAL_RCC_OscConfig+0x14c>
 800276e:	6863      	ldr	r3, [r4, #4]
 8002770:	03db      	lsls	r3, r3, #15
 8002772:	d40d      	bmi.n	8002790 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002774:	6823      	ldr	r3, [r4, #0]
 8002776:	079b      	lsls	r3, r3, #30
 8002778:	d502      	bpl.n	8002780 <HAL_RCC_OscConfig+0x13c>
 800277a:	68eb      	ldr	r3, [r5, #12]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d1aa      	bne.n	80026d6 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002780:	21f8      	movs	r1, #248	; 0xf8
 8002782:	6822      	ldr	r2, [r4, #0]
 8002784:	692b      	ldr	r3, [r5, #16]
 8002786:	438a      	bics	r2, r1
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4313      	orrs	r3, r2
 800278c:	6023      	str	r3, [r4, #0]
 800278e:	e763      	b.n	8002658 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002790:	68ea      	ldr	r2, [r5, #12]
 8002792:	2301      	movs	r3, #1
 8002794:	2a00      	cmp	r2, #0
 8002796:	d00f      	beq.n	80027b8 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8002798:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800279a:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 800279c:	4313      	orrs	r3, r2
 800279e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80027a0:	f7ff ff48 	bl	8002634 <HAL_GetTick>
 80027a4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a6:	6823      	ldr	r3, [r4, #0]
 80027a8:	423b      	tst	r3, r7
 80027aa:	d1e9      	bne.n	8002780 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ac:	f7ff ff42 	bl	8002634 <HAL_GetTick>
 80027b0:	1b80      	subs	r0, r0, r6
 80027b2:	2802      	cmp	r0, #2
 80027b4:	d9f7      	bls.n	80027a6 <HAL_RCC_OscConfig+0x162>
 80027b6:	e7a6      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 80027b8:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ba:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80027bc:	439a      	bics	r2, r3
 80027be:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 80027c0:	f7ff ff38 	bl	8002634 <HAL_GetTick>
 80027c4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027c6:	6823      	ldr	r3, [r4, #0]
 80027c8:	423b      	tst	r3, r7
 80027ca:	d100      	bne.n	80027ce <HAL_RCC_OscConfig+0x18a>
 80027cc:	e744      	b.n	8002658 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ce:	f7ff ff31 	bl	8002634 <HAL_GetTick>
 80027d2:	1b80      	subs	r0, r0, r6
 80027d4:	2802      	cmp	r0, #2
 80027d6:	d9f6      	bls.n	80027c6 <HAL_RCC_OscConfig+0x182>
 80027d8:	e795      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027da:	69ea      	ldr	r2, [r5, #28]
 80027dc:	2301      	movs	r3, #1
 80027de:	4c5a      	ldr	r4, [pc, #360]	; (8002948 <HAL_RCC_OscConfig+0x304>)
 80027e0:	2a00      	cmp	r2, #0
 80027e2:	d010      	beq.n	8002806 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 80027e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027e6:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80027e8:	4313      	orrs	r3, r2
 80027ea:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80027ec:	f7ff ff22 	bl	8002634 <HAL_GetTick>
 80027f0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027f4:	423b      	tst	r3, r7
 80027f6:	d000      	beq.n	80027fa <HAL_RCC_OscConfig+0x1b6>
 80027f8:	e732      	b.n	8002660 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027fa:	f7ff ff1b 	bl	8002634 <HAL_GetTick>
 80027fe:	1b80      	subs	r0, r0, r6
 8002800:	2802      	cmp	r0, #2
 8002802:	d9f6      	bls.n	80027f2 <HAL_RCC_OscConfig+0x1ae>
 8002804:	e77f      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8002806:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002808:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 800280a:	439a      	bics	r2, r3
 800280c:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 800280e:	f7ff ff11 	bl	8002634 <HAL_GetTick>
 8002812:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002814:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002816:	423b      	tst	r3, r7
 8002818:	d100      	bne.n	800281c <HAL_RCC_OscConfig+0x1d8>
 800281a:	e721      	b.n	8002660 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800281c:	f7ff ff0a 	bl	8002634 <HAL_GetTick>
 8002820:	1b80      	subs	r0, r0, r6
 8002822:	2802      	cmp	r0, #2
 8002824:	d9f6      	bls.n	8002814 <HAL_RCC_OscConfig+0x1d0>
 8002826:	e76e      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002828:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800282a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800282c:	4c46      	ldr	r4, [pc, #280]	; (8002948 <HAL_RCC_OscConfig+0x304>)
 800282e:	0552      	lsls	r2, r2, #21
 8002830:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002832:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002834:	4213      	tst	r3, r2
 8002836:	d108      	bne.n	800284a <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002838:	69e3      	ldr	r3, [r4, #28]
 800283a:	4313      	orrs	r3, r2
 800283c:	61e3      	str	r3, [r4, #28]
 800283e:	69e3      	ldr	r3, [r4, #28]
 8002840:	4013      	ands	r3, r2
 8002842:	9303      	str	r3, [sp, #12]
 8002844:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8002846:	2301      	movs	r3, #1
 8002848:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800284a:	2780      	movs	r7, #128	; 0x80
 800284c:	4e41      	ldr	r6, [pc, #260]	; (8002954 <HAL_RCC_OscConfig+0x310>)
 800284e:	007f      	lsls	r7, r7, #1
 8002850:	6833      	ldr	r3, [r6, #0]
 8002852:	423b      	tst	r3, r7
 8002854:	d006      	beq.n	8002864 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002856:	68ab      	ldr	r3, [r5, #8]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d113      	bne.n	8002884 <HAL_RCC_OscConfig+0x240>
 800285c:	6a22      	ldr	r2, [r4, #32]
 800285e:	4313      	orrs	r3, r2
 8002860:	6223      	str	r3, [r4, #32]
 8002862:	e030      	b.n	80028c6 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002864:	6833      	ldr	r3, [r6, #0]
 8002866:	433b      	orrs	r3, r7
 8002868:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800286a:	f7ff fee3 	bl	8002634 <HAL_GetTick>
 800286e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002870:	6833      	ldr	r3, [r6, #0]
 8002872:	423b      	tst	r3, r7
 8002874:	d1ef      	bne.n	8002856 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002876:	f7ff fedd 	bl	8002634 <HAL_GetTick>
 800287a:	9b01      	ldr	r3, [sp, #4]
 800287c:	1ac0      	subs	r0, r0, r3
 800287e:	2864      	cmp	r0, #100	; 0x64
 8002880:	d9f6      	bls.n	8002870 <HAL_RCC_OscConfig+0x22c>
 8002882:	e740      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002884:	2201      	movs	r2, #1
 8002886:	2b00      	cmp	r3, #0
 8002888:	d114      	bne.n	80028b4 <HAL_RCC_OscConfig+0x270>
 800288a:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800288c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800288e:	4393      	bics	r3, r2
 8002890:	6223      	str	r3, [r4, #32]
 8002892:	6a23      	ldr	r3, [r4, #32]
 8002894:	3203      	adds	r2, #3
 8002896:	4393      	bics	r3, r2
 8002898:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800289a:	f7ff fecb 	bl	8002634 <HAL_GetTick>
 800289e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028a0:	6a23      	ldr	r3, [r4, #32]
 80028a2:	423b      	tst	r3, r7
 80028a4:	d016      	beq.n	80028d4 <HAL_RCC_OscConfig+0x290>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028a6:	f7ff fec5 	bl	8002634 <HAL_GetTick>
 80028aa:	4b2b      	ldr	r3, [pc, #172]	; (8002958 <HAL_RCC_OscConfig+0x314>)
 80028ac:	1b80      	subs	r0, r0, r6
 80028ae:	4298      	cmp	r0, r3
 80028b0:	d9f6      	bls.n	80028a0 <HAL_RCC_OscConfig+0x25c>
 80028b2:	e728      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028b4:	2b05      	cmp	r3, #5
 80028b6:	d116      	bne.n	80028e6 <HAL_RCC_OscConfig+0x2a2>
 80028b8:	6a21      	ldr	r1, [r4, #32]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	430b      	orrs	r3, r1
 80028be:	6223      	str	r3, [r4, #32]
 80028c0:	6a23      	ldr	r3, [r4, #32]
 80028c2:	431a      	orrs	r2, r3
 80028c4:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80028c6:	f7ff feb5 	bl	8002634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ca:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80028cc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ce:	6a23      	ldr	r3, [r4, #32]
 80028d0:	423b      	tst	r3, r7
 80028d2:	d00f      	beq.n	80028f4 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 80028d4:	9b00      	ldr	r3, [sp, #0]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d000      	beq.n	80028dc <HAL_RCC_OscConfig+0x298>
 80028da:	e6c5      	b.n	8002668 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80028dc:	69e3      	ldr	r3, [r4, #28]
 80028de:	4a1f      	ldr	r2, [pc, #124]	; (800295c <HAL_RCC_OscConfig+0x318>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	61e3      	str	r3, [r4, #28]
 80028e4:	e6c0      	b.n	8002668 <HAL_RCC_OscConfig+0x24>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e6:	6a23      	ldr	r3, [r4, #32]
 80028e8:	4393      	bics	r3, r2
 80028ea:	2204      	movs	r2, #4
 80028ec:	6223      	str	r3, [r4, #32]
 80028ee:	6a23      	ldr	r3, [r4, #32]
 80028f0:	4393      	bics	r3, r2
 80028f2:	e7b5      	b.n	8002860 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028f4:	f7ff fe9e 	bl	8002634 <HAL_GetTick>
 80028f8:	4b17      	ldr	r3, [pc, #92]	; (8002958 <HAL_RCC_OscConfig+0x314>)
 80028fa:	1b80      	subs	r0, r0, r6
 80028fc:	4298      	cmp	r0, r3
 80028fe:	d9e6      	bls.n	80028ce <HAL_RCC_OscConfig+0x28a>
 8002900:	e701      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002902:	f7ff fe97 	bl	8002634 <HAL_GetTick>
 8002906:	1b80      	subs	r0, r0, r6
 8002908:	2802      	cmp	r0, #2
 800290a:	d800      	bhi.n	800290e <HAL_RCC_OscConfig+0x2ca>
 800290c:	e6bf      	b.n	800268e <HAL_RCC_OscConfig+0x4a>
 800290e:	e6fa      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002910:	3205      	adds	r2, #5
 8002912:	d103      	bne.n	800291c <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8002914:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002916:	439a      	bics	r2, r3
 8002918:	6362      	str	r2, [r4, #52]	; 0x34
 800291a:	e6bc      	b.n	8002696 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 800291c:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800291e:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002920:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8002922:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8002924:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8002926:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002928:	4393      	bics	r3, r2
 800292a:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800292c:	f7ff fe82 	bl	8002634 <HAL_GetTick>
 8002930:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002932:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002934:	423b      	tst	r3, r7
 8002936:	d100      	bne.n	800293a <HAL_RCC_OscConfig+0x2f6>
 8002938:	e6b4      	b.n	80026a4 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800293a:	f7ff fe7b 	bl	8002634 <HAL_GetTick>
 800293e:	1b80      	subs	r0, r0, r6
 8002940:	2802      	cmp	r0, #2
 8002942:	d9f6      	bls.n	8002932 <HAL_RCC_OscConfig+0x2ee>
 8002944:	e6df      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
 8002946:	46c0      	nop			; (mov r8, r8)
 8002948:	40021000 	.word	0x40021000
 800294c:	fffeffff 	.word	0xfffeffff
 8002950:	fffbffff 	.word	0xfffbffff
 8002954:	40007000 	.word	0x40007000
 8002958:	00001388 	.word	0x00001388
 800295c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002960:	220c      	movs	r2, #12
 8002962:	4c26      	ldr	r4, [pc, #152]	; (80029fc <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8002964:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002966:	6863      	ldr	r3, [r4, #4]
 8002968:	4013      	ands	r3, r2
 800296a:	2b08      	cmp	r3, #8
 800296c:	d100      	bne.n	8002970 <HAL_RCC_OscConfig+0x32c>
 800296e:	e6b3      	b.n	80026d8 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8002970:	6823      	ldr	r3, [r4, #0]
 8002972:	4a23      	ldr	r2, [pc, #140]	; (8002a00 <HAL_RCC_OscConfig+0x3bc>)
 8002974:	4013      	ands	r3, r2
 8002976:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002978:	2902      	cmp	r1, #2
 800297a:	d12f      	bne.n	80029dc <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 800297c:	f7ff fe5a 	bl	8002634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002980:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8002982:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002984:	04bf      	lsls	r7, r7, #18
 8002986:	6823      	ldr	r3, [r4, #0]
 8002988:	423b      	tst	r3, r7
 800298a:	d121      	bne.n	80029d0 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800298c:	220f      	movs	r2, #15
 800298e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002990:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002992:	4393      	bics	r3, r2
 8002994:	6aea      	ldr	r2, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002996:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002998:	4313      	orrs	r3, r2
 800299a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800299c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800299e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80029a0:	6862      	ldr	r2, [r4, #4]
 80029a2:	430b      	orrs	r3, r1
 80029a4:	4917      	ldr	r1, [pc, #92]	; (8002a04 <HAL_RCC_OscConfig+0x3c0>)
 80029a6:	400a      	ands	r2, r1
 80029a8:	4313      	orrs	r3, r2
 80029aa:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80029ac:	2380      	movs	r3, #128	; 0x80
 80029ae:	6822      	ldr	r2, [r4, #0]
 80029b0:	045b      	lsls	r3, r3, #17
 80029b2:	4313      	orrs	r3, r2
 80029b4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80029b6:	f7ff fe3d 	bl	8002634 <HAL_GetTick>
 80029ba:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029bc:	6823      	ldr	r3, [r4, #0]
 80029be:	4233      	tst	r3, r6
 80029c0:	d000      	beq.n	80029c4 <HAL_RCC_OscConfig+0x380>
 80029c2:	e673      	b.n	80026ac <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029c4:	f7ff fe36 	bl	8002634 <HAL_GetTick>
 80029c8:	1b40      	subs	r0, r0, r5
 80029ca:	2802      	cmp	r0, #2
 80029cc:	d9f6      	bls.n	80029bc <HAL_RCC_OscConfig+0x378>
 80029ce:	e69a      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029d0:	f7ff fe30 	bl	8002634 <HAL_GetTick>
 80029d4:	1b80      	subs	r0, r0, r6
 80029d6:	2802      	cmp	r0, #2
 80029d8:	d9d5      	bls.n	8002986 <HAL_RCC_OscConfig+0x342>
 80029da:	e694      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80029dc:	f7ff fe2a 	bl	8002634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029e0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80029e2:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029e4:	04b6      	lsls	r6, r6, #18
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	4233      	tst	r3, r6
 80029ea:	d100      	bne.n	80029ee <HAL_RCC_OscConfig+0x3aa>
 80029ec:	e65e      	b.n	80026ac <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ee:	f7ff fe21 	bl	8002634 <HAL_GetTick>
 80029f2:	1b40      	subs	r0, r0, r5
 80029f4:	2802      	cmp	r0, #2
 80029f6:	d9f6      	bls.n	80029e6 <HAL_RCC_OscConfig+0x3a2>
 80029f8:	e685      	b.n	8002706 <HAL_RCC_OscConfig+0xc2>
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	40021000 	.word	0x40021000
 8002a00:	feffffff 	.word	0xfeffffff
 8002a04:	ffc2ffff 	.word	0xffc2ffff

08002a08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	4c3e      	ldr	r4, [pc, #248]	; (8002b08 <HAL_RCC_ClockConfig+0x100>)
{
 8002a0e:	0005      	movs	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002a10:	6823      	ldr	r3, [r4, #0]
{
 8002a12:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002a14:	4013      	ands	r3, r2
 8002a16:	428b      	cmp	r3, r1
 8002a18:	d312      	bcc.n	8002a40 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a1a:	682a      	ldr	r2, [r5, #0]
 8002a1c:	0793      	lsls	r3, r2, #30
 8002a1e:	d419      	bmi.n	8002a54 <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a20:	07d3      	lsls	r3, r2, #31
 8002a22:	d41f      	bmi.n	8002a64 <HAL_RCC_ClockConfig+0x5c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002a24:	2301      	movs	r3, #1
 8002a26:	6822      	ldr	r2, [r4, #0]
 8002a28:	401a      	ands	r2, r3
 8002a2a:	42ba      	cmp	r2, r7
 8002a2c:	d85d      	bhi.n	8002aea <HAL_RCC_ClockConfig+0xe2>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a2e:	682b      	ldr	r3, [r5, #0]
 8002a30:	075b      	lsls	r3, r3, #29
 8002a32:	d461      	bmi.n	8002af8 <HAL_RCC_ClockConfig+0xf0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /* Update the SystemCoreClock global variable */
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
  SystemCoreClock = 7372800;
 8002a34:	22e1      	movs	r2, #225	; 0xe1
 8002a36:	4b35      	ldr	r3, [pc, #212]	; (8002b0c <HAL_RCC_ClockConfig+0x104>)
 8002a38:	03d2      	lsls	r2, r2, #15
  
  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8002a3a:	2000      	movs	r0, #0
  SystemCoreClock = 7372800;
 8002a3c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_ClockConfig+0x4a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a40:	6823      	ldr	r3, [r4, #0]
 8002a42:	4393      	bics	r3, r2
 8002a44:	430b      	orrs	r3, r1
 8002a46:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a48:	6823      	ldr	r3, [r4, #0]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	428b      	cmp	r3, r1
 8002a4e:	d0e4      	beq.n	8002a1a <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8002a50:	2001      	movs	r0, #1
}
 8002a52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a54:	20f0      	movs	r0, #240	; 0xf0
 8002a56:	492e      	ldr	r1, [pc, #184]	; (8002b10 <HAL_RCC_ClockConfig+0x108>)
 8002a58:	684b      	ldr	r3, [r1, #4]
 8002a5a:	4383      	bics	r3, r0
 8002a5c:	68a8      	ldr	r0, [r5, #8]
 8002a5e:	4303      	orrs	r3, r0
 8002a60:	604b      	str	r3, [r1, #4]
 8002a62:	e7dd      	b.n	8002a20 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a64:	4e2a      	ldr	r6, [pc, #168]	; (8002b10 <HAL_RCC_ClockConfig+0x108>)
 8002a66:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a68:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a6a:	2a01      	cmp	r2, #1
 8002a6c:	d11a      	bne.n	8002aa4 <HAL_RCC_ClockConfig+0x9c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a6e:	039b      	lsls	r3, r3, #14
 8002a70:	d5ee      	bpl.n	8002a50 <HAL_RCC_ClockConfig+0x48>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a72:	2103      	movs	r1, #3
 8002a74:	6873      	ldr	r3, [r6, #4]
 8002a76:	438b      	bics	r3, r1
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002a7c:	f7ff fdda 	bl	8002634 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a80:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002a82:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d115      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a88:	220c      	movs	r2, #12
 8002a8a:	6873      	ldr	r3, [r6, #4]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d0c8      	beq.n	8002a24 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a92:	f7ff fdcf 	bl	8002634 <HAL_GetTick>
 8002a96:	9b01      	ldr	r3, [sp, #4]
 8002a98:	1ac0      	subs	r0, r0, r3
 8002a9a:	4b1e      	ldr	r3, [pc, #120]	; (8002b14 <HAL_RCC_ClockConfig+0x10c>)
 8002a9c:	4298      	cmp	r0, r3
 8002a9e:	d9f3      	bls.n	8002a88 <HAL_RCC_ClockConfig+0x80>
          return HAL_TIMEOUT;
 8002aa0:	2003      	movs	r0, #3
 8002aa2:	e7d6      	b.n	8002a52 <HAL_RCC_ClockConfig+0x4a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002aa4:	2a02      	cmp	r2, #2
 8002aa6:	d102      	bne.n	8002aae <HAL_RCC_ClockConfig+0xa6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa8:	019b      	lsls	r3, r3, #6
 8002aaa:	d4e2      	bmi.n	8002a72 <HAL_RCC_ClockConfig+0x6a>
 8002aac:	e7d0      	b.n	8002a50 <HAL_RCC_ClockConfig+0x48>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aae:	079b      	lsls	r3, r3, #30
 8002ab0:	d4df      	bmi.n	8002a72 <HAL_RCC_ClockConfig+0x6a>
 8002ab2:	e7cd      	b.n	8002a50 <HAL_RCC_ClockConfig+0x48>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d012      	beq.n	8002ade <HAL_RCC_ClockConfig+0xd6>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ab8:	220c      	movs	r2, #12
 8002aba:	6873      	ldr	r3, [r6, #4]
 8002abc:	4213      	tst	r3, r2
 8002abe:	d0b1      	beq.n	8002a24 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ac0:	f7ff fdb8 	bl	8002634 <HAL_GetTick>
 8002ac4:	9b01      	ldr	r3, [sp, #4]
 8002ac6:	1ac0      	subs	r0, r0, r3
 8002ac8:	4b12      	ldr	r3, [pc, #72]	; (8002b14 <HAL_RCC_ClockConfig+0x10c>)
 8002aca:	4298      	cmp	r0, r3
 8002acc:	d9f4      	bls.n	8002ab8 <HAL_RCC_ClockConfig+0xb0>
 8002ace:	e7e7      	b.n	8002aa0 <HAL_RCC_ClockConfig+0x98>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad0:	f7ff fdb0 	bl	8002634 <HAL_GetTick>
 8002ad4:	9b01      	ldr	r3, [sp, #4]
 8002ad6:	1ac0      	subs	r0, r0, r3
 8002ad8:	4b0e      	ldr	r3, [pc, #56]	; (8002b14 <HAL_RCC_ClockConfig+0x10c>)
 8002ada:	4298      	cmp	r0, r3
 8002adc:	d8e0      	bhi.n	8002aa0 <HAL_RCC_ClockConfig+0x98>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ade:	220c      	movs	r2, #12
 8002ae0:	6873      	ldr	r3, [r6, #4]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	d1f3      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xc8>
 8002ae8:	e79c      	b.n	8002a24 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aea:	6822      	ldr	r2, [r4, #0]
 8002aec:	439a      	bics	r2, r3
 8002aee:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002af0:	6822      	ldr	r2, [r4, #0]
 8002af2:	421a      	tst	r2, r3
 8002af4:	d09b      	beq.n	8002a2e <HAL_RCC_ClockConfig+0x26>
 8002af6:	e7ab      	b.n	8002a50 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002af8:	4a05      	ldr	r2, [pc, #20]	; (8002b10 <HAL_RCC_ClockConfig+0x108>)
 8002afa:	4907      	ldr	r1, [pc, #28]	; (8002b18 <HAL_RCC_ClockConfig+0x110>)
 8002afc:	6853      	ldr	r3, [r2, #4]
 8002afe:	400b      	ands	r3, r1
 8002b00:	68e9      	ldr	r1, [r5, #12]
 8002b02:	430b      	orrs	r3, r1
 8002b04:	6053      	str	r3, [r2, #4]
 8002b06:	e795      	b.n	8002a34 <HAL_RCC_ClockConfig+0x2c>
 8002b08:	40022000 	.word	0x40022000
 8002b0c:	20000010 	.word	0x20000010
 8002b10:	40021000 	.word	0x40021000
 8002b14:	00001388 	.word	0x00001388
 8002b18:	fffff8ff 	.word	0xfffff8ff

08002b1c <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00U;
 8002b1c:	2300      	movs	r3, #0
{ 
 8002b1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b20:	b087      	sub	sp, #28
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002b22:	680a      	ldr	r2, [r1, #0]
 8002b24:	0014      	movs	r4, r2
 8002b26:	40dc      	lsrs	r4, r3
 8002b28:	d101      	bne.n	8002b2e <HAL_GPIO_Init+0x12>
      }
    }
    
    position++;
  } 
}
 8002b2a:	b007      	add	sp, #28
 8002b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002b2e:	2601      	movs	r6, #1
 8002b30:	0014      	movs	r4, r2
 8002b32:	409e      	lsls	r6, r3
 8002b34:	4034      	ands	r4, r6
 8002b36:	9402      	str	r4, [sp, #8]
    if(iocurrent)
 8002b38:	4232      	tst	r2, r6
 8002b3a:	d100      	bne.n	8002b3e <HAL_GPIO_Init+0x22>
 8002b3c:	e092      	b.n	8002c64 <HAL_GPIO_Init+0x148>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002b3e:	684a      	ldr	r2, [r1, #4]
 8002b40:	0015      	movs	r5, r2
 8002b42:	9201      	str	r2, [sp, #4]
 8002b44:	2210      	movs	r2, #16
 8002b46:	4395      	bics	r5, r2
 8002b48:	9503      	str	r5, [sp, #12]
 8002b4a:	2d02      	cmp	r5, #2
 8002b4c:	d10d      	bne.n	8002b6a <HAL_GPIO_Init+0x4e>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8002b4e:	2407      	movs	r4, #7
 8002b50:	250f      	movs	r5, #15
 8002b52:	401c      	ands	r4, r3
 8002b54:	00a4      	lsls	r4, r4, #2
 8002b56:	40a5      	lsls	r5, r4
        temp = GPIOx->AFR[position >> 3];
 8002b58:	08da      	lsrs	r2, r3, #3
 8002b5a:	0092      	lsls	r2, r2, #2
 8002b5c:	1882      	adds	r2, r0, r2
 8002b5e:	6a17      	ldr	r7, [r2, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8002b60:	43af      	bics	r7, r5
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8002b62:	690d      	ldr	r5, [r1, #16]
 8002b64:	40a5      	lsls	r5, r4
 8002b66:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3U] = temp;
 8002b68:	6217      	str	r7, [r2, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	005c      	lsls	r4, r3, #1
 8002b6e:	40a2      	lsls	r2, r4
 8002b70:	43d5      	mvns	r5, r2
 8002b72:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b74:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8002b76:	6807      	ldr	r7, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8002b78:	4397      	bics	r7, r2
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b7a:	9a01      	ldr	r2, [sp, #4]
 8002b7c:	402a      	ands	r2, r5
 8002b7e:	40a2      	lsls	r2, r4
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b80:	9d03      	ldr	r5, [sp, #12]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b82:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b84:	3d01      	subs	r5, #1
      GPIOx->MODER = temp;
 8002b86:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b88:	2d01      	cmp	r5, #1
 8002b8a:	d80f      	bhi.n	8002bac <HAL_GPIO_Init+0x90>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b8c:	4662      	mov	r2, ip
        temp = GPIOx->OSPEEDR; 
 8002b8e:	6885      	ldr	r5, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b90:	4015      	ands	r5, r2
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8002b92:	68ca      	ldr	r2, [r1, #12]
 8002b94:	40a2      	lsls	r2, r4
 8002b96:	432a      	orrs	r2, r5
        GPIOx->OSPEEDR = temp;
 8002b98:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 8002b9a:	6845      	ldr	r5, [r0, #4]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b9c:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002b9e:	43b5      	bics	r5, r6
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002ba0:	2601      	movs	r6, #1
 8002ba2:	0912      	lsrs	r2, r2, #4
 8002ba4:	4032      	ands	r2, r6
 8002ba6:	409a      	lsls	r2, r3
 8002ba8:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 8002baa:	6042      	str	r2, [r0, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bac:	4665      	mov	r5, ip
      temp = GPIOx->PUPDR;
 8002bae:	68c2      	ldr	r2, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bb0:	402a      	ands	r2, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002bb2:	688d      	ldr	r5, [r1, #8]
 8002bb4:	40a5      	lsls	r5, r4
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002bb6:	2480      	movs	r4, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002bb8:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 8002bba:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002bbc:	9a01      	ldr	r2, [sp, #4]
 8002bbe:	0564      	lsls	r4, r4, #21
 8002bc0:	4222      	tst	r2, r4
 8002bc2:	d04f      	beq.n	8002c64 <HAL_GPIO_Init+0x148>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc4:	2501      	movs	r5, #1
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002bc6:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc8:	4a27      	ldr	r2, [pc, #156]	; (8002c68 <HAL_GPIO_Init+0x14c>)
 8002bca:	6994      	ldr	r4, [r2, #24]
 8002bcc:	432c      	orrs	r4, r5
 8002bce:	6194      	str	r4, [r2, #24]
 8002bd0:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8002bd2:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bd4:	402a      	ands	r2, r5
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002bd6:	3502      	adds	r5, #2
 8002bd8:	401d      	ands	r5, r3
 8002bda:	00ad      	lsls	r5, r5, #2
 8002bdc:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bde:	9205      	str	r2, [sp, #20]
 8002be0:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2];
 8002be2:	4a22      	ldr	r2, [pc, #136]	; (8002c6c <HAL_GPIO_Init+0x150>)
 8002be4:	00a4      	lsls	r4, r4, #2
 8002be6:	18a4      	adds	r4, r4, r2
 8002be8:	68a6      	ldr	r6, [r4, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bea:	2200      	movs	r2, #0
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002bec:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bee:	2790      	movs	r7, #144	; 0x90
 8002bf0:	05ff      	lsls	r7, r7, #23
 8002bf2:	42b8      	cmp	r0, r7
 8002bf4:	d00c      	beq.n	8002c10 <HAL_GPIO_Init+0xf4>
 8002bf6:	4f1e      	ldr	r7, [pc, #120]	; (8002c70 <HAL_GPIO_Init+0x154>)
 8002bf8:	3201      	adds	r2, #1
 8002bfa:	42b8      	cmp	r0, r7
 8002bfc:	d008      	beq.n	8002c10 <HAL_GPIO_Init+0xf4>
 8002bfe:	4f1d      	ldr	r7, [pc, #116]	; (8002c74 <HAL_GPIO_Init+0x158>)
 8002c00:	3201      	adds	r2, #1
 8002c02:	42b8      	cmp	r0, r7
 8002c04:	d004      	beq.n	8002c10 <HAL_GPIO_Init+0xf4>
 8002c06:	4f1c      	ldr	r7, [pc, #112]	; (8002c78 <HAL_GPIO_Init+0x15c>)
 8002c08:	3201      	adds	r2, #1
 8002c0a:	42b8      	cmp	r0, r7
 8002c0c:	d000      	beq.n	8002c10 <HAL_GPIO_Init+0xf4>
 8002c0e:	3202      	adds	r2, #2
 8002c10:	40aa      	lsls	r2, r5
 8002c12:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8002c14:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8002c16:	4a19      	ldr	r2, [pc, #100]	; (8002c7c <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c18:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 8002c1a:	6816      	ldr	r6, [r2, #0]
          SET_BIT(temp, iocurrent); 
 8002c1c:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c1e:	9f01      	ldr	r7, [sp, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c20:	43e4      	mvns	r4, r4
          SET_BIT(temp, iocurrent); 
 8002c22:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c24:	03ff      	lsls	r7, r7, #15
 8002c26:	d401      	bmi.n	8002c2c <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c28:	0035      	movs	r5, r6
 8002c2a:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8002c2c:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8002c2e:	6856      	ldr	r6, [r2, #4]
          SET_BIT(temp, iocurrent); 
 8002c30:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c32:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8002c34:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c36:	03bf      	lsls	r7, r7, #14
 8002c38:	d401      	bmi.n	8002c3e <HAL_GPIO_Init+0x122>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8002c3a:	0035      	movs	r5, r6
 8002c3c:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8002c3e:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8002c40:	6896      	ldr	r6, [r2, #8]
          SET_BIT(temp, iocurrent); 
 8002c42:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c44:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8002c46:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c48:	02ff      	lsls	r7, r7, #11
 8002c4a:	d401      	bmi.n	8002c50 <HAL_GPIO_Init+0x134>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002c4c:	0035      	movs	r5, r6
 8002c4e:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8002c50:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8002c52:	68d5      	ldr	r5, [r2, #12]
          SET_BIT(temp, iocurrent); 
 8002c54:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c56:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8002c58:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c5a:	02bf      	lsls	r7, r7, #10
 8002c5c:	d401      	bmi.n	8002c62 <HAL_GPIO_Init+0x146>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002c5e:	4025      	ands	r5, r4
 8002c60:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8002c62:	60d6      	str	r6, [r2, #12]
    position++;
 8002c64:	3301      	adds	r3, #1
 8002c66:	e75c      	b.n	8002b22 <HAL_GPIO_Init+0x6>
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40010000 	.word	0x40010000
 8002c70:	48000400 	.word	0x48000400
 8002c74:	48000800 	.word	0x48000800
 8002c78:	48000c00 	.word	0x48000c00
 8002c7c:	40010400 	.word	0x40010400

08002c80 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c80:	2a00      	cmp	r2, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c84:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}										  
 8002c86:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c88:	6281      	str	r1, [r0, #40]	; 0x28
}										  
 8002c8a:	e7fc      	b.n	8002c86 <HAL_GPIO_WritePin+0x6>

08002c8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8e:	0004      	movs	r4, r0
 8002c90:	000d      	movs	r5, r1
 8002c92:	0017      	movs	r7, r2
 8002c94:	001e      	movs	r6, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c96:	6822      	ldr	r2, [r4, #0]
 8002c98:	69d3      	ldr	r3, [r2, #28]
 8002c9a:	402b      	ands	r3, r5
 8002c9c:	1b5b      	subs	r3, r3, r5
 8002c9e:	4259      	negs	r1, r3
 8002ca0:	414b      	adcs	r3, r1
 8002ca2:	42bb      	cmp	r3, r7
 8002ca4:	d001      	beq.n	8002caa <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	e018      	b.n	8002cdc <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8002caa:	9b06      	ldr	r3, [sp, #24]
 8002cac:	3301      	adds	r3, #1
 8002cae:	d0f3      	beq.n	8002c98 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002cb0:	9b06      	ldr	r3, [sp, #24]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d113      	bne.n	8002cde <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	490c      	ldr	r1, [pc, #48]	; (8002cec <UART_WaitOnFlagUntilTimeout+0x60>)
 8002cba:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8002cbc:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cbe:	400a      	ands	r2, r1
 8002cc0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	31a3      	adds	r1, #163	; 0xa3
 8002cc6:	31ff      	adds	r1, #255	; 0xff
 8002cc8:	438a      	bics	r2, r1
 8002cca:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8002ccc:	0022      	movs	r2, r4
 8002cce:	2320      	movs	r3, #32
 8002cd0:	3269      	adds	r2, #105	; 0x69
 8002cd2:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8002cd4:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	3468      	adds	r4, #104	; 0x68
 8002cda:	7023      	strb	r3, [r4, #0]
}
 8002cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002cde:	f7ff fca9 	bl	8002634 <HAL_GetTick>
 8002ce2:	9b06      	ldr	r3, [sp, #24]
 8002ce4:	1b80      	subs	r0, r0, r6
 8002ce6:	4298      	cmp	r0, r3
 8002ce8:	d9d5      	bls.n	8002c96 <UART_WaitOnFlagUntilTimeout+0xa>
 8002cea:	e7e4      	b.n	8002cb6 <UART_WaitOnFlagUntilTimeout+0x2a>
 8002cec:	fffffe5f 	.word	0xfffffe5f

08002cf0 <UART_SetConfig>:

  return HAL_OK;
}

HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cf0:	0003      	movs	r3, r0
 8002cf2:	b570      	push	{r4, r5, r6, lr}
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	691d      	ldr	r5, [r3, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002cf8:	6804      	ldr	r4, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cfa:	432a      	orrs	r2, r5
 8002cfc:	695d      	ldr	r5, [r3, #20]
 8002cfe:	69c1      	ldr	r1, [r0, #28]
 8002d00:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002d02:	6820      	ldr	r0, [r4, #0]
 8002d04:	4d33      	ldr	r5, [pc, #204]	; (8002dd4 <UART_SetConfig+0xe4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d06:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002d08:	4028      	ands	r0, r5
 8002d0a:	4302      	orrs	r2, r0
 8002d0c:	6022      	str	r2, [r4, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d0e:	6862      	ldr	r2, [r4, #4]
 8002d10:	4831      	ldr	r0, [pc, #196]	; (8002dd8 <UART_SetConfig+0xe8>)
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002d12:	6a1d      	ldr	r5, [r3, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d14:	4002      	ands	r2, r0
 8002d16:	68d8      	ldr	r0, [r3, #12]
 8002d18:	4302      	orrs	r2, r0
 8002d1a:	6062      	str	r2, [r4, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002d1c:	699a      	ldr	r2, [r3, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002d1e:	68a0      	ldr	r0, [r4, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002d20:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002d22:	4d2e      	ldr	r5, [pc, #184]	; (8002ddc <UART_SetConfig+0xec>)
 8002d24:	4028      	ands	r0, r5
 8002d26:	4302      	orrs	r2, r0

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d28:	2003      	movs	r0, #3
 8002d2a:	2580      	movs	r5, #128	; 0x80
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002d2c:	60a2      	str	r2, [r4, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d2e:	4a2c      	ldr	r2, [pc, #176]	; (8002de0 <UART_SetConfig+0xf0>)
 8002d30:	022d      	lsls	r5, r5, #8
 8002d32:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d34:	4002      	ands	r2, r0
 8002d36:	3a01      	subs	r2, #1
 8002d38:	2a02      	cmp	r2, #2
 8002d3a:	d843      	bhi.n	8002dc4 <UART_SetConfig+0xd4>
 8002d3c:	4829      	ldr	r0, [pc, #164]	; (8002de4 <UART_SetConfig+0xf4>)
 8002d3e:	5c80      	ldrb	r0, [r0, r2]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d40:	42a9      	cmp	r1, r5
 8002d42:	d120      	bne.n	8002d86 <UART_SetConfig+0x96>
  {
    switch (clocksource)
 8002d44:	2808      	cmp	r0, #8
 8002d46:	d81b      	bhi.n	8002d80 <UART_SetConfig+0x90>
 8002d48:	f7fd fa6a 	bl	8000220 <__gnu_thumb1_case_uqi>
 8002d4c:	1a051a3e 	.word	0x1a051a3e
 8002d50:	1a1a1a3e 	.word	0x1a1a1a3e
 8002d54:	15          	.byte	0x15
 8002d55:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002d56:	6859      	ldr	r1, [r3, #4]
 8002d58:	4b23      	ldr	r3, [pc, #140]	; (8002de8 <UART_SetConfig+0xf8>)
 8002d5a:	0848      	lsrs	r0, r1, #1
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002d5c:	18c0      	adds	r0, r0, r3
 8002d5e:	f7fd fa69 	bl	8000234 <__udivsi3>
 8002d62:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d64:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002d66:	0019      	movs	r1, r3
 8002d68:	220f      	movs	r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d6a:	071b      	lsls	r3, r3, #28
    brrtemp = usartdiv & 0xFFF0U;
 8002d6c:	4391      	bics	r1, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d6e:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8002d70:	430b      	orrs	r3, r1
 8002d72:	60e3      	str	r3, [r4, #12]
    }
  }

  return ret;

}
 8002d74:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002d76:	6859      	ldr	r1, [r3, #4]
 8002d78:	2380      	movs	r3, #128	; 0x80
 8002d7a:	0848      	lsrs	r0, r1, #1
 8002d7c:	025b      	lsls	r3, r3, #9
 8002d7e:	e7ed      	b.n	8002d5c <UART_SetConfig+0x6c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d80:	2001      	movs	r0, #1
 8002d82:	2300      	movs	r3, #0
 8002d84:	e7ef      	b.n	8002d66 <UART_SetConfig+0x76>
    switch (clocksource)
 8002d86:	2808      	cmp	r0, #8
 8002d88:	d81a      	bhi.n	8002dc0 <UART_SetConfig+0xd0>
 8002d8a:	f7fd fa49 	bl	8000220 <__gnu_thumb1_case_uqi>
 8002d8e:	190f      	.short	0x190f
 8002d90:	190f1905 	.word	0x190f1905
 8002d94:	1919      	.short	0x1919
 8002d96:	14          	.byte	0x14
 8002d97:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002d98:	6859      	ldr	r1, [r3, #4]
 8002d9a:	4b14      	ldr	r3, [pc, #80]	; (8002dec <UART_SetConfig+0xfc>)
 8002d9c:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002d9e:	18c0      	adds	r0, r0, r3
 8002da0:	f7fd fa48 	bl	8000234 <__udivsi3>
 8002da4:	b280      	uxth	r0, r0
 8002da6:	60e0      	str	r0, [r4, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002da8:	2000      	movs	r0, #0
        break;
 8002daa:	e7e3      	b.n	8002d74 <UART_SetConfig+0x84>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002dac:	6859      	ldr	r1, [r3, #4]
 8002dae:	23e1      	movs	r3, #225	; 0xe1
 8002db0:	0848      	lsrs	r0, r1, #1
 8002db2:	03db      	lsls	r3, r3, #15
 8002db4:	e7f3      	b.n	8002d9e <UART_SetConfig+0xae>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002db6:	6859      	ldr	r1, [r3, #4]
 8002db8:	2380      	movs	r3, #128	; 0x80
 8002dba:	0848      	lsrs	r0, r1, #1
 8002dbc:	021b      	lsls	r3, r3, #8
 8002dbe:	e7ee      	b.n	8002d9e <UART_SetConfig+0xae>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dc0:	2001      	movs	r0, #1
  return ret;
 8002dc2:	e7d7      	b.n	8002d74 <UART_SetConfig+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dc4:	42a9      	cmp	r1, r5
 8002dc6:	d1f1      	bne.n	8002dac <UART_SetConfig+0xbc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002dc8:	6859      	ldr	r1, [r3, #4]
 8002dca:	23e1      	movs	r3, #225	; 0xe1
 8002dcc:	0848      	lsrs	r0, r1, #1
 8002dce:	041b      	lsls	r3, r3, #16
 8002dd0:	e7c4      	b.n	8002d5c <UART_SetConfig+0x6c>
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	ffff69f3 	.word	0xffff69f3
 8002dd8:	ffffcfff 	.word	0xffffcfff
 8002ddc:	fffff4ff 	.word	0xfffff4ff
 8002de0:	40021000 	.word	0x40021000
 8002de4:	0800308c 	.word	0x0800308c
 8002de8:	01e84800 	.word	0x01e84800
 8002dec:	00f42400 	.word	0x00f42400

08002df0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002df0:	b570      	push	{r4, r5, r6, lr}
 8002df2:	1e04      	subs	r4, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002df4:	d101      	bne.n	8002dfa <HAL_UART_Init+0xa>
  {
    return HAL_ERROR;
 8002df6:	2001      	movs	r0, #1
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 8002df8:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8002dfa:	0005      	movs	r5, r0
 8002dfc:	3569      	adds	r5, #105	; 0x69
 8002dfe:	782b      	ldrb	r3, [r5, #0]
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d102      	bne.n	8002e0c <HAL_UART_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 8002e06:	0003      	movs	r3, r0
 8002e08:	3368      	adds	r3, #104	; 0x68
 8002e0a:	701a      	strb	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002e0c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002e0e:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 8002e10:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8002e12:	6822      	ldr	r2, [r4, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e14:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8002e16:	6813      	ldr	r3, [r2, #0]
 8002e18:	43b3      	bics	r3, r6
 8002e1a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e1c:	f7ff ff68 	bl	8002cf0 <UART_SetConfig>
 8002e20:	42b0      	cmp	r0, r6
 8002e22:	d0e8      	beq.n	8002df6 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	490a      	ldr	r1, [pc, #40]	; (8002e50 <HAL_UART_Init+0x60>)
 8002e28:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e2a:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002e2c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002e2e:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002e30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	438a      	bics	r2, r1
 8002e36:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4316      	orrs	r6, r2
  huart->RxState = HAL_UART_STATE_READY;
 8002e3c:	0022      	movs	r2, r4
  __HAL_UART_ENABLE(huart);
 8002e3e:	601e      	str	r6, [r3, #0]
  huart->gState  = HAL_UART_STATE_READY;
 8002e40:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e42:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8002e44:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 8002e46:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8002e48:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002e4a:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8002e4c:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002e4e:	e7d3      	b.n	8002df8 <HAL_UART_Init+0x8>
 8002e50:	fffff7ff 	.word	0xfffff7ff

08002e54 <HAL_UART_Receive>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e56:	b085      	sub	sp, #20
 8002e58:	9303      	str	r3, [sp, #12]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002e5a:	0003      	movs	r3, r0
 8002e5c:	336a      	adds	r3, #106	; 0x6a
{
 8002e5e:	0017      	movs	r7, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002e60:	781a      	ldrb	r2, [r3, #0]
{
 8002e62:	0004      	movs	r4, r0
 8002e64:	000d      	movs	r5, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002e66:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002e68:	2a20      	cmp	r2, #32
 8002e6a:	d139      	bne.n	8002ee0 <HAL_UART_Receive+0x8c>
      return  HAL_ERROR;
 8002e6c:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8002e6e:	2900      	cmp	r1, #0
 8002e70:	d036      	beq.n	8002ee0 <HAL_UART_Receive+0x8c>
 8002e72:	2f00      	cmp	r7, #0
 8002e74:	d034      	beq.n	8002ee0 <HAL_UART_Receive+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e76:	2280      	movs	r2, #128	; 0x80
 8002e78:	68a1      	ldr	r1, [r4, #8]
 8002e7a:	0152      	lsls	r2, r2, #5
 8002e7c:	4291      	cmp	r1, r2
 8002e7e:	d104      	bne.n	8002e8a <HAL_UART_Receive+0x36>
 8002e80:	6922      	ldr	r2, [r4, #16]
 8002e82:	2a00      	cmp	r2, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_UART_Receive+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 8002e86:	4205      	tst	r5, r0
 8002e88:	d12a      	bne.n	8002ee0 <HAL_UART_Receive+0x8c>
    __HAL_LOCK(huart);
 8002e8a:	0022      	movs	r2, r4
 8002e8c:	3268      	adds	r2, #104	; 0x68
 8002e8e:	7811      	ldrb	r1, [r2, #0]
    return HAL_BUSY;
 8002e90:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002e92:	2901      	cmp	r1, #1
 8002e94:	d024      	beq.n	8002ee0 <HAL_UART_Receive+0x8c>
 8002e96:	2101      	movs	r1, #1
 8002e98:	7011      	strb	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	66e2      	str	r2, [r4, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e9e:	3222      	adds	r2, #34	; 0x22
 8002ea0:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002ea2:	f7ff fbc7 	bl	8002634 <HAL_GetTick>
    huart->RxXferSize = Size;
 8002ea6:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 8002ea8:	2180      	movs	r1, #128	; 0x80
 8002eaa:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize = Size;
 8002eac:	3358      	adds	r3, #88	; 0x58
 8002eae:	801f      	strh	r7, [r3, #0]
    huart->RxXferCount = Size;
 8002eb0:	805f      	strh	r7, [r3, #2]
    tickstart = HAL_GetTick();
 8002eb2:	0006      	movs	r6, r0
    UART_MASK_COMPUTATION(huart);
 8002eb4:	0149      	lsls	r1, r1, #5
 8002eb6:	3304      	adds	r3, #4
 8002eb8:	428a      	cmp	r2, r1
 8002eba:	d115      	bne.n	8002ee8 <HAL_UART_Receive+0x94>
 8002ebc:	6922      	ldr	r2, [r4, #16]
 8002ebe:	2a00      	cmp	r2, #0
 8002ec0:	d110      	bne.n	8002ee4 <HAL_UART_Receive+0x90>
 8002ec2:	4a1f      	ldr	r2, [pc, #124]	; (8002f40 <HAL_UART_Receive+0xec>)
 8002ec4:	801a      	strh	r2, [r3, #0]
    uhMask = huart->Mask;
 8002ec6:	881f      	ldrh	r7, [r3, #0]
    while(huart->RxXferCount > 0U)
 8002ec8:	0022      	movs	r2, r4
 8002eca:	325a      	adds	r2, #90	; 0x5a
 8002ecc:	8813      	ldrh	r3, [r2, #0]
 8002ece:	b298      	uxth	r0, r3
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d110      	bne.n	8002ef6 <HAL_UART_Receive+0xa2>
    huart->RxState = HAL_UART_STATE_READY;
 8002ed4:	0023      	movs	r3, r4
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	336a      	adds	r3, #106	; 0x6a
    __HAL_UNLOCK(huart);
 8002eda:	3468      	adds	r4, #104	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 8002edc:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 8002ede:	7020      	strb	r0, [r4, #0]
  }
}
 8002ee0:	b005      	add	sp, #20
 8002ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8002ee4:	22ff      	movs	r2, #255	; 0xff
 8002ee6:	e7ed      	b.n	8002ec4 <HAL_UART_Receive+0x70>
 8002ee8:	2a00      	cmp	r2, #0
 8002eea:	d1ec      	bne.n	8002ec6 <HAL_UART_Receive+0x72>
 8002eec:	6922      	ldr	r2, [r4, #16]
 8002eee:	2a00      	cmp	r2, #0
 8002ef0:	d0f8      	beq.n	8002ee4 <HAL_UART_Receive+0x90>
 8002ef2:	227f      	movs	r2, #127	; 0x7f
 8002ef4:	e7e6      	b.n	8002ec4 <HAL_UART_Receive+0x70>
      huart->RxXferCount--;
 8002ef6:	8813      	ldrh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ef8:	2120      	movs	r1, #32
      huart->RxXferCount--;
 8002efa:	3b01      	subs	r3, #1
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	8013      	strh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002f00:	9b03      	ldr	r3, [sp, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	9300      	str	r3, [sp, #0]
 8002f06:	0020      	movs	r0, r4
 8002f08:	0033      	movs	r3, r6
 8002f0a:	f7ff febf 	bl	8002c8c <UART_WaitOnFlagUntilTimeout>
 8002f0e:	2800      	cmp	r0, #0
 8002f10:	d113      	bne.n	8002f3a <HAL_UART_Receive+0xe6>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f12:	68a2      	ldr	r2, [r4, #8]
 8002f14:	6823      	ldr	r3, [r4, #0]
 8002f16:	0011      	movs	r1, r2
 8002f18:	2280      	movs	r2, #128	; 0x80
 8002f1a:	0152      	lsls	r2, r2, #5
 8002f1c:	4291      	cmp	r1, r2
 8002f1e:	d107      	bne.n	8002f30 <HAL_UART_Receive+0xdc>
 8002f20:	6922      	ldr	r2, [r4, #16]
 8002f22:	2a00      	cmp	r2, #0
 8002f24:	d104      	bne.n	8002f30 <HAL_UART_Receive+0xdc>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002f26:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002f28:	403b      	ands	r3, r7
 8002f2a:	802b      	strh	r3, [r5, #0]
        pData +=2U;
 8002f2c:	3502      	adds	r5, #2
 8002f2e:	e7cb      	b.n	8002ec8 <HAL_UART_Receive+0x74>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002f30:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002f32:	403b      	ands	r3, r7
 8002f34:	702b      	strb	r3, [r5, #0]
 8002f36:	3501      	adds	r5, #1
 8002f38:	e7c6      	b.n	8002ec8 <HAL_UART_Receive+0x74>
        return HAL_TIMEOUT;
 8002f3a:	2003      	movs	r0, #3
 8002f3c:	e7d0      	b.n	8002ee0 <HAL_UART_Receive+0x8c>
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	000001ff 	.word	0x000001ff

08002f44 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f46:	b085      	sub	sp, #20
 8002f48:	9303      	str	r3, [sp, #12]
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002f4a:	0003      	movs	r3, r0
 8002f4c:	3369      	adds	r3, #105	; 0x69
 8002f4e:	9302      	str	r3, [sp, #8]
 8002f50:	781b      	ldrb	r3, [r3, #0]
{
 8002f52:	0004      	movs	r4, r0
 8002f54:	000d      	movs	r5, r1
 8002f56:	0016      	movs	r6, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002f58:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8002f5a:	2b20      	cmp	r3, #32
 8002f5c:	d148      	bne.n	8002ff0 <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 8002f5e:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8002f60:	2900      	cmp	r1, #0
 8002f62:	d045      	beq.n	8002ff0 <HAL_UART_Transmit+0xac>
 8002f64:	2a00      	cmp	r2, #0
 8002f66:	d043      	beq.n	8002ff0 <HAL_UART_Transmit+0xac>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f68:	2380      	movs	r3, #128	; 0x80
 8002f6a:	68a2      	ldr	r2, [r4, #8]
 8002f6c:	015b      	lsls	r3, r3, #5
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d104      	bne.n	8002f7c <HAL_UART_Transmit+0x38>
 8002f72:	6923      	ldr	r3, [r4, #16]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_UART_Transmit+0x38>
      if((((uint32_t)pData)&1U) != 0U)
 8002f78:	4201      	tst	r1, r0
 8002f7a:	d139      	bne.n	8002ff0 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002f7c:	0023      	movs	r3, r4
 8002f7e:	3368      	adds	r3, #104	; 0x68
 8002f80:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002f82:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002f84:	2a01      	cmp	r2, #1
 8002f86:	d033      	beq.n	8002ff0 <HAL_UART_Transmit+0xac>
 8002f88:	2201      	movs	r2, #1
 8002f8a:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f8c:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f8e:	9a02      	ldr	r2, [sp, #8]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f90:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f92:	3321      	adds	r3, #33	; 0x21
 8002f94:	7013      	strb	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002f96:	f7ff fb4d 	bl	8002634 <HAL_GetTick>
    huart->TxXferSize = Size;
 8002f9a:	0023      	movs	r3, r4
 8002f9c:	3350      	adds	r3, #80	; 0x50
 8002f9e:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8002fa0:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fa2:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8002fa4:	0007      	movs	r7, r0
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fa6:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 8002fa8:	0021      	movs	r1, r4
 8002faa:	3152      	adds	r1, #82	; 0x52
 8002fac:	880b      	ldrh	r3, [r1, #0]
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10e      	bne.n	8002fd2 <HAL_UART_Transmit+0x8e>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fb4:	9b03      	ldr	r3, [sp, #12]
 8002fb6:	2140      	movs	r1, #64	; 0x40
 8002fb8:	9300      	str	r3, [sp, #0]
 8002fba:	0020      	movs	r0, r4
 8002fbc:	003b      	movs	r3, r7
 8002fbe:	f7ff fe65 	bl	8002c8c <UART_WaitOnFlagUntilTimeout>
 8002fc2:	2800      	cmp	r0, #0
 8002fc4:	d113      	bne.n	8002fee <HAL_UART_Transmit+0xaa>
    huart->gState = HAL_UART_STATE_READY;
 8002fc6:	2320      	movs	r3, #32
 8002fc8:	9a02      	ldr	r2, [sp, #8]
    __HAL_UNLOCK(huart);
 8002fca:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8002fcc:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(huart);
 8002fce:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002fd0:	e00e      	b.n	8002ff0 <HAL_UART_Transmit+0xac>
      huart->TxXferCount--;
 8002fd2:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fd4:	2200      	movs	r2, #0
      huart->TxXferCount--;
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fdc:	9b03      	ldr	r3, [sp, #12]
 8002fde:	2180      	movs	r1, #128	; 0x80
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	0020      	movs	r0, r4
 8002fe4:	003b      	movs	r3, r7
 8002fe6:	f7ff fe51 	bl	8002c8c <UART_WaitOnFlagUntilTimeout>
 8002fea:	2800      	cmp	r0, #0
 8002fec:	d002      	beq.n	8002ff4 <HAL_UART_Transmit+0xb0>
        return HAL_TIMEOUT;
 8002fee:	2003      	movs	r0, #3
  }
}
 8002ff0:	b005      	add	sp, #20
 8002ff2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ff4:	68a3      	ldr	r3, [r4, #8]
 8002ff6:	6822      	ldr	r2, [r4, #0]
 8002ff8:	42b3      	cmp	r3, r6
 8002ffa:	d108      	bne.n	800300e <HAL_UART_Transmit+0xca>
 8002ffc:	6923      	ldr	r3, [r4, #16]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d105      	bne.n	800300e <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003002:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 8003004:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003006:	05db      	lsls	r3, r3, #23
 8003008:	0ddb      	lsrs	r3, r3, #23
 800300a:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 800300c:	e7cc      	b.n	8002fa8 <HAL_UART_Transmit+0x64>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800300e:	782b      	ldrb	r3, [r5, #0]
 8003010:	3501      	adds	r5, #1
 8003012:	8513      	strh	r3, [r2, #40]	; 0x28
 8003014:	e7c8      	b.n	8002fa8 <HAL_UART_Transmit+0x64>
 8003016:	0000      	movs	r0, r0

08003018 <Reset_Handler>:
 8003018:	2100      	movs	r1, #0
 800301a:	e003      	b.n	8003024 <LoopCopyDataInit>

0800301c <CopyDataInit>:
 800301c:	4b0b      	ldr	r3, [pc, #44]	; (800304c <LoopForever+0x2>)
 800301e:	585b      	ldr	r3, [r3, r1]
 8003020:	5043      	str	r3, [r0, r1]
 8003022:	3104      	adds	r1, #4

08003024 <LoopCopyDataInit>:
 8003024:	480a      	ldr	r0, [pc, #40]	; (8003050 <LoopForever+0x6>)
 8003026:	4b0b      	ldr	r3, [pc, #44]	; (8003054 <LoopForever+0xa>)
 8003028:	1842      	adds	r2, r0, r1
 800302a:	429a      	cmp	r2, r3
 800302c:	d3f6      	bcc.n	800301c <CopyDataInit>
 800302e:	4a0a      	ldr	r2, [pc, #40]	; (8003058 <LoopForever+0xe>)
 8003030:	e002      	b.n	8003038 <LoopFillZerobss>

08003032 <FillZerobss>:
 8003032:	2300      	movs	r3, #0
 8003034:	6013      	str	r3, [r2, #0]
 8003036:	3204      	adds	r2, #4

08003038 <LoopFillZerobss>:
 8003038:	4b08      	ldr	r3, [pc, #32]	; (800305c <LoopForever+0x12>)
 800303a:	429a      	cmp	r2, r3
 800303c:	d3f9      	bcc.n	8003032 <FillZerobss>
 800303e:	e000      	b.n	8003042 <LoopFillZerobss+0xa>
 8003040:	bf00      	nop
 8003042:	f7fd f983 	bl	800034c <__libc_init_array>
 8003046:	f7ff f8f1 	bl	800222c <main>

0800304a <LoopForever>:
 800304a:	e7fe      	b.n	800304a <LoopForever>
 800304c:	080031c4 	.word	0x080031c4
 8003050:	20000000 	.word	0x20000000
 8003054:	20000078 	.word	0x20000078
 8003058:	20000078 	.word	0x20000078
 800305c:	2000021c 	.word	0x2000021c

08003060 <BusFault_Handler>:
 8003060:	e7fe      	b.n	8003060 <BusFault_Handler>
 8003062:	0000      	movs	r0, r0

08003064 <_init>:
 8003064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003066:	46c0      	nop			; (mov r8, r8)
 8003068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800306a:	bc08      	pop	{r3}
 800306c:	469e      	mov	lr, r3
 800306e:	4770      	bx	lr

08003070 <_fini>:
 8003070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003076:	bc08      	pop	{r3}
 8003078:	469e      	mov	lr, r3
 800307a:	4770      	bx	lr
