[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 13, Specified limit 5, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 34.","Module":"alsu","Category":"Rtl Design Style","UniqueModuleName":"alsu_330887092","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"86f8f598","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:34","argList":"1=13!@!2=5!@!3=alsu","argFileList":"4=0","argSignalList":"","argInstanceList":"","argLineList":"5=34","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal leds, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Total Assigns Count 3, First Assign at Line 49, Second Assign at Line 156.","Module":"alsu","Category":"Rtl Design Style","UniqueModuleName":"alsu_330887092","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"5515ba08","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:49,0:156","argList":"3=alsu!@!1=3","argFileList":"4=0","argSignalList":"6=0","argInstanceList":"","argLineList":"7=49!@!8=156","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal out, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Total Assigns Count 2, First Assign at Line 61, Second Assign at Line 63.","Module":"alsu","Category":"Rtl Design Style","UniqueModuleName":"alsu_330887092","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"25de7a81","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"0:61,0:63","argList":"3=alsu!@!1=2","argFileList":"4=0","argSignalList":"6=1","argInstanceList":"","argLineList":"7=61!@!8=63","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":3,"Severity":"Info","Status":"uninspected","Check":"async_reset_active_high","Alias":"","Message":"Asynchronous reset is active high. Reset rst, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 47.","Module":"alsu","Category":"Clock","UniqueModuleName":"alsu_330887092","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.2","ID":"808eb32b","IsNew":"0","instanceList":"","signalList":"2","fileLineList":"0:47","argList":"3=alsu","argFileList":"4=0","argSignalList":"9=2","argInstanceList":"","argLineList":"5=47","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":4,"Severity":"Warning","Status":"uninspected","Check":"inferred_blackbox","Alias":"","Message":"Module is inferred as blackbox. Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 1.","Module":"alsu","Category":"Rtl Design Style","UniqueModuleName":"alsu","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"74589857","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:1","argList":"3=alsu","argFileList":"4=0","argSignalList":"","argInstanceList":"","argLineList":"5=1","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
