{
    "code": "module TopModule (\n    input  wire clk,         // 1-bit clock input signal\n    input  wire w,           // 1-bit data input from the previous stage\n    input  wire R,           // 1-bit data input for loading a specific value\n    input  wire E,           // 1-bit enable signal for shifting\n    input  wire L,           // 1-bit load signal for loading the value R into Q\n    output reg  Q            // 1-bit output to the next stage of the shift register\n);\n\n    always @(posedge clk) begin\n        if (L) begin\n            Q <= R;\n        end else if (E) begin\n            Q <= w;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}