
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093461                       # Number of seconds simulated
sim_ticks                                 93460929393                       # Number of ticks simulated
final_tick                               606070132281                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170989                       # Simulator instruction rate (inst/s)
host_op_rate                                   216841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1892689                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342348                       # Number of bytes of host memory used
host_seconds                                 49379.96                       # Real time elapsed on the host
sim_insts                                  8443451141                       # Number of instructions simulated
sim_ops                                   10707594186                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2566016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1082880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1642112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1068672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1082240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2277376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       873344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       856448                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11488896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3868032                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3868032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20047                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8349                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8455                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        17792                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6823                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         6691                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 89757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           30219                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                30219                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        54782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27455494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11586446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17570037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        56152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11434425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        56152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11579598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        53413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     24367145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        49304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9344482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        50674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9163701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122927260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        54782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47934                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        56152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        56152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        53413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        49304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        50674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             425932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41386620                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41386620                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41386620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        54782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27455494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11586446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17570037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        56152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11434425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        56152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11579598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        53413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     24367145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        49304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9344482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        50674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9163701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164313881                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224126930                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17519929                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15807778                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918188                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6559452                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6266680                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969851                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40818                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185703234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110266998                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17519929                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7236531                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21803949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2876765                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3975577                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10659380                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213418414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191614465     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          779624      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1594099      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          662577      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3627579      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3221002      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          626283      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1307020      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9985765      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213418414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078170                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491985                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184714868                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4975209                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21724781                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68383                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1935167                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1538987                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          487                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129303193                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2713                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1935167                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184898694                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3451507                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       944594                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21618722                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       569724                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129237326                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          102                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        241371                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       208245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2268                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151715216                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608762291                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608762291                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        16992352                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15000                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7566                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1447217                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30506613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15436796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139668                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       747572                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         128988984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124093707                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        63095                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9839295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23512740                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213418414                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581457                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.379267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169377156     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13144648      6.16%     85.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10837787      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4677429      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5934418      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5759228      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3268377      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       257844      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161527      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213418414                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314690     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2452464     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71086      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77836763     62.72%     62.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084352      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29761760     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403400     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124093707                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553676                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2838240                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022872                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464507163                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138846478                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123040635                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126931947                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223518                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1158570                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          494                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3160                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        91460                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11003                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1935167                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3133787                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159079                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129004103                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1271                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30506613                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15436796                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7568                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        108862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3160                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077109                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123227277                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29660478                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       866430                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45062610                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16145653                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402132                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549810                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123044666                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123040635                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66440220                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130877438                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548977                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507652                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11499660                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938327                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211483247                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379579                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    168901176     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15513320      7.34%     87.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7287875      3.45%     90.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7214528      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1960114      0.93%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8399102      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626225      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       456858      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1124049      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211483247                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1124049                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339374927                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          259967436                       # The number of ROB writes
system.switch_cpus0.timesIdled                4077315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10708516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.241269                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.241269                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.446176                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.446176                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609237305                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142872125                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154011589                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus1.numCycles               224126930                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18581770                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15205117                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1810685                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7676633                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7312932                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1918409                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        82420                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    178791474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             103918307                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18581770                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9231341                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21688608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4945114                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3752569                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10936913                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1812733                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    207343478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       185654870     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1010216      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1604975      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2174026      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2236982      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1893735      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1065279      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1571787      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10131608      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    207343478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082907                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463658                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       176975197                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5584245                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21649938                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23624                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3110471                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3057686                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          359                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     127510438                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1887                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3110471                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       177461464                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1186951                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3284496                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21193469                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1106624                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     127466703                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          145                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        149276                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       483341                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    177851823                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    593009758                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    593009758                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154204585                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        23647205                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31597                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16436                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3296593                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     11925090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6465802                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76296                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1550578                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         127313660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        120891055                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16522                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     14086834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     33757920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    207343478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.583047                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273684                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    156184110     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21039817     10.15%     85.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10652039      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8037730      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6322155      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2560060      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1598481      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       838524      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       110562      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    207343478                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23198     11.58%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         73925     36.91%     48.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       103178     51.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    101672705     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1807237      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15157      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10950089      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6445867      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     120891055                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.539387                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             200301                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    449342411                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    141432693                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119092302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     121091356                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       248492                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1907601                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93054                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3110471                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         937831                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106860                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    127345503                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     11925090                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6465802                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16440                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          490                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1051628                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1019781                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2071409                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    119236963                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10305170                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1654092                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16750787                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16941422                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6445617                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.532006                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119092517                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119092302                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68364800                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        184221004                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.531361                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371102                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89891010                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110609524                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     16735985                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30574                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1833597                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    204233007                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541585                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390464                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    158855688     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22494990     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8491472      4.16%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4052775      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3417133      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1956519      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1709721      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       773860      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2480849      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    204233007                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89891010                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110609524                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16390231                       # Number of memory references committed
system.switch_cpus1.commit.loads             10017487                       # Number of loads committed
system.switch_cpus1.commit.membars              15252                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15949933                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99657951                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2277684                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2480849                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           329097043                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          257801570                       # The number of ROB writes
system.switch_cpus1.timesIdled                2705209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16783452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89891010                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110609524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89891010                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.493319                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.493319                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.401072                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.401072                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       536658397                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      165892077                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118209405                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30548                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus2.numCycles               224126925                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        17098348                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15260202                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1358797                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11341301                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11147871                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1026209                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        40799                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    180583407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              97108598                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           17098348                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12174080                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21640821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4462430                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2515998                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10922715                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1333792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    207836201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.766309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       186195380     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3296651      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1662329      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3258573      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1048981      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3015890      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          476720      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          777404      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8104273      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    207836201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076289                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.433275                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       178340331                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4800566                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21598238                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        17096                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3079966                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1622002                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16009                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     108636062                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        30433                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3079966                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       178591446                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2882932                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1160134                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21372238                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       749481                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     108487595                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          123                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         83380                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       602179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    142170563                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    491671416                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    491671416                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    115334930                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26835633                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        14556                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         7361                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1616591                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19549981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3183028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        20381                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       726235                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         107927324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        14610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        101067398                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        64775                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19449555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39852150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           98                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    207836201                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486284                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.098767                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    163504708     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     13999897      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14782557      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8632696      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4432689      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1111682      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1314897      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        30849      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        26226      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    207836201                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         169013     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         68246     23.18%     80.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        57104     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     79260428     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       792554      0.78%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7196      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17851038     17.66%     96.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3156182      3.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     101067398                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.450938                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             294363                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410330135                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    127391747                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     98510529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     101361761                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        78718                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3966989                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        78572                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3079966                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1890414                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94463                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    107942008                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19549981                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3183028                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         7360                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         36251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1604                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       916197                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       524762                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1440959                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     99792113                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     17597825                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1275285                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20753847                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        15169840                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3156022                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.445248                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              98532027                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             98510529                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         59602739                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        129844874                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.439530                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.459030                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     78477775                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     88356166                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19589761                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        14512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1350238                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    204756235                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431519                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.302407                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171854072     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     12925255      6.31%     90.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8307857      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2615489      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4339463      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       845445      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       537177      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       491225      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2840252      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    204756235                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     78477775                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      88356166                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18687448                       # Number of memory references committed
system.switch_cpus2.commit.loads             15582992                       # Number of loads committed
system.switch_cpus2.commit.membars               7240                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          13556617                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         77216718                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1105272                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2840252                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           309861624                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          218974271                       # The number of ROB writes
system.switch_cpus2.timesIdled                4007195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16290724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           78477775                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             88356166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     78477775                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.855929                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.855929                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.350149                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.350149                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       463841000                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      128353163                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      115370425                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         14500                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus3.numCycles               224126930                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18583242                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15207640                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1812204                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7665451                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7314795                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1917267                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        82316                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    178804649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             103930685                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18583242                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9232062                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             21694103                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4952351                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3743269                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10939485                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1814433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    207358576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       185664473     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1012456      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1608164      0.78%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2173319      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2237209      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1892164      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1063193      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1571058      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10136540      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    207358576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082914                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463714                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       176987371                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5575857                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         21655415                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23734                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3116196                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3056870                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     127531795                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1896                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3116196                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       177475330                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1184981                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3277730                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21197460                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1106876                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     127487127                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        149049                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       483788                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    177877286                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    593115145                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    593115145                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    154178476                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        23698802                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        31479                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16323                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3296623                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     11932764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6465638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        75945                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1546372                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         127328004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        120881467                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16588                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14133186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     33883368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1026                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    207358576                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582959                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273597                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    156201165     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21041251     10.15%     85.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10651581      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8036781      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6318523      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2561932      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1599016      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       837753      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       110574      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    207358576                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23135     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         75648     37.40%     48.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       103477     51.16%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    101664783     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1807257      1.50%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15154      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10948668      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6445605      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     120881467                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.539344                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             202260                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    449340358                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    141493275                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    119079199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     121083727                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       246387                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1916998                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          495                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        94007                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3116196                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         936814                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       106708                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    127359725                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        50503                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     11932764                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6465638                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16325                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         90226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          495                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1052562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1021792                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2074354                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    119224985                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10304641                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1656482                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            16749975                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16938468                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6445334                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531953                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             119079443                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            119079199                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         68366302                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        184236629                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.531303                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371079                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     89875772                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    110590703                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     16769059                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30569                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1835110                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    204242380                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541468                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.390364                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    158873211     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22493051     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8489561      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4046782      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3419617      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1955042      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1710755      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       774912      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2479449      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    204242380                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     89875772                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     110590703                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16387397                       # Number of memory references committed
system.switch_cpus3.commit.loads             10015766                       # Number of loads committed
system.switch_cpus3.commit.membars              15250                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15947218                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         99640971                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2277284                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2479449                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           329122069                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          257835772                       # The number of ROB writes
system.switch_cpus3.timesIdled                2707013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16768354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           89875772                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            110590703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     89875772                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.493741                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.493741                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.401004                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.401004                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       536596080                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      165875432                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      118220259                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30542                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus4.numCycles               224126930                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18580328                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15201633                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1808773                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7674633                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7313323                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1919778                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        82655                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    178819982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             103915338                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18580328                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9233101                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21687109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4937077                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3748421                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10936550                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1810894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    207360203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       185673094     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1009319      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1604010      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2175704      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2235015      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1894499      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1065961      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1574526      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10128075      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    207360203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082901                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463645                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       177002421                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5581288                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21648781                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        23381                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3104329                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3059694                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          364                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     127503190                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1917                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3104329                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       177486607                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1186932                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3283310                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21194175                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1104847                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     127461116                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          162                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        149017                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       482759                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    177851733                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    592986516                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    592986516                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    154262320                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        23589413                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        31558                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        16392                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3289665                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     11920747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6469044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        75933                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1555645                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         127312837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        31670                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        120915157                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        16592                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     14047164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     33644241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1086                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    207360203                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.583117                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273687                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    156186659     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21048523     10.15%     85.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10653800      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8041057      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6321408      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2561074      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1599280      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       838035      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       110367      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    207360203                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          23421     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         73751     36.83%     48.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       103074     51.47%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    101689114     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1807899      1.50%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15162      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     10953932      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6449050      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     120915157                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.539494                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             200246                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001656                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    449407355                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    141392164                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    119118870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     121115403                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       246394                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1899533                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          494                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        93952                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3104329                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         937941                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       106787                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    127344639                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        28615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     11920747                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6469044                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        16396                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         90442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          494                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1051332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1018092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2069424                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    119263115                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10308771                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1652042                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            16757579                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16946760                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6448808                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.532123                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             119119083                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            119118870                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68378575                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        184239154                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.531480                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371140                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     89924633                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    110650850                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     16693834                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        30584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1831690                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    204255874                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541727                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.390599                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    158860219     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22505684     11.02%     88.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8494039      4.16%     92.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4053014      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3419186      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1958717      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1708395      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       775613      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2481007      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    204255874                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     89924633                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     110650850                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16396306                       # Number of memory references committed
system.switch_cpus4.commit.loads             10021214                       # Number of loads committed
system.switch_cpus4.commit.membars              15258                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15955882                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         99695169                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2278525                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2481007                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           329118927                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          257793746                       # The number of ROB writes
system.switch_cpus4.timesIdled                2704084                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16766727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           89924633                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            110650850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     89924633                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.492386                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.492386                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.401222                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.401222                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       536778325                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      165925448                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      118212774                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         30556                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus5.numCycles               224126928                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18290449                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     14958561                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1781974                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7533597                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7209773                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1880623                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        79291                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    177388569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             103817770                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18290449                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9090396                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21753200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5190920                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2972010                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10907035                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1796659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    205483528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       183730328     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1182577      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1861499      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2965222      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1227600      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1368015      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1466210      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          954712      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10727365      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    205483528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081608                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463210                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       175791926                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      4581603                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21685513                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        55178                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3369305                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      2999180                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     126773872                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2850                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3369305                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       176060313                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1460800                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2358992                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21475657                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       758458                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     126704544                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        14655                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        217884                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       288858                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        24217                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    175902065                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    589440019                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    589440019                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    150100975                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        25801090                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        32128                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        17614                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2314061                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12067839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6488792                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       196452                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1476051                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         126530163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        32215                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        119700429                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       147848                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     16128388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     35992258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         2947                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    205483528                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582531                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274455                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    155030391     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     20243104      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11061934      5.38%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7554797      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7069373      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2030731      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1585375      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       536915      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       370908      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    205483528                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          27887     12.42%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         87441     38.93%     51.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       109289     48.66%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    100272061     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1895924      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        14512      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11060092      9.24%     94.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6457840      5.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     119700429                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.534074                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             224617                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001876                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    445256851                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    142692065                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    117778738                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     119925046                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       359743                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2161226                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          290                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1332                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       191232                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7480                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3369305                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1014926                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       106660                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    126562498                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        50666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12067839                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6488792                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        17596                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         78533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1332                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1040185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1019352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2059537                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    118000129                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10402391                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1700300                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            16858619                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16599656                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6456228                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.526488                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             117779642                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            117778738                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         68863927                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        179945299                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.525500                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382694                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88169959                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    108073051                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18489686                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        29268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1819825                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    202114223                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534713                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388314                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    158236218     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     21251751     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8271741      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4458548      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3336877      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1863284      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1149791      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1028604      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2517409      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    202114223                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88169959                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     108073051                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16204173                       # Number of memory references committed
system.switch_cpus5.commit.loads              9906613                       # Number of loads committed
system.switch_cpus5.commit.membars              14602                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15513592                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         97381564                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2195383                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2517409                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           326158966                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          256494975                       # The number of ROB writes
system.switch_cpus5.timesIdled                2855844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18643400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88169959                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            108073051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88169959                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.541987                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.541987                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393393                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393393                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       532114433                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      163252716                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      118239190                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         29242                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               224126930                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20373278                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16963908                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1852970                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7740694                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7449964                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2192549                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        86292                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    177304925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             111772224                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20373278                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9642513                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23299611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5156767                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5534748                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11010985                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1771640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    209426282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.031532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       186126671     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1429314      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1798268      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2868869      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1206704      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1546084      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1801256      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          824101      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11825015      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    209426282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090901                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498701                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       176259953                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6679896                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23188941                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        10996                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3286488                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3100089                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          510                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     136628277                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2460                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3286488                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       176438393                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         570739                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5610275                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23021448                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       498932                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     135788932                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         72135                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       347700                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    189653837                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    631455008                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    631455008                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    158721412                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30932425                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        32850                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17108                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1750173                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12715375                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6647340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        73824                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1510981                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         132575080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        32970                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        127203644                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       127021                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16063527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     32660367                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1219                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    209426282                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607391                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.328130                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    155523071     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     24590541     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10050001      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5631852      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7628148      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2349781      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2312171      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1242714      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        98003      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    209426282                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         876331     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        119523     10.78%     89.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       113374     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    107167437     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1739280      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15741      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11653750      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6627436      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     127203644                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567552                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1109228                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008720                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465069819                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    148672198                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    123895622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     128312872                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        93867                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2399507                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          624                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        91954                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3286488                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         434254                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        54503                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    132608056                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       104109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12715375                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6647340                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17109                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         47479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          624                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1098048                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1041273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2139321                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    124989129                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11464240                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2214515                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18091263                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17675399                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6627023                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557671                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             123895899                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            123895622                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74235288                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        199416355                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552792                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372263                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     92340865                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    113785113                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18823479                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31751                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1868808                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    206139794                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551980                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372432                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    157976895     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     24411922     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8862659      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4414664      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4036287      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1693863      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1679657      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       799300      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2264547      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    206139794                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     92340865                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     113785113                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16871254                       # Number of memory references committed
system.switch_cpus6.commit.loads             10315868                       # Number of loads committed
system.switch_cpus6.commit.membars              15840                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16492522                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        102443998                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2349673                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2264547                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           336483202                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          268503687                       # The number of ROB writes
system.switch_cpus6.timesIdled                2691634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               14700648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           92340865                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            113785113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     92340865                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.427169                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.427169                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.412003                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.412003                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       562398189                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      173123687                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      126358588                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31724                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus7.numCycles               224126930                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20374851                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16964323                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1851193                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7767753                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7450843                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2192165                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        86191                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    177364673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             111790946                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20374851                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9643008                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23296859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5143686                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5498652                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11011307                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1769892                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    209435875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.655826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.031446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       186139016     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1428723      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1799815      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2869280      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1203628      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1543116      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1803562      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          824037      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11824698      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    209435875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090908                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498784                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       176320334                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6642956                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23186463                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        10941                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3275173                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3100903                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          518                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     136617306                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2520                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3275173                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       176498772                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         569918                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      5574616                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23019174                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       498215                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     135778344                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         71914                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       347442                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    189667790                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    631408907                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    631408907                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    158847398                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        30820386                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        32946                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        17193                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1749577                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12688476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6650981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        74857                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1508042                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         132574760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33066                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        127253854                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       126649                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15973697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     32394715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1285                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    209435875                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607603                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328269                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    155505353     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     24607831     11.75%     86.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10054765      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5633120      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7631102      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2349426      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2312441      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1243747      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        98090      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    209435875                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         878198     79.20%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        117208     10.57%     89.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       113478     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    107207481     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1740447      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15753      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11659353      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6630820      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     127253854                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567776                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1108884                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008714                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465179116                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    148582133                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    123950045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     128362738                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        94634                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2364277                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          611                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        90318                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3275173                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         433741                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        54637                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    132607832                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       103890                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12688476                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6650981                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        17193                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         47575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          611                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1097982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1038957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2136939                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    125043069                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11472028                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2210785                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18102209                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17685429                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6630181                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557912                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             123950490                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            123950045                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         74258996                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        199434898                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.553035                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372347                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     92414239                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    113875554                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18732784                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31781                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1867011                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    206160702                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.552363                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372779                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    157962170     76.62%     76.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     24425447     11.85%     88.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8869790      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4420126      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4039891      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1699937      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1678024      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       799780      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2265537      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    206160702                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     92414239                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     113875554                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16884858                       # Number of memory references committed
system.switch_cpus7.commit.loads             10324195                       # Number of loads committed
system.switch_cpus7.commit.membars              15854                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16505661                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        102525369                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2351530                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2265537                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           336502853                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          268491870                       # The number of ROB writes
system.switch_cpus7.timesIdled                2686066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               14691055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           92414239                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            113875554                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     92414239                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.425242                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.425242                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.412330                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.412330                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       562661678                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      173209257                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      126386976                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31754                       # number of misc regfile writes
system.l2.replacements                          89773                       # number of replacements
system.l2.tagsinuse                      32763.932921                       # Cycle average of tags in use
system.l2.total_refs                          1780880                       # Total number of references to valid blocks.
system.l2.sampled_refs                         122537                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.533406                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           196.220896                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.432547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5095.525859                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.421704                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2145.164415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.695899                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3158.083520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.094386                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2120.946498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     11.491718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2142.665921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.762898                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3861.271762                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.419411                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1689.737525                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.789500                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1683.550533                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1874.169908                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1161.884510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1490.588687                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1218.102138                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1175.391278                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1745.885749                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            949.771399                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            968.864262                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005988                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000318                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.155503                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.065465                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000326                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.096377                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000339                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.064726                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000351                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.065389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000328                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.117837                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.051567                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.051378                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.057195                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.035458                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.045489                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.037174                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.035870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.053280                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.028985                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.029567                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999876                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        51142                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27886                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        36326                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        27990                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        27902                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        46327                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        25660                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        25766                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  269012                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            77717                       # number of Writeback hits
system.l2.Writeback_hits::total                 77717                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1040                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        51211                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        36390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28130                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        28040                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        46446                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        25841                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        25955                       # number of demand (read+write) hits
system.l2.demand_hits::total                   270052                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        51211                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28026                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        36390                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28130                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        28040                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        46446                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        25841                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        25955                       # number of overall hits
system.l2.overall_hits::total                  270052                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20047                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8460                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12829                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         8349                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         8455                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        17792                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         6823                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         6691                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 89757                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8460                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12829                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8349                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         8455                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        17792                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         6823                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         6691                       # number of demand (read+write) misses
system.l2.demand_misses::total                  89757                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20047                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8460                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12829                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8349                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         8455                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        17792                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         6823                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         6691                       # number of overall misses
system.l2.overall_misses::total                 89757                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6057022                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3221083604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6454522                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1366330395                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5294102                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2056077344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6260506                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1345766070                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6540636                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1364242812                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5863814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2873753942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5372756                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1104660292                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5672761                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1082607556                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14462038134                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6057022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3221083604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6454522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1366330395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5294102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2056077344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6260506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1345766070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6540636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1364242812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5863814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2873753942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5372756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1104660292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5672761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1082607556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14462038134                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6057022                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3221083604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6454522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1366330395                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5294102                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2056077344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6260506                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1345766070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6540636                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1364242812                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5863814                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2873753942                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5372756                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1104660292                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5672761                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1082607556                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14462038134                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        49155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        36339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        36357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        64119                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        32483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        32457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              358769                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        77717                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             77717                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1040                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71258                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        49219                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        36479                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        36495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        64238                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        32664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        32646                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               359809                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71258                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        49219                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        36479                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        36495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        64238                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        32664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        32646                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              359809                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.281602                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.232763                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.260991                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.229753                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.232555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.277484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.210048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.206150                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.250180                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.281330                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.231870                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.260651                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.228871                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.231676                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.276970                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.208884                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.204956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.249457                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.281330                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.231870                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.260651                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.228871                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.231676                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.276970                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.208884                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.204956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.249457                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151425.550000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160676.590213                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153679.095238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 161504.774823                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151260.057143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 160267.935459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152695.268293                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 161188.893281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 159527.707317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 161353.378119                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150354.205128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 161519.443683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149243.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 161902.431775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153317.864865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 161800.561351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161124.348341                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151425.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160676.590213                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153679.095238                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 161504.774823                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151260.057143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 160267.935459                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152695.268293                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 161188.893281                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 159527.707317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 161353.378119                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150354.205128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 161519.443683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149243.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 161902.431775                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153317.864865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 161800.561351                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161124.348341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151425.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160676.590213                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153679.095238                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 161504.774823                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151260.057143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 160267.935459                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152695.268293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 161188.893281                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 159527.707317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 161353.378119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150354.205128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 161519.443683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149243.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 161902.431775                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153317.864865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 161800.561351                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161124.348341                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30219                       # number of writebacks
system.l2.writebacks::total                     30219                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20047                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8460                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12829                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         8349                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         8455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        17792                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         6823                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         6691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            89757                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         8349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         8455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        17792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         6823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         6691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             89757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         8349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         8455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        17792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         6823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         6691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            89757                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3724108                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2053735737                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      4010258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    873590778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3254667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1308483829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3878693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    859498758                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4156319                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    871806751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3589727                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1837442537                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3276582                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    707258488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3519937                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    692897587                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9234124756                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3724108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2053735737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4010258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    873590778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3254667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1308483829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3878693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    859498758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4156319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    871806751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3589727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1837442537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3276582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    707258488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3519937                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    692897587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9234124756                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3724108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2053735737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4010258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    873590778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3254667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1308483829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3878693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    859498758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4156319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    871806751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3589727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1837442537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3276582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    707258488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3519937                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    692897587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9234124756                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.281602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.232763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.260991                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.229753                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.232555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.277484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.210048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206150                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.250180                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.281330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.231870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.260651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.228871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.231676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.276970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.208884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.204956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.249457                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.281330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.231870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.260651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.228871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.231676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.276970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.208884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.204956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249457                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93102.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102446.038659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95482.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103261.321277                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92990.485714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 101994.218489                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94602.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 102946.311894                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 101373.634146                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103111.383915                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92044.282051                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103273.523887                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91016.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103657.993258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95133.432432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103556.656255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 102879.159910                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93102.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102446.038659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95482.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 103261.321277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92990.485714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 101994.218489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94602.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 102946.311894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 101373.634146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 103111.383915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92044.282051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 103273.523887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91016.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 103657.993258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95133.432432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 103556.656255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102879.159910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93102.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102446.038659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95482.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 103261.321277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92990.485714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 101994.218489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94602.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 102946.311894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 101373.634146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 103111.383915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92044.282051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 103273.523887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91016.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 103657.993258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95133.432432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 103556.656255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102879.159910                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               579.334427                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010667219                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1730594.553082                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.203593                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.130834                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865594                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.928421                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10659329                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10659329                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10659329                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10659329                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10659329                       # number of overall hits
system.cpu0.icache.overall_hits::total       10659329                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8275283                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8275283                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8275283                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8275283                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8275283                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8275283                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10659380                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10659380                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10659380                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10659380                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10659380                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10659380                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162260.450980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162260.450980                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162260.450980                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162260.450980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162260.450980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162260.450980                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6768638                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6768638                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6768638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6768638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6768638                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6768638                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165088.731707                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165088.731707                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165088.731707                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165088.731707                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165088.731707                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165088.731707                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71258                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432112032                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71514                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6042.341807                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.877554                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.122446                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27997920                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27997920                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329921                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43327841                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43327841                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43327841                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43327841                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       248527                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       248527                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          230                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       248757                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        248757                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       248757                       # number of overall misses
system.cpu0.dcache.overall_misses::total       248757                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26824177164                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26824177164                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20081858                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20081858                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26844259022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26844259022                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26844259022                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26844259022                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28246447                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28246447                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43576598                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43576598                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43576598                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43576598                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008799                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008799                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005708                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005708                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005708                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005708                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107932.647817                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107932.647817                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87312.426087                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87312.426087                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107913.582420                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107913.582420                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107913.582420                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107913.582420                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20228                       # number of writebacks
system.cpu0.dcache.writebacks::total            20228                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       177338                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       177338                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       177499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       177499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       177499                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       177499                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71189                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71189                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71258                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71258                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6943049359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6943049359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4875723                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4875723                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6947925082                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6947925082                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6947925082                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6947925082                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002520                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002520                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001635                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001635                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001635                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001635                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97529.805995                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97529.805995                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 70662.652174                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70662.652174                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97503.790199                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97503.790199                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97503.790199                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97503.790199                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.166850                       # Cycle average of tags in use
system.cpu1.icache.total_refs               981387222                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1890919.502890                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.166850                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069178                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830396                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10936860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10936860                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10936860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10936860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10936860                       # number of overall hits
system.cpu1.icache.overall_hits::total       10936860                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9251609                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9251609                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9251609                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9251609                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9251609                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9251609                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10936913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10936913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10936913                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10936913                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10936913                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10936913                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 174558.660377                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 174558.660377                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 174558.660377                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 174558.660377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 174558.660377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 174558.660377                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7729483                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7729483                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7729483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7729483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7729483                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7729483                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175670.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175670.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175670.068182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175670.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175670.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175670.068182                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36486                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               160519190                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36742                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4368.820151                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.743876                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.256124                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913062                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086938                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7533662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7533662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6342615                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6342615                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16322                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15274                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     13876277                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13876277                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     13876277                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13876277                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       116773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       116773                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          828                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          828                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       117601                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        117601                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       117601                       # number of overall misses
system.cpu1.dcache.overall_misses::total       117601                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13088005741                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13088005741                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     70349641                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     70349641                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13158355382                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13158355382                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13158355382                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13158355382                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7650435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7650435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6343443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6343443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     13993878                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13993878                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     13993878                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13993878                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015264                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000131                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008404                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008404                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112080.752751                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112080.752751                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84963.334541                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84963.334541                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111889.825614                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111889.825614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111889.825614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111889.825614                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7863                       # number of writebacks
system.cpu1.dcache.writebacks::total             7863                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80427                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80427                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          688                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          688                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81115                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81115                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36346                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36346                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          140                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36486                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36486                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3283315487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3283315487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9142648                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9142648                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3292458135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3292458135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3292458135                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3292458135                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002607                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002607                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90334.988362                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90334.988362                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65304.628571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65304.628571                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90238.944664                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90238.944664                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90238.944664                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90238.944664                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               559.602556                       # Cycle average of tags in use
system.cpu2.icache.total_refs               898738520                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1596338.401421                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.490446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.112110                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055273                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841526                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.896799                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10922673                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10922673                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10922673                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10922673                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10922673                       # number of overall hits
system.cpu2.icache.overall_hits::total       10922673                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.cpu2.icache.overall_misses::total           42                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6538765                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6538765                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6538765                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6538765                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6538765                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6538765                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10922715                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10922715                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10922715                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10922715                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10922715                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10922715                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155684.880952                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155684.880952                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155684.880952                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155684.880952                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155684.880952                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155684.880952                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5686614                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5686614                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5686614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5686614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5686614                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5686614                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157961.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157961.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157961.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157961.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157961.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157961.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49219                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               216592595                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 49475                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4377.818999                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   200.182169                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    55.817831                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.781962                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.218038                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     16077409                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       16077409                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3089491                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3089491                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7295                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7295                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7250                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7250                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19166900                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19166900                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19166900                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19166900                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       166274                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       166274                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          314                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          314                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       166588                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        166588                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       166588                       # number of overall misses
system.cpu2.dcache.overall_misses::total       166588                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17318359126                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17318359126                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     27125726                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     27125726                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17345484852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17345484852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17345484852                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17345484852                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     16243683                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16243683                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3089805                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3089805                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7250                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7250                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19333488                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19333488                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19333488                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19333488                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010236                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010236                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008617                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008617                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008617                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008617                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 104155.545221                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104155.545221                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86387.662420                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86387.662420                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104122.054722                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104122.054722                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104122.054722                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104122.054722                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6507                       # number of writebacks
system.cpu2.dcache.writebacks::total             6507                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       117119                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       117119                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          250                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       117369                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       117369                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       117369                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       117369                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49155                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49155                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49219                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49219                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49219                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49219                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4577141375                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4577141375                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4170945                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4170945                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4581312320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4581312320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4581312320                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4581312320                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93116.496287                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93116.496287                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65171.015625                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65171.015625                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93080.158475                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93080.158475                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93080.158475                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93080.158475                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.893108                       # Cycle average of tags in use
system.cpu3.icache.total_refs               981389796                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1894574.895753                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.893108                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067136                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828354                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10939434                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10939434                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10939434                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10939434                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10939434                       # number of overall hits
system.cpu3.icache.overall_hits::total       10939434                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8747007                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8747007                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8747007                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8747007                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8747007                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8747007                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10939485                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10939485                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10939485                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10939485                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10939485                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10939485                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 171509.941176                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 171509.941176                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 171509.941176                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 171509.941176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 171509.941176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 171509.941176                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7451878                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7451878                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7451878                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7451878                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7451878                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7451878                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 173299.488372                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 173299.488372                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 173299.488372                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 173299.488372                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 173299.488372                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 173299.488372                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 36479                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160520191                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 36735                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4369.679897                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.744251                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.255749                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913063                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086937                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7535885                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7535885                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6341508                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6341508                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16210                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16210                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15271                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15271                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     13877393                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13877393                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     13877393                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13877393                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       116638                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       116638                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          828                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          828                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       117466                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        117466                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       117466                       # number of overall misses
system.cpu3.dcache.overall_misses::total       117466                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13016809087                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13016809087                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     71322995                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     71322995                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  13088132082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13088132082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  13088132082                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13088132082                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7652523                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7652523                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6342336                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6342336                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15271                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15271                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     13994859                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13994859                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     13994859                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13994859                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015242                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015242                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008394                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008394                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008394                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008394                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111600.071049                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111600.071049                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86138.882850                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86138.882850                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111420.598999                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111420.598999                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111420.598999                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111420.598999                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7787                       # number of writebacks
system.cpu3.dcache.writebacks::total             7787                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80299                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80299                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          688                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          688                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        80987                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        80987                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        80987                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        80987                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        36339                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        36339                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          140                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        36479                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36479                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        36479                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36479                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3267790456                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3267790456                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9271657                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9271657                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3277062113                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3277062113                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3277062113                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3277062113                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004749                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004749                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002607                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002607                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89925.161837                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89925.161837                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66226.121429                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66226.121429                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89834.209079                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89834.209079                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89834.209079                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89834.209079                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.123281                       # Cycle average of tags in use
system.cpu4.icache.total_refs               981386863                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1894569.233591                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.123281                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067505                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828723                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10936501                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10936501                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10936501                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10936501                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10936501                       # number of overall hits
system.cpu4.icache.overall_hits::total       10936501                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8429207                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8429207                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8429207                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8429207                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8429207                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8429207                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10936550                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10936550                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10936550                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10936550                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10936550                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10936550                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 172024.632653                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 172024.632653                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 172024.632653                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 172024.632653                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 172024.632653                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 172024.632653                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7398326                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7398326                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7398326                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7398326                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7398326                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7398326                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 172054.093023                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 172054.093023                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 172054.093023                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 172054.093023                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 172054.093023                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 172054.093023                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 36495                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               160526363                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 36751                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4367.945444                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.747916                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.252084                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913078                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086922                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7538517                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7538517                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6344973                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6344973                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16278                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16278                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15278                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15278                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     13883490                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        13883490                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     13883490                       # number of overall hits
system.cpu4.dcache.overall_hits::total       13883490                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       116769                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       116769                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          810                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          810                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       117579                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        117579                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       117579                       # number of overall misses
system.cpu4.dcache.overall_misses::total       117579                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  13076890718                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  13076890718                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     69243272                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     69243272                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13146133990                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13146133990                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13146133990                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13146133990                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7655286                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7655286                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6345783                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6345783                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15278                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15278                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     14001069                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     14001069                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     14001069                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     14001069                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015253                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015253                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008398                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008398                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111989.404020                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111989.404020                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85485.520988                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85485.520988                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111806.819160                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111806.819160                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111806.819160                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111806.819160                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7787                       # number of writebacks
system.cpu4.dcache.writebacks::total             7787                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        80412                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        80412                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          672                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          672                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        81084                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        81084                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        81084                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        81084                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        36357                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        36357                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          138                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        36495                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        36495                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        36495                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        36495                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3280829722                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3280829722                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9095988                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9095988                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3289925710                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3289925710                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3289925710                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3289925710                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004749                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004749                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002607                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002607                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90239.286025                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90239.286025                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65912.956522                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65912.956522                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90147.299904                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90147.299904                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90147.299904                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90147.299904                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.490141                       # Cycle average of tags in use
system.cpu5.icache.total_refs               987010500                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1862283.962264                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.490141                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060080                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.845337                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10906985                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10906985                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10906985                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10906985                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10906985                       # number of overall hits
system.cpu5.icache.overall_hits::total       10906985                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7696500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7696500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7696500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7696500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7696500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7696500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10907035                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10907035                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10907035                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10907035                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10907035                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10907035                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst       153930                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total       153930                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst       153930                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total       153930                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst       153930                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total       153930                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6316398                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6316398                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6316398                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6316398                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6316398                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6316398                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157909.950000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157909.950000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157909.950000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157909.950000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157909.950000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157909.950000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 64238                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               175177540                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 64494                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2716.183521                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.300443                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.699557                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.915236                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.084764                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7566569                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7566569                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6267306                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6267306                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17419                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17419                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        14621                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        14621                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     13833875                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        13833875                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     13833875                       # number of overall hits
system.cpu5.dcache.overall_hits::total       13833875                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       162933                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       162933                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          716                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          716                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       163649                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        163649                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       163649                       # number of overall misses
system.cpu5.dcache.overall_misses::total       163649                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  17936407069                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  17936407069                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     60426536                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     60426536                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  17996833605                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  17996833605                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  17996833605                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  17996833605                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7729502                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7729502                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6268022                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6268022                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        14621                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     13997524                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     13997524                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     13997524                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     13997524                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021079                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021079                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000114                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011691                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011691                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011691                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011691                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110084.556652                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110084.556652                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84394.603352                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84394.603352                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109972.157514                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109972.157514                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109972.157514                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109972.157514                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        12700                       # number of writebacks
system.cpu5.dcache.writebacks::total            12700                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        98814                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        98814                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          597                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          597                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        99411                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        99411                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        99411                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        99411                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        64119                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        64119                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          119                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        64238                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        64238                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        64238                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        64238                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6107538747                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6107538747                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      7774335                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      7774335                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6115313082                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6115313082                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6115313082                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6115313082                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004589                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004589                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95253.181537                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95253.181537                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65330.546218                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65330.546218                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95197.750272                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95197.750272                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95197.750272                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95197.750272                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               492.531056                       # Cycle average of tags in use
system.cpu6.icache.total_refs               984594497                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1997149.081136                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.531056                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060146                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.789313                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11010936                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11010936                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11010936                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11010936                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11010936                       # number of overall hits
system.cpu6.icache.overall_hits::total       11010936                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7727821                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7727821                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7727821                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7727821                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7727821                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7727821                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11010985                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11010985                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11010985                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11010985                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11010985                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11010985                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157710.632653                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157710.632653                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157710.632653                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157710.632653                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157710.632653                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157710.632653                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6185180                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6185180                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6185180                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6185180                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6185180                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6185180                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162767.894737                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162767.894737                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162767.894737                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162767.894737                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162767.894737                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162767.894737                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 32664                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158076998                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 32920                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4801.852916                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.251432                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.748568                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911138                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088862                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8778730                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8778730                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6521559                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6521559                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16853                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16853                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15862                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15862                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15300289                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15300289                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15300289                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15300289                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        83931                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        83931                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1783                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1783                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        85714                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         85714                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        85714                       # number of overall misses
system.cpu6.dcache.overall_misses::total        85714                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   8211513530                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8211513530                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    117699670                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    117699670                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   8329213200                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   8329213200                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   8329213200                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   8329213200                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8862661                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8862661                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6523342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6523342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15862                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15862                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15386003                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15386003                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15386003                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15386003                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009470                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009470                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000273                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000273                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005571                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005571                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97836.479132                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97836.479132                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 66012.153674                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 66012.153674                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97174.477915                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97174.477915                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97174.477915                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97174.477915                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        50308                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 10061.600000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7396                       # number of writebacks
system.cpu6.dcache.writebacks::total             7396                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        51448                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        51448                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1602                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1602                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        53050                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        53050                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        53050                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        53050                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        32483                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        32483                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          181                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          181                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        32664                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        32664                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        32664                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        32664                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   2855666733                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2855666733                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13430600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13430600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   2869097333                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   2869097333                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   2869097333                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   2869097333                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002123                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002123                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87912.653788                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87912.653788                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 74202.209945                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 74202.209945                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87836.680535                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87836.680535                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87836.680535                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87836.680535                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               493.323055                       # Cycle average of tags in use
system.cpu7.icache.total_refs               984594819                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1993106.921053                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.323055                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.061415                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.790582                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11011258                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11011258                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11011258                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11011258                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11011258                       # number of overall hits
system.cpu7.icache.overall_hits::total       11011258                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7928702                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7928702                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7928702                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7928702                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7928702                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7928702                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11011307                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11011307                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11011307                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11011307                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11011307                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11011307                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 161810.244898                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 161810.244898                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 161810.244898                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 161810.244898                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 161810.244898                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 161810.244898                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6306491                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6306491                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6306491                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6306491                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6306491                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6306491                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161704.897436                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161704.897436                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161704.897436                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161704.897436                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161704.897436                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161704.897436                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 32646                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               158087257                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 32902                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4804.791715                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.262577                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.737423                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911182                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088818                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8783771                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8783771                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6526675                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6526675                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16940                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16940                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15877                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15877                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15310446                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15310446                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15310446                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15310446                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        83808                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        83808                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         1908                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1908                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        85716                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         85716                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        85716                       # number of overall misses
system.cpu7.dcache.overall_misses::total        85716                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   8178137696                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8178137696                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    124768874                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    124768874                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   8302906570                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   8302906570                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   8302906570                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   8302906570                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8867579                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8867579                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6528583                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6528583                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15877                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15877                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15396162                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15396162                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15396162                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15396162                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009451                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009451                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005567                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005567                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 97581.826270                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 97581.826270                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 65392.491614                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 65392.491614                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96865.306011                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96865.306011                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96865.306011                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96865.306011                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       199535                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 33255.833333                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7449                       # number of writebacks
system.cpu7.dcache.writebacks::total             7449                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        51351                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        51351                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1719                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1719                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        53070                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        53070                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        53070                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        53070                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        32457                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        32457                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          189                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          189                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        32646                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        32646                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        32646                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        32646                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   2840385997                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2840385997                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     13930580                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     13930580                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   2854316577                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2854316577                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   2854316577                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   2854316577                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87512.277690                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87512.277690                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73706.772487                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73706.772487                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87432.352417                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87432.352417                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87432.352417                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87432.352417                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
