<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 638</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page638-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce638.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">18-2&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-699.html">Section 18.10,&#160;“3rd Generation&#160;Intel</a></p>
<p style="position:absolute;top:98px;left:364px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-699.html">®</a></p>
<p style="position:absolute;top:100px;left:375px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-699.html">&#160;Core</a></p>
<p style="position:absolute;top:98px;left:411px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-699.html">™</a></p>
<p style="position:absolute;top:100px;left:421px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-699.html">&#160;Processor Performance Monitoring&#160;Facility”</a></p>
<p style="position:absolute;top:124px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-700.html">Section&#160;18.11,&#160;“4th Generation&#160;Intel</a></p>
<p style="position:absolute;top:122px;left:364px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-700.html">®</a></p>
<p style="position:absolute;top:124px;left:375px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-700.html">&#160;Core</a></p>
<p style="position:absolute;top:122px;left:411px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-700.html">™</a></p>
<p style="position:absolute;top:124px;left:421px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-700.html">&#160;Processor Performance&#160;Monitoring&#160;Facility”</a></p>
<p style="position:absolute;top:148px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-708.html">Section 18.12,&#160;“Intel</a></p>
<p style="position:absolute;top:146px;left:259px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-708.html">®</a></p>
<p style="position:absolute;top:148px;left:270px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-708.html">&#160;Core</a></p>
<p style="position:absolute;top:146px;left:305px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-708.html">™</a></p>
<p style="position:absolute;top:148px;left:316px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-708.html">&#160;M Processor Performance Monitoring&#160;Facility”</a></p>
<p style="position:absolute;top:172px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-709.html">Section&#160;18.13,&#160;“6th Generation&#160;Intel</a></p>
<p style="position:absolute;top:170px;left:364px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-709.html">®</a></p>
<p style="position:absolute;top:172px;left:375px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-709.html">&#160;Core</a></p>
<p style="position:absolute;top:170px;left:411px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-709.html">™</a></p>
<p style="position:absolute;top:172px;left:421px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-709.html">&#160;Processor Performance&#160;Monitoring&#160;Facility”</a></p>
<p style="position:absolute;top:196px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-718.html">Section 18.15,&#160;“Performance Monitoring (Processors Based&#160;on Intel&#160;NetBurst</a></p>
<p style="position:absolute;top:194px;left:636px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-718.html">®</a></p>
<p style="position:absolute;top:196px;left:647px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-718.html">&#160;Microarchitecture)”</a></p>
<p style="position:absolute;top:220px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-735.html">Section 18.16, “Performance Monitoring and Intel Hyper-Threading Technology in Processors Based on Intel&#160;</a></p>
<p style="position:absolute;top:237px;left:119px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-735.html">NetBurst</a></p>
<p style="position:absolute;top:234px;left:178px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-735.html">®</a></p>
<p style="position:absolute;top:237px;left:189px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-735.html">&#160;Microarchitecture”</a></p>
<p style="position:absolute;top:261px;left:93px;white-space:nowrap" class="ft07">—&#160;<a href="o_fe12b1e2a880e0ce-742.html">Section 18.19,&#160;“Performance Monitoring and&#160;Dual-Core Technology”<br/></a>—&#160;<a href="o_fe12b1e2a880e0ce-743.html">Section 18.20,&#160;“Performance Monitoring on 64-bit&#160;Intel Xeon Processor MP with&#160;Up to&#160;8-MByte&#160;L3&#160;Cache”<br/></a>—&#160;<a href="o_fe12b1e2a880e0ce-751.html">Section 18.22,&#160;“Performance Monitoring (P6 Family&#160;Processor)”<br/></a>—&#160;<a href="o_fe12b1e2a880e0ce-754.html">Section 18.23,&#160;“Performance Monitoring (Pentium&#160;Processors)”</a></p>
<p style="position:absolute;top:388px;left:68px;white-space:nowrap" class="ft04">18.2 ARCHITECTURAL&#160;</p>
<p style="position:absolute;top:388px;left:309px;white-space:nowrap" class="ft04">PERFORMANCE&#160;</p>
<p style="position:absolute;top:388px;left:457px;white-space:nowrap" class="ft04">MONITORING</p>
<p style="position:absolute;top:424px;left:68px;white-space:nowrap" class="ft09">Performance monitoring events&#160;are architectural when they&#160;behave&#160;consistently&#160;across&#160;microarchitectures.&#160;Intel&#160;<br/>Core Solo and Intel Core&#160;Duo&#160;processors&#160;introduced&#160;architectural performance monitoring.&#160;The feature provides a&#160;<br/>mechanism for&#160;software&#160;to enumerate performance&#160;events&#160;and provides&#160;configuration&#160;and counting facilities for&#160;<br/>events.<br/>Architectural&#160;performance monitoring does allow for enhancement&#160;across processor implementations.&#160;The&#160;<br/>CPUID.0AH&#160;leaf provides&#160;version ID&#160;for&#160;each enhancement.&#160;Intel&#160;Core&#160;Solo&#160;and Intel Core Duo processors support&#160;<br/>base&#160;level functionality identified by version ID of 1.&#160;Processors based on Intel Core microarchitecture support,&#160;at&#160;<br/>a minimum, the&#160;base&#160;level functionality of architectural performance&#160;monitoring. Intel Core&#160;2&#160;Duo&#160;processor&#160;T&#160;<br/>7700 and newer processors based&#160;on Intel&#160;Core&#160;microarchitecture support both&#160;the base&#160;level&#160;functionality&#160;and&#160;<br/>enhanced architectural performance&#160;monitoring&#160;identified by version ID of 2.<br/>45&#160;nm&#160;and 32 nm&#160;Intel Atom processors and Intel&#160;Atom&#160;processors&#160;based on the Silvermont microarchitecture&#160;<br/>support the functionality provided&#160;by versionID 1,&#160;2,&#160;and 3; CPUID.0AH:EAX[7:0] reports versionID = 3 to indicate&#160;<br/>the aggregate of&#160;architectural performance&#160;monitoring capabilities. Intel Atom processors based&#160;on&#160;the Airmont&#160;<br/>microarchitecture support the&#160;same performance&#160;monitoring&#160;capabilities&#160;as those&#160;based on the&#160;Silvermont micro-<br/>architecture.<br/>Intel Core processors and&#160;related Intel&#160;Xeon&#160;processor&#160;families&#160;based on the&#160;Nehalem through&#160;Broadwell microar-<br/>chitectures support version&#160;ID&#160;1,&#160;2, and 3. Intel&#160;processors based&#160;on&#160;the Skylake microarchitecture&#160;support&#160;<br/>versionID&#160;4.&#160;<br/>Next generation Intel Atom processors is based on the Goldmont microarchitecture.&#160;Intel&#160;processors based on the&#160;<br/>Goldmont&#160;microarchitecture support versionID&#160;4.</p>
<p style="position:absolute;top:818px;left:68px;white-space:nowrap" class="ft05">18.2.1&#160;</p>
<p style="position:absolute;top:818px;left:148px;white-space:nowrap" class="ft05">Architectural Performance Monitoring Version 1</p>
<p style="position:absolute;top:849px;left:68px;white-space:nowrap" class="ft08">Configuring an architectural performance monitoring event involves&#160;programming performance event select regis-<br/>ters. There are&#160;a finite&#160;number&#160;of performance&#160;event select&#160;MSRs&#160;(IA32_PERFEVTSELx MSRs).&#160;The result&#160;of&#160;a&#160;<br/>performance&#160;monitoring event is&#160;reported in&#160;a performance monitoring&#160;counter&#160;(IA32_PMCx&#160;MSR). Performance&#160;<br/>monitoring&#160;counters are&#160;paired&#160;with performance&#160;monitoring select registers.<br/>Performance&#160;monitoring&#160;select registers and counters are&#160;architectural in the&#160;following&#160;respects:</p>
<p style="position:absolute;top:944px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:945px;left:93px;white-space:nowrap" class="ft02">Bit&#160;field&#160;layout of&#160;IA32_PERFEVTSELx&#160;is&#160;consistent across&#160;microarchitectures.</p>
<p style="position:absolute;top:967px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:967px;left:93px;white-space:nowrap" class="ft02">Addresses of&#160;IA32_PERFEVTSELx MSRs&#160;remain the&#160;same&#160;across&#160;microarchitectures.</p>
<p style="position:absolute;top:989px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:990px;left:93px;white-space:nowrap" class="ft02">Addresses of&#160;IA32_PMC MSRs&#160;remain the&#160;same across&#160;microarchitectures.</p>
<p style="position:absolute;top:1012px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:1012px;left:93px;white-space:nowrap" class="ft09">Each&#160;logical processor has&#160;its own set of&#160;IA32_PERFEVTSELx&#160;and IA32_PMCx MSRs. Configuration facilities and&#160;<br/>counters&#160;are not&#160;shared&#160;between logical processors sharing&#160;a processor core.</p>
<p style="position:absolute;top:1053px;left:68px;white-space:nowrap" class="ft02">Architectural&#160;performance monitoring provides a&#160;CPUID mechanism for&#160;enumerating the&#160;following&#160;information:</p>
</div>
</body>
</html>
