#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5620a44be190 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x5620a44fbc30_0 .var "clock", 0 0;
v0x5620a44fbcf0_0 .var "contador", 3 0;
v0x5620a44fbdd0_0 .net "display0", 6 0, v0x5620a44c0e30_0;  1 drivers
v0x5620a44fbea0_0 .net "display1", 6 0, v0x5620a44f93e0_0;  1 drivers
v0x5620a44fbf60_0 .net "display2", 6 0, v0x5620a44f9b60_0;  1 drivers
v0x5620a44fc070_0 .net "display3", 6 0, v0x5620a44fa220_0;  1 drivers
v0x5620a44fc180_0 .var "entrada", 3 0;
v0x5620a44fc240_0 .var "ready", 0 0;
v0x5620a44fc2e0_0 .var "reset", 0 0;
v0x5620a44fc410_0 .net "saida", 3 0, L_0x5620a44fcaf0;  1 drivers
S_0x5620a44c33c0 .scope module, "uut" "Main" 2 20, 3 1 0, S_0x5620a44be190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ready"
    .port_info 3 /INPUT 4 "entrada"
    .port_info 4 /OUTPUT 4 "saida"
    .port_info 5 /OUTPUT 7 "display3"
    .port_info 6 /OUTPUT 7 "display2"
    .port_info 7 /OUTPUT 7 "display1"
    .port_info 8 /OUTPUT 7 "display0"
v0x5620a44fb430_0 .net "clock", 0 0, v0x5620a44fbc30_0;  1 drivers
v0x5620a44fb4f0_0 .net "display0", 6 0, v0x5620a44c0e30_0;  alias, 1 drivers
v0x5620a44fb5b0_0 .net "display1", 6 0, v0x5620a44f93e0_0;  alias, 1 drivers
v0x5620a44fb650_0 .net "display2", 6 0, v0x5620a44f9b60_0;  alias, 1 drivers
v0x5620a44fb720_0 .net "display3", 6 0, v0x5620a44fa220_0;  alias, 1 drivers
v0x5620a44fb7c0_0 .net "entrada", 3 0, v0x5620a44fc180_0;  1 drivers
v0x5620a44fb860_0 .net "ready", 0 0, v0x5620a44fc240_0;  1 drivers
v0x5620a44fb900_0 .net "reset", 0 0, v0x5620a44fc2e0_0;  1 drivers
v0x5620a44fb9a0_0 .net "saida", 3 0, L_0x5620a44fcaf0;  alias, 1 drivers
L_0x5620a44fc720 .part v0x5620a44fc180_0, 3, 1;
L_0x5620a44fc7f0 .part v0x5620a44fc180_0, 2, 1;
L_0x5620a44fc890 .part v0x5620a44fc180_0, 1, 1;
L_0x5620a44fc9f0 .part v0x5620a44fc180_0, 0, 1;
L_0x5620a44fcaf0 .concat8 [ 1 1 1 1], v0x5620a44faa00_0, v0x5620a44fab80_0, v0x5620a44fad00_0, v0x5620a44fae80_0;
L_0x5620a44fcd00 .part L_0x5620a44fcaf0, 3, 1;
L_0x5620a44fcde0 .part L_0x5620a44fcaf0, 2, 1;
L_0x5620a44fcf10 .part L_0x5620a44fcaf0, 1, 1;
L_0x5620a44fd000 .part L_0x5620a44fcaf0, 0, 1;
S_0x5620a44c2320 .scope module, "display0_uut" "Display" 3 30, 4 1 0, S_0x5620a44c33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ready"
    .port_info 3 /INPUT 1 "entrada"
    .port_info 4 /OUTPUT 7 "saida"
v0x5620a44bd270_0 .net "clock", 0 0, v0x5620a44fbc30_0;  alias, 1 drivers
v0x5620a44be9b0_0 .net "entrada", 0 0, L_0x5620a44fd000;  1 drivers
v0x5620a44bed30_0 .net "ready", 0 0, v0x5620a44fc240_0;  alias, 1 drivers
v0x5620a44bf2b0_0 .net "reset", 0 0, v0x5620a44fc2e0_0;  alias, 1 drivers
v0x5620a44c0e30_0 .var "saida", 6 0;
E_0x5620a44c7620 .event posedge, v0x5620a44bf2b0_0, v0x5620a44bd270_0;
S_0x5620a44f9080 .scope module, "display1_uut" "Display" 3 29, 4 1 0, S_0x5620a44c33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ready"
    .port_info 3 /INPUT 1 "entrada"
    .port_info 4 /OUTPUT 7 "saida"
v0x5620a44c1e00_0 .net "clock", 0 0, v0x5620a44fbc30_0;  alias, 1 drivers
v0x5620a44c1ed0_0 .net "entrada", 0 0, L_0x5620a44fcf10;  1 drivers
v0x5620a44f9270_0 .net "ready", 0 0, v0x5620a44fc240_0;  alias, 1 drivers
v0x5620a44f9310_0 .net "reset", 0 0, v0x5620a44fc2e0_0;  alias, 1 drivers
v0x5620a44f93e0_0 .var "saida", 6 0;
S_0x5620a44f9550 .scope module, "display2_uut" "Display" 3 28, 4 1 0, S_0x5620a44c33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ready"
    .port_info 3 /INPUT 1 "entrada"
    .port_info 4 /OUTPUT 7 "saida"
v0x5620a44f97d0_0 .net "clock", 0 0, v0x5620a44fbc30_0;  alias, 1 drivers
v0x5620a44f98c0_0 .net "entrada", 0 0, L_0x5620a44fcde0;  1 drivers
v0x5620a44f9980_0 .net "ready", 0 0, v0x5620a44fc240_0;  alias, 1 drivers
v0x5620a44f9a70_0 .net "reset", 0 0, v0x5620a44fc2e0_0;  alias, 1 drivers
v0x5620a44f9b60_0 .var "saida", 6 0;
S_0x5620a44f9d10 .scope module, "display3_uut" "Display" 3 27, 4 1 0, S_0x5620a44c33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ready"
    .port_info 3 /INPUT 1 "entrada"
    .port_info 4 /OUTPUT 7 "saida"
v0x5620a44f9f60_0 .net "clock", 0 0, v0x5620a44fbc30_0;  alias, 1 drivers
v0x5620a44fa020_0 .net "entrada", 0 0, L_0x5620a44fcd00;  1 drivers
v0x5620a44fa0e0_0 .net "ready", 0 0, v0x5620a44fc240_0;  alias, 1 drivers
v0x5620a44fa180_0 .net "reset", 0 0, v0x5620a44fc2e0_0;  alias, 1 drivers
v0x5620a44fa220_0 .var "saida", 6 0;
S_0x5620a44fa3d0 .scope module, "uut" "Codificador" 3 13, 5 1 0, S_0x5620a44c33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ready"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "C"
    .port_info 6 /INPUT 1 "D"
    .port_info 7 /OUTPUT 1 "S3"
    .port_info 8 /OUTPUT 1 "S2"
    .port_info 9 /OUTPUT 1 "S1"
    .port_info 10 /OUTPUT 1 "S0"
v0x5620a44fa5f0_0 .net "A", 0 0, L_0x5620a44fc720;  1 drivers
v0x5620a44fa6d0_0 .net "B", 0 0, L_0x5620a44fc7f0;  1 drivers
v0x5620a44fa790_0 .net "C", 0 0, L_0x5620a44fc890;  1 drivers
v0x5620a44fa830_0 .net "D", 0 0, L_0x5620a44fc9f0;  1 drivers
v0x5620a44fa8f0_0 .net "S0", 0 0, v0x5620a44faa00_0;  1 drivers
v0x5620a44faa00_0 .var "S0_reg", 0 0;
v0x5620a44faac0_0 .net "S1", 0 0, v0x5620a44fab80_0;  1 drivers
v0x5620a44fab80_0 .var "S1_reg", 0 0;
v0x5620a44fac40_0 .net "S2", 0 0, v0x5620a44fad00_0;  1 drivers
v0x5620a44fad00_0 .var "S2_reg", 0 0;
v0x5620a44fadc0_0 .net "S3", 0 0, v0x5620a44fae80_0;  1 drivers
v0x5620a44fae80_0 .var "S3_reg", 0 0;
v0x5620a44faf40_0 .net "clock", 0 0, v0x5620a44fbc30_0;  alias, 1 drivers
v0x5620a44fb070_0 .net "ready", 0 0, v0x5620a44fc240_0;  alias, 1 drivers
v0x5620a44fb1a0_0 .net "reset", 0 0, v0x5620a44fc2e0_0;  alias, 1 drivers
    .scope S_0x5620a44fa3d0;
T_0 ;
    %wait E_0x5620a44c7620;
    %load/vec4 v0x5620a44fb1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620a44fae80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620a44fad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620a44fab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620a44faa00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5620a44fb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5620a44fa5f0_0;
    %load/vec4 v0x5620a44fa6d0_0;
    %and;
    %load/vec4 v0x5620a44fa790_0;
    %and;
    %load/vec4 v0x5620a44fa5f0_0;
    %load/vec4 v0x5620a44fa6d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa790_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa790_0;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa6d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa6d0_0;
    %and;
    %load/vec4 v0x5620a44fa790_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0x5620a44fae80_0, 0;
    %load/vec4 v0x5620a44fa6d0_0;
    %load/vec4 v0x5620a44fa790_0;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa5f0_0;
    %load/vec4 v0x5620a44fa6d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa6d0_0;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa790_0;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa6d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa790_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0x5620a44fad00_0, 0;
    %load/vec4 v0x5620a44fa790_0;
    %nor/r;
    %load/vec4 v0x5620a44fa830_0;
    %and;
    %load/vec4 v0x5620a44fa6d0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa830_0;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa6d0_0;
    %and;
    %load/vec4 v0x5620a44fa790_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %load/vec4 v0x5620a44fa6d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa790_0;
    %and;
    %or;
    %assign/vec4 v0x5620a44fab80_0, 0;
    %load/vec4 v0x5620a44fa5f0_0;
    %load/vec4 v0x5620a44fa6d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa6d0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa830_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %nor/r;
    %load/vec4 v0x5620a44fa790_0;
    %nor/r;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %nor/r;
    %and;
    %or;
    %load/vec4 v0x5620a44fa5f0_0;
    %load/vec4 v0x5620a44fa790_0;
    %and;
    %load/vec4 v0x5620a44fa830_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v0x5620a44faa00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5620a44f9d10;
T_1 ;
    %wait E_0x5620a44c7620;
    %load/vec4 v0x5620a44fa180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5620a44fa220_0, 0, 7;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5620a44fa0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %delay 1, 0;
    %load/vec4 v0x5620a44fa020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x5620a44fa220_0, 0, 7;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x5620a44fa220_0, 0, 7;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5620a44fa220_0, 0, 7;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5620a44f9550;
T_2 ;
    %wait E_0x5620a44c7620;
    %load/vec4 v0x5620a44f9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5620a44f9b60_0, 0, 7;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5620a44f9980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %delay 1, 0;
    %load/vec4 v0x5620a44f98c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x5620a44f9b60_0, 0, 7;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x5620a44f9b60_0, 0, 7;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5620a44f9b60_0, 0, 7;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5620a44f9080;
T_3 ;
    %wait E_0x5620a44c7620;
    %load/vec4 v0x5620a44f9310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5620a44f93e0_0, 0, 7;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5620a44f9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %delay 1, 0;
    %load/vec4 v0x5620a44c1ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x5620a44f93e0_0, 0, 7;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x5620a44f93e0_0, 0, 7;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5620a44f93e0_0, 0, 7;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5620a44c2320;
T_4 ;
    %wait E_0x5620a44c7620;
    %load/vec4 v0x5620a44bf2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5620a44c0e30_0, 0, 7;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5620a44bed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %delay 1, 0;
    %load/vec4 v0x5620a44be9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x5620a44c0e30_0, 0, 7;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x5620a44c0e30_0, 0, 7;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5620a44c0e30_0, 0, 7;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5620a44be190;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x5620a44fbc30_0;
    %nor/r;
    %store/vec4 v0x5620a44fbc30_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5620a44be190;
T_6 ;
    %vpi_call 2 38 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5620a44be190 {0 0 0};
    %vpi_call 2 40 "$display", "Main:" {0 0 0};
    %vpi_call 2 41 "$display", "A B C D | S3 S2 S1 S0 |> Number3 Number2 Number1 Number0" {0 0 0};
    %vpi_call 2 42 "$display", "--------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620a44fbc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5620a44fc2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620a44fc240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5620a44fbcf0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5620a44fbcf0_0;
    %store/vec4 v0x5620a44fc180_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620a44fc2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5620a44fc240_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620a44fc240_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 57 "$display", "%b %b %b %b | %b  %b  %b  %b  |> %b %b %b %b", &PV<v0x5620a44fc180_0, 3, 1>, &PV<v0x5620a44fc180_0, 2, 1>, &PV<v0x5620a44fc180_0, 1, 1>, &PV<v0x5620a44fc180_0, 0, 1>, &PV<v0x5620a44fc410_0, 3, 1>, &PV<v0x5620a44fc410_0, 2, 1>, &PV<v0x5620a44fc410_0, 1, 1>, &PV<v0x5620a44fc410_0, 0, 1>, v0x5620a44fc070_0, v0x5620a44fbf60_0, v0x5620a44fbea0_0, v0x5620a44fbdd0_0 {0 0 0};
    %load/vec4 v0x5620a44fbcf0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5620a44fbcf0_0, 0, 4;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "main.v";
    "display.v";
    "codificador.v";
