Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr 19 10:35:23 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                       2           
TIMING-17  Critical Warning  Non-clocked sequential cell                 134         
LUTAR-1    Warning           LUT drives async reset alert                5           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           
TIMING-16  Warning           Large setup violation                       80          
TIMING-18  Warning           Missing input or output delay               32          
TIMING-20  Warning           Non-clocked latch                           14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (392)
5. checking no_input_delay (8)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 109 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pixCounter2_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (392)
--------------------------------------------------
 There are 392 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.211     -460.734                    118                 3102        0.102        0.000                      0                 3102        4.500        0.000                       0                  1598  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.211     -460.734                    118                 2967        0.102        0.000                      0                 2967        4.500        0.000                       0                  1598  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             32.843        0.000                      0                  135        0.655        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          118  Failing Endpoints,  Worst Slack       -7.211ns,  Total Violation     -460.734ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.211ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[2].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.303ns  (logic 2.192ns (19.393%)  route 9.111ns (80.607%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 10.836 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 f  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 r  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 r  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 f  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 f  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 f  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.219    15.166    CPU/rs_minus_rd_alu/q_i_83_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I2_O)        0.124    15.290 r  CPU/rs_minus_rd_alu/q_i_68/O
                         net (fo=2, routed)           0.734    16.024    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_1
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.148 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0/O
                         net (fo=1, routed)           0.741    16.889    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0_n_1
    SLICE_X13Y114        LUT6 (Prop_lut6_I3_O)        0.124    17.013 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          0.976    17.989    CPU/pcmux/second/second/q_reg_1
    SLICE_X13Y112        LUT6 (Prop_lut6_I3_O)        0.124    18.113 r  CPU/pcmux/second/second/q_i_1__28/O
                         net (fo=1, routed)           0.000    18.113    CPU/PC_addr/loop1[2].a_dffe/next_pc[0]
    SLICE_X13Y112        FDCE                                         r  CPU/PC_addr/loop1[2].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.507    10.836    CPU/PC_addr/loop1[2].a_dffe/clock
    SLICE_X13Y112        FDCE                                         r  CPU/PC_addr/loop1[2].a_dffe/q_reg/C
                         clock pessimism              0.071    10.906    
                         clock uncertainty           -0.035    10.871    
    SLICE_X13Y112        FDCE (Setup_fdce_C_D)        0.031    10.902    CPU/PC_addr/loop1[2].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                 -7.211    

Slack (VIOLATED) :        -7.177ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[0].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.267ns  (logic 2.192ns (19.456%)  route 9.075ns (80.544%))
  Logic Levels:           14  (LUT2=2 LUT6=12)
  Clock Path Skew:        -0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 10.834 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 r  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 f  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 f  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 r  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 r  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 r  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.330    15.277    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_33__0_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.401 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_90/O
                         net (fo=1, routed)           0.542    15.943    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_90_n_1
    SLICE_X13Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.067 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_32__0/O
                         net (fo=1, routed)           0.796    16.863    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_32__0_n_1
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.987 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_comp/O
                         net (fo=58, routed)          0.966    17.953    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_34__0_0
    SLICE_X15Y115        LUT6 (Prop_lut6_I4_O)        0.124    18.077 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_2__2/O
                         net (fo=1, routed)           0.000    18.077    CPU/INSN_reg_fd_latch/loop1[0].a_dffe/q_reg_3
    SLICE_X15Y115        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[0].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.505    10.834    CPU/INSN_reg_fd_latch/loop1[0].a_dffe/clock
    SLICE_X15Y115        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[0].a_dffe/q_reg/C
                         clock pessimism              0.071    10.904    
                         clock uncertainty           -0.035    10.869    
    SLICE_X15Y115        FDCE (Setup_fdce_C_D)        0.031    10.900    CPU/INSN_reg_fd_latch/loop1[0].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                 -7.177    

Slack (VIOLATED) :        -7.163ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[10].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.254ns  (logic 2.192ns (19.478%)  route 9.062ns (80.522%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 10.835 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 f  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 r  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 r  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 f  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 f  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 f  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.219    15.166    CPU/rs_minus_rd_alu/q_i_83_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I2_O)        0.124    15.290 r  CPU/rs_minus_rd_alu/q_i_68/O
                         net (fo=2, routed)           0.734    16.024    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_1
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.148 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0/O
                         net (fo=1, routed)           0.741    16.889    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0_n_1
    SLICE_X13Y114        LUT6 (Prop_lut6_I3_O)        0.124    17.013 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          0.927    17.940    CPU/pcmux/second/second/q_reg_1
    SLICE_X15Y114        LUT6 (Prop_lut6_I3_O)        0.124    18.064 r  CPU/pcmux/second/second/q_i_1__20/O
                         net (fo=1, routed)           0.000    18.064    CPU/PC_addr/loop1[10].a_dffe/next_pc[0]
    SLICE_X15Y114        FDCE                                         r  CPU/PC_addr/loop1[10].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.506    10.835    CPU/PC_addr/loop1[10].a_dffe/clock
    SLICE_X15Y114        FDCE                                         r  CPU/PC_addr/loop1[10].a_dffe/q_reg/C
                         clock pessimism              0.071    10.905    
                         clock uncertainty           -0.035    10.870    
    SLICE_X15Y114        FDCE (Setup_fdce_C_D)        0.031    10.901    CPU/PC_addr/loop1[10].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -7.163    

Slack (VIOLATED) :        -7.162ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[25].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 2.192ns (19.395%)  route 9.110ns (80.605%))
  Logic Levels:           14  (LUT2=2 LUT6=12)
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 10.836 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 r  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 f  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 f  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 r  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 r  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 r  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.330    15.277    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_33__0_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.401 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_90/O
                         net (fo=1, routed)           0.542    15.943    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_90_n_1
    SLICE_X13Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.067 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_32__0/O
                         net (fo=1, routed)           0.796    16.863    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_32__0_n_1
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.987 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_comp/O
                         net (fo=58, routed)          1.001    17.988    CPU/pcmux/second/second/q_reg_0
    SLICE_X12Y112        LUT6 (Prop_lut6_I2_O)        0.124    18.112 r  CPU/pcmux/second/second/q_i_1__5/O
                         net (fo=1, routed)           0.000    18.112    CPU/PC_addr/loop1[25].a_dffe/next_pc[0]
    SLICE_X12Y112        FDCE                                         r  CPU/PC_addr/loop1[25].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.507    10.836    CPU/PC_addr/loop1[25].a_dffe/clock
    SLICE_X12Y112        FDCE                                         r  CPU/PC_addr/loop1[25].a_dffe/q_reg/C
                         clock pessimism              0.071    10.906    
                         clock uncertainty           -0.035    10.871    
    SLICE_X12Y112        FDCE (Setup_fdce_C_D)        0.079    10.950    CPU/PC_addr/loop1[25].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                         -18.112    
  -------------------------------------------------------------------
                         slack                                 -7.162    

Slack (VIOLATED) :        -7.151ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.291ns  (logic 2.192ns (19.415%)  route 9.099ns (80.585%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 10.836 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 f  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 r  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 r  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 f  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 f  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 f  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.219    15.166    CPU/rs_minus_rd_alu/q_i_83_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I2_O)        0.124    15.290 r  CPU/rs_minus_rd_alu/q_i_68/O
                         net (fo=2, routed)           0.734    16.024    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_1
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.148 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0/O
                         net (fo=1, routed)           0.741    16.889    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0_n_1
    SLICE_X13Y114        LUT6 (Prop_lut6_I3_O)        0.124    17.013 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          0.963    17.977    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_28__0_0
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.124    18.101 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_1__22/O
                         net (fo=1, routed)           0.000    18.101    CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg_2
    SLICE_X14Y112        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.507    10.836    CPU/INSN_reg_fd_latch/loop1[9].a_dffe/clock
    SLICE_X14Y112        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg/C
                         clock pessimism              0.071    10.906    
                         clock uncertainty           -0.035    10.871    
    SLICE_X14Y112        FDCE (Setup_fdce_C_D)        0.079    10.950    CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                 -7.151    

Slack (VIOLATED) :        -7.146ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[22].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 2.192ns (19.504%)  route 9.047ns (80.496%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 10.837 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 f  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 r  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 r  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 f  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 f  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 f  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.219    15.166    CPU/rs_minus_rd_alu/q_i_83_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I2_O)        0.124    15.290 r  CPU/rs_minus_rd_alu/q_i_68/O
                         net (fo=2, routed)           0.734    16.024    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_1
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.148 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0/O
                         net (fo=1, routed)           0.741    16.889    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0_n_1
    SLICE_X13Y114        LUT6 (Prop_lut6_I3_O)        0.124    17.013 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          0.912    17.925    CPU/pcmux/second/second/q_reg_1
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    18.049 r  CPU/pcmux/second/second/q_i_1__8/O
                         net (fo=1, routed)           0.000    18.049    CPU/PC_addr/loop1[22].a_dffe/next_pc[0]
    SLICE_X13Y111        FDCE                                         r  CPU/PC_addr/loop1[22].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.508    10.837    CPU/PC_addr/loop1[22].a_dffe/clock
    SLICE_X13Y111        FDCE                                         r  CPU/PC_addr/loop1[22].a_dffe/q_reg/C
                         clock pessimism              0.071    10.907    
                         clock uncertainty           -0.035    10.872    
    SLICE_X13Y111        FDCE (Setup_fdce_C_D)        0.031    10.903    CPU/PC_addr/loop1[22].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                         -18.049    
  -------------------------------------------------------------------
                         slack                                 -7.146    

Slack (VIOLATED) :        -7.110ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[28].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.248ns  (logic 2.192ns (19.487%)  route 9.056ns (80.513%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 10.835 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 f  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 r  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 r  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 f  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 f  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 f  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.219    15.166    CPU/rs_minus_rd_alu/q_i_83_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I2_O)        0.124    15.290 r  CPU/rs_minus_rd_alu/q_i_68/O
                         net (fo=2, routed)           0.734    16.024    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_1
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.148 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0/O
                         net (fo=1, routed)           0.741    16.889    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0_n_1
    SLICE_X13Y114        LUT6 (Prop_lut6_I3_O)        0.124    17.013 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          0.921    17.935    CPU/pcmux/second/second/q_reg_1
    SLICE_X14Y113        LUT6 (Prop_lut6_I3_O)        0.124    18.059 r  CPU/pcmux/second/second/q_i_1__2/O
                         net (fo=1, routed)           0.000    18.059    CPU/PC_addr/loop1[28].a_dffe/next_pc[0]
    SLICE_X14Y113        FDCE                                         r  CPU/PC_addr/loop1[28].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.506    10.835    CPU/PC_addr/loop1[28].a_dffe/clock
    SLICE_X14Y113        FDCE                                         r  CPU/PC_addr/loop1[28].a_dffe/q_reg/C
                         clock pessimism              0.071    10.905    
                         clock uncertainty           -0.035    10.870    
    SLICE_X14Y113        FDCE (Setup_fdce_C_D)        0.079    10.949    CPU/PC_addr/loop1[28].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.949    
                         arrival time                         -18.059    
  -------------------------------------------------------------------
                         slack                                 -7.110    

Slack (VIOLATED) :        -7.101ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[19].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.192ns  (logic 2.192ns (19.585%)  route 9.000ns (80.415%))
  Logic Levels:           14  (LUT2=2 LUT6=12)
  Clock Path Skew:        -0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 10.835 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 r  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 f  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 f  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 r  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 r  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 r  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.330    15.277    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_33__0_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    15.401 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_90/O
                         net (fo=1, routed)           0.542    15.943    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_90_n_1
    SLICE_X13Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.067 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_32__0/O
                         net (fo=1, routed)           0.796    16.863    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_32__0_n_1
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    16.987 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_comp/O
                         net (fo=58, routed)          0.891    17.878    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_34__0_0
    SLICE_X15Y113        LUT6 (Prop_lut6_I4_O)        0.124    18.002 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_1__14/O
                         net (fo=1, routed)           0.000    18.002    CPU/INSN_reg_fd_latch/loop1[19].a_dffe/q_reg_38
    SLICE_X15Y113        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[19].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.506    10.835    CPU/INSN_reg_fd_latch/loop1[19].a_dffe/clock
    SLICE_X15Y113        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[19].a_dffe/q_reg/C
                         clock pessimism              0.071    10.905    
                         clock uncertainty           -0.035    10.870    
    SLICE_X15Y113        FDCE (Setup_fdce_C_D)        0.031    10.901    CPU/INSN_reg_fd_latch/loop1[19].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                         -18.002    
  -------------------------------------------------------------------
                         slack                                 -7.101    

Slack (VIOLATED) :        -7.101ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[1].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 2.068ns (18.474%)  route 9.126ns (81.526%))
  Logic Levels:           13  (LUT2=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 10.836 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 f  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 r  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 r  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 f  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 f  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.830    14.787    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_34__0_2
    SLICE_X14Y119        LUT5 (Prop_lut5_I2_O)        0.124    14.911 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_39__0/O
                         net (fo=2, routed)           0.962    15.873    CPU/rs_minus_rd_alu/q_i_3__20
    SLICE_X14Y115        LUT6 (Prop_lut6_I4_O)        0.124    15.997 r  CPU/rs_minus_rd_alu/q_i_17/O
                         net (fo=2, routed)           0.812    16.809    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_reg_20[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.933 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_3__20/O
                         net (fo=32, routed)          0.947    17.880    CPU/pcmux/second/second/q_reg_2
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.124    18.004 r  CPU/pcmux/second/second/q_i_1__29/O
                         net (fo=1, routed)           0.000    18.004    CPU/PC_addr/loop1[1].a_dffe/next_pc[0]
    SLICE_X13Y112        FDCE                                         r  CPU/PC_addr/loop1[1].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.507    10.836    CPU/PC_addr/loop1[1].a_dffe/clock
    SLICE_X13Y112        FDCE                                         r  CPU/PC_addr/loop1[1].a_dffe/q_reg/C
                         clock pessimism              0.071    10.906    
                         clock uncertainty           -0.035    10.871    
    SLICE_X13Y112        FDCE (Setup_fdce_C_D)        0.032    10.903    CPU/PC_addr/loop1[1].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                         -18.004    
  -------------------------------------------------------------------
                         slack                                 -7.101    

Slack (VIOLATED) :        -7.101ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[24].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.190ns  (logic 2.192ns (19.590%)  route 8.998ns (80.410%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 10.835 - 5.000 ) 
    Source Clock Delay      (SCD):    6.810ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.160    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.284 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     5.006    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.102 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        1.708     6.810    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/clock_BUFG
    SLICE_X3Y111         FDCE                                         r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     7.266 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.851     8.117    RegisterFile/loop1[20].a_register/loop1[1].a_dffe/out[20]_19[1]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.241 r  RegisterFile/loop1[20].a_register/loop1[1].a_dffe/q_i_19__33/O
                         net (fo=1, routed)           0.856     9.098    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_3
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     9.222 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51/O
                         net (fo=2, routed)           0.573     9.795    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_7__51_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124     9.919 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69/O
                         net (fo=1, routed)           0.162    10.081    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__69_n_1
    SLICE_X8Y117         LUT2 (Prop_lut2_I0_O)        0.124    10.205 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_4__107/O
                         net (fo=4, routed)           0.827    11.032    CPU/rs_minus_rd_alu/regB[0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I4_O)        0.124    11.156 f  CPU/rs_minus_rd_alu/q_i_265_comp/O
                         net (fo=1, routed)           0.663    11.818    CPU/rs_minus_rd_alu/q_i_265_n_1
    SLICE_X8Y118         LUT6 (Prop_lut6_I3_O)        0.124    11.942 r  CPU/rs_minus_rd_alu/q_i_249/O
                         net (fo=1, routed)           0.493    12.436    CPU/rs_minus_rd_alu/q_i_249_n_1
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.560 r  CPU/rs_minus_rd_alu/q_i_162/O
                         net (fo=3, routed)           0.331    12.890    CPU/rs_minus_rd_alu/q_reg_13
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.014 f  CPU/rs_minus_rd_alu/q_i_81/O
                         net (fo=4, routed)           0.818    13.833    CPU/rs_minus_rd_alu/q_reg_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.124    13.957 f  CPU/rs_minus_rd_alu/q_i_85/O
                         net (fo=6, routed)           0.867    14.823    CPU/rs_minus_rd_alu/q_i_173
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    14.947 f  CPU/rs_minus_rd_alu/q_i_54/O
                         net (fo=7, routed)           0.219    15.166    CPU/rs_minus_rd_alu/q_i_83_0
    SLICE_X12Y118        LUT5 (Prop_lut5_I2_O)        0.124    15.290 r  CPU/rs_minus_rd_alu/q_i_68/O
                         net (fo=2, routed)           0.734    16.024    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_7__5_1
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.148 f  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0/O
                         net (fo=1, routed)           0.741    16.889    CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_24__0_n_1
    SLICE_X13Y114        LUT6 (Prop_lut6_I3_O)        0.124    17.013 r  CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          0.863    17.876    CPU/pcmux/second/second/q_reg_1
    SLICE_X15Y113        LUT6 (Prop_lut6_I3_O)        0.124    18.000 r  CPU/pcmux/second/second/q_i_1__6/O
                         net (fo=1, routed)           0.000    18.000    CPU/PC_addr/loop1[24].a_dffe/next_pc[0]
    SLICE_X15Y113        FDCE                                         r  CPU/PC_addr/loop1[24].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216     8.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100     8.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     9.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.506    10.835    CPU/PC_addr/loop1[24].a_dffe/clock
    SLICE_X15Y113        FDCE                                         r  CPU/PC_addr/loop1[24].a_dffe/q_reg/C
                         clock pessimism              0.071    10.905    
                         clock uncertainty           -0.035    10.870    
    SLICE_X15Y113        FDCE (Setup_fdce_C_D)        0.029    10.899    CPU/PC_addr/loop1[24].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                         -18.000    
  -------------------------------------------------------------------
                         slack                                 -7.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 memAddrIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.135%)  route 0.219ns (60.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.138     1.387    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.432 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.700    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.726 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.570     2.296    clock_BUFG
    SLICE_X11Y109        FDRE                                         r  memAddrIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141     2.437 r  memAddrIn_reg[5]/Q
                         net (fo=4, routed)           0.219     2.656    ProcMem/Q[5]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.321     1.758    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.056     1.814 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     2.116    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.879     3.024    ProcMem/clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism             -0.653     2.371    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.554    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 memAddrIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.474%)  route 0.235ns (62.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.138     1.387    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.432 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.700    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.726 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.570     2.296    clock_BUFG
    SLICE_X11Y109        FDRE                                         r  memAddrIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141     2.437 r  memAddrIn_reg[1]/Q
                         net (fo=4, routed)           0.235     2.672    ProcMem/Q[1]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.321     1.758    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.056     1.814 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     2.116    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.879     3.024    ProcMem/clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism             -0.653     2.371    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.554    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 memAddrIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.783%)  route 0.478ns (77.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.138     1.387    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.432 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.700    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.726 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.571     2.297    clock_BUFG
    SLICE_X9Y105         FDRE                                         r  memAddrIn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     2.438 r  memAddrIn_reg[3]/Q
                         net (fo=4, routed)           0.478     2.916    ProcMem/Q[3]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.321     1.758    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.056     1.814 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     2.116    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.887     3.032    ProcMem/clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.419     2.613    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.796    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 memAddrIn_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.783%)  route 0.478ns (77.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.138     1.387    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.432 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.700    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.726 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.571     2.297    clock_BUFG
    SLICE_X9Y105         FDSE                                         r  memAddrIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDSE (Prop_fdse_C_Q)         0.141     2.438 r  memAddrIn_reg[4]/Q
                         net (fo=4, routed)           0.478     2.916    ProcMem/Q[4]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.321     1.758    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.056     1.814 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     2.116    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.887     3.032    ProcMem/clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.419     2.613    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.796    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 memAddrIn_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.987%)  route 0.230ns (62.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.138     1.387    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.432 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.700    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.726 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.571     2.297    clock_BUFG
    SLICE_X9Y105         FDRE                                         r  memAddrIn_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     2.438 r  memAddrIn_reg[9]/Q
                         net (fo=4, routed)           0.230     2.668    ProcMem/Q[9]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.321     1.758    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.056     1.814 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     2.116    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.883     3.028    ProcMem/clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism             -0.674     2.354    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.537    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.599%)  route 0.293ns (58.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/clock
    SLICE_X30Y98         FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_fdce_C_Q)         0.164     7.380 r  CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/q_reg/Q
                         net (fo=3, routed)           0.293     7.674    CPU/multdiv_unit/out_regQ[0]
    SLICE_X29Y104        LUT3 (Prop_lut3_I2_O)        0.045     7.719 r  CPU/multdiv_unit/i_/q_i_1__51/O
                         net (fo=1, routed)           0.000     7.719    CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/divout[0]
    SLICE_X29Y104        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.837     7.888    CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/clock
    SLICE_X29Y104        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg/C
                         clock pessimism             -0.404     7.484    
    SLICE_X29Y104        FDCE (Hold_fdce_C_D)         0.091     7.575    CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.575    
                         arrival time                           7.719    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 memAddrIn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.242%)  route 0.486ns (74.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.138     1.387    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.432 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.700    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.726 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.571     2.297    clock_BUFG
    SLICE_X8Y105         FDSE                                         r  memAddrIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDSE (Prop_fdse_C_Q)         0.164     2.461 r  memAddrIn_reg[0]/Q
                         net (fo=4, routed)           0.486     2.947    ProcMem/Q[0]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.321     1.758    CLK100MHZ_IBUF
    SLICE_X53Y94         LUT3 (Prop_lut3_I2_O)        0.056     1.814 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     2.116    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.145 r  clock_BUFG_inst/O
                         net (fo=1066, routed)        0.887     3.032    ProcMem/clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.419     2.613    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.796    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multtest/reg0/loop1[16].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[14].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    2.210ns = ( 7.210 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.564     7.210    CPU/multdiv_unit/multtest/reg0/loop1[16].a_dffe/clock
    SLICE_X35Y110        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[16].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.141     7.351 r  CPU/multdiv_unit/multtest/reg0/loop1[16].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.098     7.449    CPU/multdiv_unit/multtest/muxed/data_result[4]
    SLICE_X34Y110        LUT6 (Prop_lut6_I1_O)        0.045     7.494 r  CPU/multdiv_unit/multtest/muxed/q_i_1__14/O
                         net (fo=1, routed)           0.000     7.494    CPU/multdiv_unit/multtest/reg0/loop1[14].a_dffe/I2[0]
    SLICE_X34Y110        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[14].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.835     7.885    CPU/multdiv_unit/multtest/reg0/loop1[14].a_dffe/clock
    SLICE_X34Y110        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[14].a_dffe/q_reg/C
                         clock pessimism             -0.662     7.223    
    SLICE_X34Y110        FDCE (Hold_fdce_C_D)         0.120     7.343    CPU/multdiv_unit/multtest/reg0/loop1[14].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.343    
                         arrival time                           7.494    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 psiface/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.591     1.510    psiface/CLK
    SLICE_X89Y122        FDRE                                         r  psiface/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  psiface/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.109     1.761    psiface/FSM_onehot_state_reg_n_1_[2]
    SLICE_X88Y122        LUT4 (Prop_lut4_I3_O)        0.048     1.809 r  psiface/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    psiface/FSM_onehot_state[3]_i_1_n_1
    SLICE_X88Y122        FDRE                                         r  psiface/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     2.025    psiface/CLK
    SLICE_X88Y122        FDRE                                         r  psiface/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X88Y122        FDRE (Hold_fdre_C_D)         0.131     1.654    psiface/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 psiface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.591     1.510    psiface/CLK
    SLICE_X89Y122        FDRE                                         r  psiface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  psiface/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.100     1.751    psiface/ps2_data_s
    SLICE_X87Y122        FDRE                                         r  psiface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     2.025    psiface/CLK
    SLICE_X87Y122        FDRE                                         r  psiface/frame_reg[10]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.070     1.593    psiface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7    ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6    ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4    ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4    ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8    ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18   ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y18   ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16   ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8    ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7    ImageData/MemoryArray_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106  CPU/INSN_reg_dx_latch/loop1[0].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y106  CPU/INSN_reg_dx_latch/loop1[0].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y109  CPU/INSN_reg_dx_latch/loop1[10].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y109  CPU/INSN_reg_dx_latch/loop1[10].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y109  CPU/INSN_reg_dx_latch/loop1[12].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y109  CPU/INSN_reg_dx_latch/loop1[12].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108   CPU/INSN_reg_dx_latch/loop1[14].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108   CPU/INSN_reg_dx_latch/loop1[14].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y107  CPU/INSN_reg_dx_latch/loop1[15].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y107  CPU/INSN_reg_dx_latch/loop1[15].a_dffe/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y104   dataToWrite_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y104   dataToWrite_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y104   dataToWrite_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y104   dataToWrite_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y110  dataToWrite_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y110  dataToWrite_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y111  dataToWrite_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y111  dataToWrite_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y108  dataToWrite_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y108  dataToWrite_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.843ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[18].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.461ns  (logic 0.606ns (9.379%)  route 5.855ns (90.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 50.831 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         5.269    17.969    CPU/multdiv_unit/multtest/reg0/loop1[18].a_dffe/reset
    SLICE_X39Y111        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[18].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.502    50.831    CPU/multdiv_unit/multtest/reg0/loop1[18].a_dffe/clock
    SLICE_X39Y111        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[18].a_dffe/q_reg/C
                         clock pessimism              0.626    51.457    
                         clock uncertainty           -0.035    51.421    
    SLICE_X39Y111        FDCE (Recov_fdce_C_CLR)     -0.609    50.812    CPU/multdiv_unit/multtest/reg0/loop1[18].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.812    
                         arrival time                         -17.969    
  -------------------------------------------------------------------
                         slack                                 32.843    

Slack (MET) :             32.843ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[20].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.461ns  (logic 0.606ns (9.379%)  route 5.855ns (90.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 50.831 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         5.269    17.969    CPU/multdiv_unit/multtest/reg0/loop1[20].a_dffe/reset
    SLICE_X39Y111        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[20].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.502    50.831    CPU/multdiv_unit/multtest/reg0/loop1[20].a_dffe/clock
    SLICE_X39Y111        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[20].a_dffe/q_reg/C
                         clock pessimism              0.626    51.457    
                         clock uncertainty           -0.035    51.421    
    SLICE_X39Y111        FDCE (Recov_fdce_C_CLR)     -0.609    50.812    CPU/multdiv_unit/multtest/reg0/loop1[20].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.812    
                         arrival time                         -17.969    
  -------------------------------------------------------------------
                         slack                                 32.843    

Slack (MET) :             33.133ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[15].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.170ns  (logic 0.606ns (9.822%)  route 5.564ns (90.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 50.829 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         4.978    17.677    CPU/multdiv_unit/divtest/regQ/loop1[15].a_dffe/reset
    SLICE_X44Y110        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[15].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.500    50.829    CPU/multdiv_unit/divtest/regQ/loop1[15].a_dffe/clock
    SLICE_X44Y110        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[15].a_dffe/q_reg/C
                         clock pessimism              0.626    51.455    
                         clock uncertainty           -0.035    51.419    
    SLICE_X44Y110        FDCE (Recov_fdce_C_CLR)     -0.609    50.810    CPU/multdiv_unit/divtest/regQ/loop1[15].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                         -17.677    
  -------------------------------------------------------------------
                         slack                                 33.133    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[16].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.165ns  (logic 0.606ns (9.829%)  route 5.559ns (90.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 50.829 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         4.973    17.673    CPU/multdiv_unit/divtest/regQ/loop1[16].a_dffe/reset
    SLICE_X45Y110        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[16].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.500    50.829    CPU/multdiv_unit/divtest/regQ/loop1[16].a_dffe/clock
    SLICE_X45Y110        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[16].a_dffe/q_reg/C
                         clock pessimism              0.626    51.455    
                         clock uncertainty           -0.035    51.419    
    SLICE_X45Y110        FDCE (Recov_fdce_C_CLR)     -0.609    50.810    CPU/multdiv_unit/divtest/regQ/loop1[16].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[17].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.165ns  (logic 0.606ns (9.829%)  route 5.559ns (90.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 50.829 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         4.973    17.673    CPU/multdiv_unit/divtest/regQ/loop1[17].a_dffe/reset
    SLICE_X45Y110        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[17].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.500    50.829    CPU/multdiv_unit/divtest/regQ/loop1[17].a_dffe/clock
    SLICE_X45Y110        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[17].a_dffe/q_reg/C
                         clock pessimism              0.626    51.455    
                         clock uncertainty           -0.035    51.419    
    SLICE_X45Y110        FDCE (Recov_fdce_C_CLR)     -0.609    50.810    CPU/multdiv_unit/divtest/regQ/loop1[17].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[18].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.165ns  (logic 0.606ns (9.829%)  route 5.559ns (90.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 50.829 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         4.973    17.673    CPU/multdiv_unit/divtest/regQ/loop1[18].a_dffe/reset
    SLICE_X45Y110        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[18].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.500    50.829    CPU/multdiv_unit/divtest/regQ/loop1[18].a_dffe/clock
    SLICE_X45Y110        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[18].a_dffe/q_reg/C
                         clock pessimism              0.626    51.455    
                         clock uncertainty           -0.035    51.419    
    SLICE_X45Y110        FDCE (Recov_fdce_C_CLR)     -0.609    50.810    CPU/multdiv_unit/divtest/regQ/loop1[18].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[19].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.165ns  (logic 0.606ns (9.829%)  route 5.559ns (90.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 50.829 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         4.973    17.673    CPU/multdiv_unit/divtest/regQ/loop1[19].a_dffe/reset
    SLICE_X45Y110        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[19].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.500    50.829    CPU/multdiv_unit/divtest/regQ/loop1[19].a_dffe/clock
    SLICE_X45Y110        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[19].a_dffe/q_reg/C
                         clock pessimism              0.626    51.455    
                         clock uncertainty           -0.035    51.419    
    SLICE_X45Y110        FDCE (Recov_fdce_C_CLR)     -0.609    50.810    CPU/multdiv_unit/divtest/regQ/loop1[19].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.178ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[12].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.123ns  (logic 0.606ns (9.897%)  route 5.517ns (90.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 50.828 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         4.931    17.631    CPU/multdiv_unit/divtest/regQ/loop1[12].a_dffe/reset
    SLICE_X44Y111        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[12].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.499    50.828    CPU/multdiv_unit/divtest/regQ/loop1[12].a_dffe/clock
    SLICE_X44Y111        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[12].a_dffe/q_reg/C
                         clock pessimism              0.626    51.454    
                         clock uncertainty           -0.035    51.418    
    SLICE_X44Y111        FDCE (Recov_fdce_C_CLR)     -0.609    50.809    CPU/multdiv_unit/divtest/regQ/loop1[12].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.809    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 33.178    

Slack (MET) :             33.178ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[13].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.123ns  (logic 0.606ns (9.897%)  route 5.517ns (90.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 50.828 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         4.931    17.631    CPU/multdiv_unit/divtest/regQ/loop1[13].a_dffe/reset
    SLICE_X44Y111        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[13].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.499    50.828    CPU/multdiv_unit/divtest/regQ/loop1[13].a_dffe/clock
    SLICE_X44Y111        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[13].a_dffe/q_reg/C
                         clock pessimism              0.626    51.454    
                         clock uncertainty           -0.035    51.418    
    SLICE_X44Y111        FDCE (Recov_fdce_C_CLR)     -0.609    50.809    CPU/multdiv_unit/divtest/regQ/loop1[13].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.809    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 33.178    

Slack (MET) :             33.178ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[14].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.123ns  (logic 0.606ns (9.897%)  route 5.517ns (90.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 50.828 - 45.000 ) 
    Source Clock Delay      (SCD):    6.508ns = ( 11.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.608     9.090    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124     9.214 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     9.781    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.877 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.631    11.508    CPU/ismultreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/ismultreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.456    11.964 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.586    12.550    CPU/ismultreg/isMult_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I0_O)        0.150    12.700 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         4.931    17.631    CPU/multdiv_unit/divtest/regQ/loop1[14].a_dffe/reset
    SLICE_X44Y111        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[14].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.216    48.627    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100    48.727 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    49.238    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    49.329 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         1.499    50.828    CPU/multdiv_unit/divtest/regQ/loop1[14].a_dffe/clock
    SLICE_X44Y111        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[14].a_dffe/q_reg/C
                         clock pessimism              0.626    51.454    
                         clock uncertainty           -0.035    51.418    
    SLICE_X44Y111        FDCE (Recov_fdce_C_CLR)     -0.609    50.809    CPU/multdiv_unit/divtest/regQ/loop1[14].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         50.809    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 33.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.530ns  (logic 0.189ns (35.692%)  route 0.341ns (64.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.208     7.746    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/reset
    SLICE_X29Y109        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/clock
    SLICE_X29Y109        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X29Y109        FDCE (Remov_fdce_C_CLR)     -0.158     7.091    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.091    
                         arrival time                           7.746    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.652ns  (logic 0.189ns (28.992%)  route 0.463ns (71.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 7.886 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.331     7.868    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/reset
    SLICE_X30Y111        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.886    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/clock
    SLICE_X30Y111        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.248    
    SLICE_X30Y111        FDCE (Remov_fdce_C_CLR)     -0.133     7.115    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.115    
                         arrival time                           7.868    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.685ns  (logic 0.189ns (27.611%)  route 0.496ns (72.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.363     7.901    CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/reset
    SLICE_X30Y109        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/clock
    SLICE_X30Y109        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.133     7.116    CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.116    
                         arrival time                           7.901    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.685ns  (logic 0.189ns (27.611%)  route 0.496ns (72.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.363     7.901    CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/reset
    SLICE_X30Y109        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/clock
    SLICE_X30Y109        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X30Y109        FDCE (Remov_fdce_C_CLR)     -0.133     7.116    CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.116    
                         arrival time                           7.901    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[10].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.685ns  (logic 0.189ns (27.611%)  route 0.496ns (72.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.363     7.901    CPU/multdiv_unit/multtest/reg0/loop1[10].a_dffe/reset
    SLICE_X31Y109        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[10].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/multtest/reg0/loop1[10].a_dffe/clock
    SLICE_X31Y109        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[10].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.158     7.091    CPU/multdiv_unit/multtest/reg0/loop1[10].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.091    
                         arrival time                           7.901    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[13].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.685ns  (logic 0.189ns (27.611%)  route 0.496ns (72.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.363     7.901    CPU/multdiv_unit/multtest/reg0/loop1[13].a_dffe/reset
    SLICE_X31Y109        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[13].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/multtest/reg0/loop1[13].a_dffe/clock
    SLICE_X31Y109        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[13].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.158     7.091    CPU/multdiv_unit/multtest/reg0/loop1[13].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.091    
                         arrival time                           7.901    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.685ns  (logic 0.189ns (27.611%)  route 0.496ns (72.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.363     7.901    CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/reset
    SLICE_X31Y109        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/clock
    SLICE_X31Y109        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.158     7.091    CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.091    
                         arrival time                           7.901    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[10].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.377%)  route 0.556ns (74.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.424     7.961    CPU/multdiv_unit/divtest/regQ/loop1[10].a_dffe/reset
    SLICE_X30Y107        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[10].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/divtest/regQ/loop1[10].a_dffe/clock
    SLICE_X30Y107        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[10].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.133     7.116    CPU/multdiv_unit/divtest/regQ/loop1[10].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.116    
                         arrival time                           7.961    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[11].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.377%)  route 0.556ns (74.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.424     7.961    CPU/multdiv_unit/divtest/regQ/loop1[11].a_dffe/reset
    SLICE_X30Y107        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[11].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/divtest/regQ/loop1[11].a_dffe/clock
    SLICE_X30Y107        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[11].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.133     7.116    CPU/multdiv_unit/divtest/regQ/loop1[11].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.116    
                         arrival time                           7.961    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[8].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.377%)  route 0.556ns (74.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.112     6.362    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     6.407 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.620    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.646 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.570     7.216    CPU/isdivreg/clock
    SLICE_X13Y108        FDCE                                         r  CPU/isdivreg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     7.357 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.132     7.489    CPU/ismultreg/isDiv_x
    SLICE_X14Y108        LUT2 (Prop_lut2_I1_O)        0.048     7.537 f  CPU/ismultreg/q_i_2__21/O
                         net (fo=135, routed)         0.424     7.961    CPU/multdiv_unit/divtest/regQ/loop1[8].a_dffe/reset
    SLICE_X30Y107        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[8].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.290     6.728    CLK100MHZ_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     6.784 r  n_0_2029_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.021    n_0_2029_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.050 r  n_0_2029_BUFG_inst/O
                         net (fo=378, routed)         0.836     7.887    CPU/multdiv_unit/divtest/regQ/loop1[8].a_dffe/clock
    SLICE_X30Y107        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[8].a_dffe/q_reg/C
                         clock pessimism             -0.638     7.249    
    SLICE_X30Y107        FDCE (Remov_fdce_C_CLR)     -0.133     7.116    CPU/multdiv_unit/divtest/regQ/loop1[8].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -7.116    
                         arrival time                           7.961    
  -------------------------------------------------------------------
                         slack                                  0.845    





