Classic Timing Analyzer report for skeleton
Sat Nov 30 18:05:16 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.094 ns                         ; keyboard_in[3]                                                                                                   ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 21.178 ns                        ; led_ctrl:output_control|assert_signal:assert12|output                                                            ; led_14[12]                                           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.501 ns                        ; keyboard_in[2]                                                                                                   ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 19.58 MHz ( period = 51.076 ns ) ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                      ; led_ctrl:output_control|assert_signal:assert1|output ; clock      ; clock    ; 6964         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                  ;                                                      ;            ;          ; 6964         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.072 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 29.442 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.59 MHz ( period = 51.034 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.831 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.860 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.486 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.482 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.444 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.536 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.122 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.118 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.664 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.080 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.053 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 19.97 MHz ( period = 50.074 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.946 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.576 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.942 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.956 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.906 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.345 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.345 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.345 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.345 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 31.345 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                               ; To                                                                                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 3.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:2:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:2:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:0:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 3.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; clock      ; clock    ; None                       ; None                       ; 3.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert12|output                                                             ; clock      ; clock    ; None                       ; None                       ; 4.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:0:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:1:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:2:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; clock      ; clock    ; None                       ; None                       ; 4.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:10:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 4.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:7:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:8:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:11:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 4.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:9:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:3:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert9|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert12|output                                                             ; clock      ; clock    ; None                       ; None                       ; 4.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert7|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:2:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 3.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert8|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert9|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:1:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:0:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert13|output                                                             ; clock      ; clock    ; None                       ; None                       ; 4.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert8|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:0:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert11|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:1:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:2:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 4.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:10:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 5.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:7:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:8:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:11:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:9:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:3:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert7|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:1:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:0:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:0:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:1:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:2:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:10:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 5.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:7:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:8:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:11:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 5.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:9:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:3:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert14|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert12|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert13|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:3:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:3:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:17:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:5:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert12|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:5:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 4.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:17:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:1:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:2:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:10:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 5.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:7:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:8:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:11:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 5.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:9:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:3:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:1:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:2:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:10:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 5.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:5:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:7:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:8:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:11:d|output                                                                       ; clock      ; clock    ; None                       ; None                       ; 5.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:9:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; reg_32:PC_set_val|dflipflop:\G1:3:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:17:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert9|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:17:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert12|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert14|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert9|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:3:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert8|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:4:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:7:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:7:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg0  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg1  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg2  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg3  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg4  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg5  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg6  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg7  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg8  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg9  ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg10 ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg11 ; dflipflop:set_at_fall|output                                                                                      ; clock      ; clock    ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:17:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert9|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg0 ; clock      ; clock    ; None                       ; None                       ; 3.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg1 ; clock      ; clock    ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert11|output                                                             ; clock      ; clock    ; None                       ; None                       ; 6.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:7:d|output                                                           ; reg_32:branch_latch|dflipflop:\G1:7:d|output                                                                      ; clock      ; clock    ; None                       ; None                       ; 0.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg1 ; clock      ; clock    ; None                       ; None                       ; 3.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:6:d|output                                                           ; reg_32:branch_latch|dflipflop:\G1:6:d|output                                                                      ; clock      ; clock    ; None                       ; None                       ; 0.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; clock      ; clock    ; None                       ; None                       ; 6.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg3 ; clock      ; clock    ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert8|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                        ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; clock      ; clock    ; None                       ; None                       ; 5.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:9:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg9 ; clock      ; clock    ; None                       ; None                       ; 3.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:6:d|output                                                           ; reg_32:PC_set_val|dflipflop:\G1:6:d|output                                                                        ; clock      ; clock    ; None                       ; None                       ; 5.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:21:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; reg_32:branch_latch|dflipflop:\G1:5:d|output                                                                      ; clock      ; clock    ; None                       ; None                       ; 1.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                        ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; reg_32:branch_latch|dflipflop:\G1:4:d|output                                                                      ; clock      ; clock    ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert7|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg3 ; clock      ; clock    ; None                       ; None                       ; 3.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                                                           ; reg_32:branch_latch|dflipflop:\G1:0:d|output                                                                      ; clock      ; clock    ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; reg_32:branch_latch|dflipflop:\G1:1:d|output                                                                      ; clock      ; clock    ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; clock      ; clock    ; None                       ; None                       ; 6.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert7|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 5.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg3 ; clock      ; clock    ; None                       ; None                       ; 3.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:9:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg9 ; clock      ; clock    ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:9:d|output                                                           ; reg_32:branch_latch|dflipflop:\G1:9:d|output                                                                      ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg1 ; clock      ; clock    ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:9:d|output                                                           ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg9 ; clock      ; clock    ; None                       ; None                       ; 3.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:17:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert8|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:5:d|output                                                           ; reg_32:branch_latch|dflipflop:\G1:5:d|output                                                                      ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; clock      ; clock    ; None                       ; None                       ; 6.361 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                ;                                                                                                                   ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                ; To Clock ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; N/A   ; None         ; 5.094 ns   ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 4.486 ns   ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.812 ns   ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.749 ns   ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
+-------+--------------+------------+----------------+-----------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                              ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 21.178 ns  ; led_ctrl:output_control|assert_signal:assert12|output                                                             ; led_14[12]     ; clock      ;
; N/A                                     ; None                                                ; 20.471 ns  ; led_ctrl:output_control|assert_signal:assert14|output                                                             ; led_14[14]     ; clock      ;
; N/A                                     ; None                                                ; 20.380 ns  ; led_ctrl:output_control|assert_signal:assert7|output                                                              ; led_14[7]      ; clock      ;
; N/A                                     ; None                                                ; 20.245 ns  ; led_ctrl:output_control|assert_signal:assert9|output                                                              ; led_14[9]      ; clock      ;
; N/A                                     ; None                                                ; 20.183 ns  ; led_ctrl:output_control|assert_signal:assert8|output                                                              ; led_14[8]      ; clock      ;
; N/A                                     ; None                                                ; 20.134 ns  ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; led_14[1]      ; clock      ;
; N/A                                     ; None                                                ; 20.049 ns  ; led_ctrl:output_control|assert_signal:assert4|output                                                              ; led_14[4]      ; clock      ;
; N/A                                     ; None                                                ; 19.997 ns  ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; led_14[2]      ; clock      ;
; N/A                                     ; None                                                ; 19.808 ns  ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; led_14[3]      ; clock      ;
; N/A                                     ; None                                                ; 19.623 ns  ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; led_14[5]      ; clock      ;
; N/A                                     ; None                                                ; 19.542 ns  ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; led_14[10]     ; clock      ;
; N/A                                     ; None                                                ; 19.282 ns  ; led_ctrl:output_control|assert_signal:assert11|output                                                             ; led_14[11]     ; clock      ;
; N/A                                     ; None                                                ; 19.277 ns  ; led_ctrl:output_control|assert_signal:assert13|output                                                             ; led_14[13]     ; clock      ;
; N/A                                     ; None                                                ; 18.373 ns  ; led_ctrl:output_control|assert_signal:assert6|output                                                              ; led_14[6]      ; clock      ;
; N/A                                     ; None                                                ; 15.613 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 15.610 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 15.492 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 15.489 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 15.454 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[27]      ; clock      ;
; N/A                                     ; None                                                ; 15.451 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[27]      ; clock      ;
; N/A                                     ; None                                                ; 14.986 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[26]      ; clock      ;
; N/A                                     ; None                                                ; 14.983 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[26]      ; clock      ;
; N/A                                     ; None                                                ; 14.925 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[20]      ; clock      ;
; N/A                                     ; None                                                ; 14.922 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[20]      ; clock      ;
; N/A                                     ; None                                                ; 14.918 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 14.797 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 14.759 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[27]      ; clock      ;
; N/A                                     ; None                                                ; 14.744 ns  ; reg_32:DLatch_MW|dflipflop:\G1:25:d|output                                                                        ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg        ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9  ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10 ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11 ; dmem_out_d[18] ; clock      ;
; N/A                                     ; None                                                ; 14.572 ns  ; reg_32:Olatch_MW|dflipflop:\G1:25:d|output                                                                        ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_we_reg        ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg0  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg1  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg2  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg3  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg4  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg5  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg6  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg7  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg8  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg9  ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg10 ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.360 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg11 ; dmem_out_d[20] ; clock      ;
; N/A                                     ; None                                                ; 14.319 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[17]      ; clock      ;
; N/A                                     ; None                                                ; 14.316 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[17]      ; clock      ;
; N/A                                     ; None                                                ; 14.291 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[26]      ; clock      ;
; N/A                                     ; None                                                ; 14.230 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[20]      ; clock      ;
; N/A                                     ; None                                                ; 14.194 ns  ; reg_32:DLatch_MW|dflipflop:\G1:21:d|output                                                                        ; rf_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_we_reg        ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg0  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg1  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg2  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg3  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg4  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg5  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg6  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg7  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg8  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg9  ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg10 ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg11 ; dmem_out_d[21] ; clock      ;
; N/A                                     ; None                                                ; 14.131 ns  ; reg_32:DLatch_MW|dflipflop:\G1:20:d|output                                                                        ; rf_in[20]      ; clock      ;
; N/A                                     ; None                                                ; 14.115 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 14.100 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 14.097 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 14.024 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[29]      ; clock      ;
; N/A                                     ; None                                                ; 14.021 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[29]      ; clock      ;
; N/A                                     ; None                                                ; 14.013 ns  ; reg_32:Olatch_MW|dflipflop:\G1:21:d|output                                                                        ; rf_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 13.994 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 13.964 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[28]      ; clock      ;
; N/A                                     ; None                                                ; 13.961 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[28]      ; clock      ;
; N/A                                     ; None                                                ; 13.956 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[27]      ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_we_reg        ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg0  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg1  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg2  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg3  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg4  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg5  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg6  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg7  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg8  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg9  ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg10 ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.931 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg11 ; dmem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 13.864 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 13.861 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_we_reg        ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg0  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg1  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg2  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg3  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg4  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg5  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg6  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg7  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg8  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg9  ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg10 ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg11 ; dmem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_we_reg        ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg0  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg1  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg2  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg3  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg4  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg5  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg6  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg7  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg8  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg9  ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg10 ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.846 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg11 ; dmem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 13.843 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 13.840 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 13.797 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_we_reg        ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg0  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg1  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg2  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg3  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg4  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg5  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg6  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg7  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg8  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg9  ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg10 ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg11 ; dmem_out_d[31] ; clock      ;
; N/A                                     ; None                                                ; 13.714 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 13.711 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 13.702 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[2]       ; clock      ;
; N/A                                     ; None                                                ; 13.699 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[2]       ; clock      ;
; N/A                                     ; None                                                ; 13.633 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; rf_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 13.624 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[17]      ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.577 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; dmem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_we_reg        ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg0  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg1  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg2  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg3  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg4  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg5  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg6  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg7  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg8  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg9  ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg10 ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg11 ; dmem_out_d[29] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_we_reg        ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg0  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg1  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg2  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg3  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg4  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg5  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg6  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg7  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg8  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg9  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg10 ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg11 ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 13.512 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; rf_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 13.502 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[15]      ; clock      ;
; N/A                                     ; None                                                ; 13.499 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[15]      ; clock      ;
; N/A                                     ; None                                                ; 13.488 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[26]      ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_we_reg         ; dmem_out_d[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0   ; dmem_out_d[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg1   ; dmem_out_d[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg2   ; dmem_out_d[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg3   ; dmem_out_d[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg4   ; dmem_out_d[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg5   ; dmem_out_d[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg6   ; dmem_out_d[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg7   ; dmem_out_d[0]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                   ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+----------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                ; To Clock ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; N/A           ; None        ; -3.501 ns ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.564 ns ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -4.238 ns ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -4.846 ns ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 30 18:05:14 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "reset" is an undefined clock
Warning: Found 467 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "led_ctrl:output_control|comb~56" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~1" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~55" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c1~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~8" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~53" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~11" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c4~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~52" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~12" as buffer
    Info: Detected gated clock "decoder_6:decode|output~0" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r1~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~63" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~0" as buffer
    Info: Detected gated clock "decoder_6:decode|output~22" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r3~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~2" as buffer
    Info: Detected gated clock "decoder_6:decode|output~62" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~48" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r7~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~45" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~44" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~46" as buffer
    Info: Detected gated clock "decoder_6:decode|output~96" as buffer
    Info: Detected gated clock "decoder_6:decode|output~95" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~47" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c5~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~13" as buffer
    Info: Detected gated clock "decoder_6:decode|output~94" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~42" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r5~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~43" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~4" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~39" as buffer
    Info: Detected gated clock "decoder_6:decode|output~93" as buffer
    Info: Detected gated clock "decoder_6:decode|output~92" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~40" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c3~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~41" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~10" as buffer
    Info: Detected gated clock "decoder_6:decode|output~86" as buffer
    Info: Detected gated clock "decoder_6:decode|output~87" as buffer
    Info: Detected gated clock "decoder_6:decode|output~88" as buffer
    Info: Detected gated clock "decoder_6:decode|output~91" as buffer
    Info: Detected gated clock "decoder_6:decode|output~89" as buffer
    Info: Detected gated clock "decoder_6:decode|output~90" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~35" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c2~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~37" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~36" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~38" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~9" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~34" as buffer
    Info: Detected gated clock "decoder_6:decode|output~85" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~7" as buffer
    Info: Detected gated clock "decoder_6:decode|output~81" as buffer
    Info: Detected gated clock "decoder_6:decode|output~82" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~32" as buffer
    Info: Detected gated clock "ctrl_out_f" as buffer
    Info: Detected gated clock "ctrl_out_f~3" as buffer
    Info: Detected gated clock "comb~9" as buffer
    Info: Detected gated clock "comb~11" as buffer
    Info: Detected gated clock "comb~8" as buffer
    Info: Detected gated clock "comb~10" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~62" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~64" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~60" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~136" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~137" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~66" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~68" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~72" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~70" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~117" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~116" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~32" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~34" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~36" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~42" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~44" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~40" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~38" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~46" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~126" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~127" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~50" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~48" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~54" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~52" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~58" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~56" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~86" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~84" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~80" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~82" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~146" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~147" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~74" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~76" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~78" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~63" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~65" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~61" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~138" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~67" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~69" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~73" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~71" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~118" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~33" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~35" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~37" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~43" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~45" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~41" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~39" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~47" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~128" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~51" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~49" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~55" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~53" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~59" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~57" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~87" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~85" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~81" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~83" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~148" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~75" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~77" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~79" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~156" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~157" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~88" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~90" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~92" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~94" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~96" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~100" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~98" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~110" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~108" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~112" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~114" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~106" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~104" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~102" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~166" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~167" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "ctrl_jr_f~3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[29]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:21:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~140" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~139" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~142" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~143" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~119" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~120" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~123" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~122" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~129" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~130" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~132" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~133" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~153" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~152" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~149" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~150" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~158" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~89" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~91" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~93" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~95" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~97" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~101" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~99" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~111" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~109" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~113" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~115" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~107" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~105" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:18:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~103" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~168" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~141" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~144" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~121" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~124" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~131" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~134" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~154" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~151" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~159" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~160" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~162" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~163" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~172" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~173" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:19:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~170" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~169" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[28]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~145" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~125" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~135" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~155" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~161" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~164" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~174" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:20:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~171" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[30]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[31]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~165" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~175" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[27]" as buffer
Info: Clock "clock" has Internal fmax of 19.58 MHz between source memory "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg" and destination register "reg_32:Olatch_XM|dflipflop:\G1:27:d|output" (period= 51.076 ns)
    Info: + Longest memory to register delay is 29.062 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X52_Y18; Fanout = 6; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7]'
        Info: 3: + IC(1.199 ns) + CELL(0.322 ns) = 4.898 ns; Loc. = LCCOMB_X48_Y15_N0; Fanout = 1; COMB Node = 'alu_b_in[7]~134'
        Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 5.365 ns; Loc. = LCCOMB_X48_Y15_N10; Fanout = 1; COMB Node = 'alu_b_in[7]~135'
        Info: 5: + IC(0.289 ns) + CELL(0.178 ns) = 5.832 ns; Loc. = LCCOMB_X48_Y15_N6; Fanout = 4; COMB Node = 'alu_b_in[7]~136'
        Info: 6: + IC(0.934 ns) + CELL(0.178 ns) = 6.944 ns; Loc. = LCCOMB_X48_Y17_N2; Fanout = 3; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:7:firstrow|carryout'
        Info: 7: + IC(0.565 ns) + CELL(0.544 ns) = 8.053 ns; Loc. = LCCOMB_X48_Y17_N28; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|carryout'
        Info: 8: + IC(0.890 ns) + CELL(0.178 ns) = 9.121 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 3; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout'
        Info: 9: + IC(0.318 ns) + CELL(0.516 ns) = 9.955 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 3; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3|sum'
        Info: 10: + IC(0.924 ns) + CELL(0.505 ns) = 11.384 ns; Loc. = LCCOMB_X47_Y20_N6; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout'
        Info: 11: + IC(0.957 ns) + CELL(0.178 ns) = 12.519 ns; Loc. = LCCOMB_X46_Y16_N18; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|carryout'
        Info: 12: + IC(0.302 ns) + CELL(0.178 ns) = 12.999 ns; Loc. = LCCOMB_X46_Y16_N28; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|carryout'
        Info: 13: + IC(0.301 ns) + CELL(0.178 ns) = 13.478 ns; Loc. = LCCOMB_X46_Y16_N20; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3|carryout'
        Info: 14: + IC(0.896 ns) + CELL(0.178 ns) = 14.552 ns; Loc. = LCCOMB_X45_Y15_N2; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3|carryout'
        Info: 15: + IC(0.307 ns) + CELL(0.178 ns) = 15.037 ns; Loc. = LCCOMB_X45_Y15_N14; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3|carryout'
        Info: 16: + IC(0.313 ns) + CELL(0.322 ns) = 15.672 ns; Loc. = LCCOMB_X45_Y15_N6; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3|carryout'
        Info: 17: + IC(1.753 ns) + CELL(0.521 ns) = 17.946 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout'
        Info: 18: + IC(0.353 ns) + CELL(0.545 ns) = 18.844 ns; Loc. = LCCOMB_X32_Y17_N24; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|carryout'
        Info: 19: + IC(0.340 ns) + CELL(0.322 ns) = 19.506 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3|carryout'
        Info: 20: + IC(0.936 ns) + CELL(0.178 ns) = 20.620 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3|carryout'
        Info: 21: + IC(0.308 ns) + CELL(0.322 ns) = 21.250 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout'
        Info: 22: + IC(0.313 ns) + CELL(0.322 ns) = 21.885 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|carryout'
        Info: 23: + IC(0.570 ns) + CELL(0.545 ns) = 23.000 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3|carryout'
        Info: 24: + IC(0.334 ns) + CELL(0.544 ns) = 23.878 ns; Loc. = LCCOMB_X31_Y18_N22; Fanout = 4; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|sum'
        Info: 25: + IC(1.213 ns) + CELL(0.483 ns) = 25.574 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 4; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout'
        Info: 26: + IC(0.321 ns) + CELL(0.521 ns) = 26.416 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 3; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout'
        Info: 27: + IC(0.512 ns) + CELL(0.544 ns) = 27.472 ns; Loc. = LCCOMB_X34_Y22_N26; Fanout = 3; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3|sum'
        Info: 28: + IC(0.300 ns) + CELL(0.178 ns) = 27.950 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 1; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum'
        Info: 29: + IC(0.838 ns) + CELL(0.178 ns) = 28.966 ns; Loc. = LCCOMB_X38_Y22_N12; Fanout = 1; COMB Node = 'alu:alu_unit|data_result[27]~191'
        Info: 30: + IC(0.000 ns) + CELL(0.096 ns) = 29.062 ns; Loc. = LCFF_X38_Y22_N13; Fanout = 5; REG Node = 'reg_32:Olatch_XM|dflipflop:\G1:27:d|output'
        Info: Total cell delay = 12.487 ns ( 42.97 % )
        Info: Total interconnect delay = 16.575 ns ( 57.03 % )
    Info: - Smallest clock skew is 3.720 ns
        Info: + Shortest clock path from clock "clock" to destination register is 7.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
            Info: 2: + IC(6.140 ns) + CELL(0.602 ns) = 7.626 ns; Loc. = LCFF_X38_Y22_N13; Fanout = 5; REG Node = 'reg_32:Olatch_XM|dflipflop:\G1:27:d|output'
            Info: Total cell delay = 1.486 ns ( 19.49 % )
            Info: Total interconnect delay = 6.140 ns ( 80.51 % )
        Info: - Longest clock path from clock "clock" to source memory is 3.906 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
            Info: 2: + IC(2.275 ns) + CELL(0.747 ns) = 3.906 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg'
            Info: Total cell delay = 1.631 ns ( 41.76 % )
            Info: Total interconnect delay = 2.275 ns ( 58.24 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "reset"
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "reg_32:IRlatch_FD|dflipflop:\G1:20:d|output" and destination pin or register "led_ctrl:output_control|assert_signal:assert1|output" for clock "clock" (Hold time is 7.931 ns)
    Info: + Largest clock skew is 11.414 ns
        Info: + Longest clock path from clock "clock" to destination register is 14.579 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
            Info: 2: + IC(13.093 ns) + CELL(0.602 ns) = 14.579 ns; Loc. = LCFF_X53_Y12_N23; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert1|output'
            Info: Total cell delay = 1.486 ns ( 10.19 % )
            Info: Total interconnect delay = 13.093 ns ( 89.81 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.165 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
            Info: 2: + IC(1.679 ns) + CELL(0.602 ns) = 3.165 ns; Loc. = LCFF_X56_Y14_N25; Fanout = 200; REG Node = 'reg_32:IRlatch_FD|dflipflop:\G1:20:d|output'
            Info: Total cell delay = 1.486 ns ( 46.95 % )
            Info: Total interconnect delay = 1.679 ns ( 53.05 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 3.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y14_N25; Fanout = 200; REG Node = 'reg_32:IRlatch_FD|dflipflop:\G1:20:d|output'
        Info: 2: + IC(1.259 ns) + CELL(0.322 ns) = 1.581 ns; Loc. = LCCOMB_X53_Y16_N30; Fanout = 22; COMB Node = 'regfile:register_file|data_readRegA[0]~175'
        Info: 3: + IC(0.938 ns) + CELL(0.178 ns) = 2.697 ns; Loc. = LCCOMB_X53_Y12_N24; Fanout = 2; COMB Node = 'led_ctrl:output_control|comb~5'
        Info: 4: + IC(0.521 ns) + CELL(0.178 ns) = 3.396 ns; Loc. = LCCOMB_X53_Y12_N22; Fanout = 1; COMB Node = 'led_ctrl:output_control|assert_signal:assert1|output~0'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.492 ns; Loc. = LCFF_X53_Y12_N23; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert1|output'
        Info: Total cell delay = 0.774 ns ( 22.16 % )
        Info: Total interconnect delay = 2.718 ns ( 77.84 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[3]", clock pin = "clock") is 5.094 ns
    Info: + Longest pin to register delay is 8.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in[3]'
        Info: 2: + IC(7.125 ns) + CELL(0.322 ns) = 8.331 ns; Loc. = LCCOMB_X53_Y17_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 8.802 ns; Loc. = LCCOMB_X53_Y17_N22; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.898 ns; Loc. = LCFF_X53_Y17_N23; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.480 ns ( 16.63 % )
        Info: Total interconnect delay = 7.418 ns ( 83.37 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.766 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
        Info: 2: + IC(2.280 ns) + CELL(0.602 ns) = 3.766 ns; Loc. = LCFF_X53_Y17_N23; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 39.46 % )
        Info: Total interconnect delay = 2.280 ns ( 60.54 % )
Info: tco from clock "clock" to destination pin "led_14[12]" through register "led_ctrl:output_control|assert_signal:assert12|output" is 21.178 ns
    Info: + Longest clock path from clock "clock" to source register is 14.573 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
        Info: 2: + IC(13.087 ns) + CELL(0.602 ns) = 14.573 ns; Loc. = LCFF_X53_Y18_N17; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert12|output'
        Info: Total cell delay = 1.486 ns ( 10.20 % )
        Info: Total interconnect delay = 13.087 ns ( 89.80 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.328 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y18_N17; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert12|output'
        Info: 2: + IC(3.478 ns) + CELL(2.850 ns) = 6.328 ns; Loc. = PIN_U26; Fanout = 0; PIN Node = 'led_14[12]'
        Info: Total cell delay = 2.850 ns ( 45.04 % )
        Info: Total interconnect delay = 3.478 ns ( 54.96 % )
Info: th for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[2]", clock pin = "clock") is -3.501 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.766 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
        Info: 2: + IC(2.280 ns) + CELL(0.602 ns) = 3.766 ns; Loc. = LCFF_X53_Y17_N23; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 39.46 % )
        Info: Total interconnect delay = 2.280 ns ( 60.54 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'keyboard_in[2]'
        Info: 2: + IC(5.631 ns) + CELL(0.491 ns) = 6.986 ns; Loc. = LCCOMB_X53_Y17_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 7.457 ns; Loc. = LCCOMB_X53_Y17_N22; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.553 ns; Loc. = LCFF_X53_Y17_N23; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.629 ns ( 21.57 % )
        Info: Total interconnect delay = 5.924 ns ( 78.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Sat Nov 30 18:05:17 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


