ModuleName LEA_FinAdder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 34
NumberOfHorzPapaers 1
NumberOfVertPapaers 1
Parameters
End
Wires
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 192 ,X2: 664 ,Y2: 192
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 200 ,X2: 344 ,Y2: 232
Edge X1: 344 ,Y1: 200 ,X2: 408 ,Y2: 200
Edge X1: 88 ,Y1: 232 ,X2: 344 ,Y2: 232
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 184 ,X2: 408 ,Y2: 184
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 176 ,X2: 280 ,Y2: 176
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 192 ,X2: 224 ,Y2: 208
Edge X1: 224 ,Y1: 192 ,X2: 280 ,Y2: 192
Edge X1: 88 ,Y1: 208 ,X2: 224 ,Y2: 208
End
Branches
End
End
Ports
Port Left: 88 Top: 176 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 88 Top: 208 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 88 Top: 232 ,Orientation: 0
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 664 Top: 192 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 280 Top: 168
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 408 Top: 176
Name: s2
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
End
Texts
End
Links
End
